
Integratie_test_User_interface_GUI.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000112f8  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000730  080114c8  080114c8  000214c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011bf8  08011bf8  000302e4  2**0
                  CONTENTS
  4 .ARM          00000008  08011bf8  08011bf8  00021bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011c00  08011c00  000302e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011c00  08011c00  00021c00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011c04  08011c04  00021c04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002e4  20000000  08011c08  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006c38  200002e4  08011eec  000302e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20006f1c  08011eec  00036f1c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027936  00000000  00000000  00030314  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005268  00000000  00000000  00057c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f98  00000000  00000000  0005ceb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001da0  00000000  00000000  0005ee50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007ed8  00000000  00000000  00060bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024c01  00000000  00000000  00068ac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e4410  00000000  00000000  0008d6c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00171ad9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009c0c  00000000  00000000  00171b2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200002e4 	.word	0x200002e4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080114b0 	.word	0x080114b0

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200002e8 	.word	0x200002e8
 800020c:	080114b0 	.word	0x080114b0

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_d2f>:
 8000bd8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bdc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000be0:	bf24      	itt	cs
 8000be2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000be6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bea:	d90d      	bls.n	8000c08 <__aeabi_d2f+0x30>
 8000bec:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bf0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bf4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bf8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bfc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c00:	bf08      	it	eq
 8000c02:	f020 0001 	biceq.w	r0, r0, #1
 8000c06:	4770      	bx	lr
 8000c08:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c0c:	d121      	bne.n	8000c52 <__aeabi_d2f+0x7a>
 8000c0e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c12:	bfbc      	itt	lt
 8000c14:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c18:	4770      	bxlt	lr
 8000c1a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c1e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c22:	f1c2 0218 	rsb	r2, r2, #24
 8000c26:	f1c2 0c20 	rsb	ip, r2, #32
 8000c2a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c2e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c32:	bf18      	it	ne
 8000c34:	f040 0001 	orrne.w	r0, r0, #1
 8000c38:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c3c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c40:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c44:	ea40 000c 	orr.w	r0, r0, ip
 8000c48:	fa23 f302 	lsr.w	r3, r3, r2
 8000c4c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c50:	e7cc      	b.n	8000bec <__aeabi_d2f+0x14>
 8000c52:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c56:	d107      	bne.n	8000c68 <__aeabi_d2f+0x90>
 8000c58:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c5c:	bf1e      	ittt	ne
 8000c5e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c62:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c66:	4770      	bxne	lr
 8000c68:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c6c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <__aeabi_uldivmod>:
 8000c78:	b953      	cbnz	r3, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7a:	b94a      	cbnz	r2, 8000c90 <__aeabi_uldivmod+0x18>
 8000c7c:	2900      	cmp	r1, #0
 8000c7e:	bf08      	it	eq
 8000c80:	2800      	cmpeq	r0, #0
 8000c82:	bf1c      	itt	ne
 8000c84:	f04f 31ff 	movne.w	r1, #4294967295
 8000c88:	f04f 30ff 	movne.w	r0, #4294967295
 8000c8c:	f000 b9aa 	b.w	8000fe4 <__aeabi_idiv0>
 8000c90:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c94:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c98:	f000 f83c 	bl	8000d14 <__udivmoddi4>
 8000c9c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ca0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ca4:	b004      	add	sp, #16
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_d2lz>:
 8000ca8:	b538      	push	{r3, r4, r5, lr}
 8000caa:	2200      	movs	r2, #0
 8000cac:	2300      	movs	r3, #0
 8000cae:	4604      	mov	r4, r0
 8000cb0:	460d      	mov	r5, r1
 8000cb2:	f7ff ff33 	bl	8000b1c <__aeabi_dcmplt>
 8000cb6:	b928      	cbnz	r0, 8000cc4 <__aeabi_d2lz+0x1c>
 8000cb8:	4620      	mov	r0, r4
 8000cba:	4629      	mov	r1, r5
 8000cbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cc0:	f000 b80a 	b.w	8000cd8 <__aeabi_d2ulz>
 8000cc4:	4620      	mov	r0, r4
 8000cc6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cca:	f000 f805 	bl	8000cd8 <__aeabi_d2ulz>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	bd38      	pop	{r3, r4, r5, pc}
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2ulz>:
 8000cd8:	b5d0      	push	{r4, r6, r7, lr}
 8000cda:	4b0c      	ldr	r3, [pc, #48]	; (8000d0c <__aeabi_d2ulz+0x34>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	4606      	mov	r6, r0
 8000ce0:	460f      	mov	r7, r1
 8000ce2:	f7ff fca9 	bl	8000638 <__aeabi_dmul>
 8000ce6:	f7ff ff57 	bl	8000b98 <__aeabi_d2uiz>
 8000cea:	4604      	mov	r4, r0
 8000cec:	f7ff fc2a 	bl	8000544 <__aeabi_ui2d>
 8000cf0:	4b07      	ldr	r3, [pc, #28]	; (8000d10 <__aeabi_d2ulz+0x38>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	f7ff fca0 	bl	8000638 <__aeabi_dmul>
 8000cf8:	4602      	mov	r2, r0
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	4630      	mov	r0, r6
 8000cfe:	4639      	mov	r1, r7
 8000d00:	f7ff fae2 	bl	80002c8 <__aeabi_dsub>
 8000d04:	f7ff ff48 	bl	8000b98 <__aeabi_d2uiz>
 8000d08:	4621      	mov	r1, r4
 8000d0a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d0c:	3df00000 	.word	0x3df00000
 8000d10:	41f00000 	.word	0x41f00000

08000d14 <__udivmoddi4>:
 8000d14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d18:	9d08      	ldr	r5, [sp, #32]
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	468e      	mov	lr, r1
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d14d      	bne.n	8000dbe <__udivmoddi4+0xaa>
 8000d22:	428a      	cmp	r2, r1
 8000d24:	4694      	mov	ip, r2
 8000d26:	d969      	bls.n	8000dfc <__udivmoddi4+0xe8>
 8000d28:	fab2 f282 	clz	r2, r2
 8000d2c:	b152      	cbz	r2, 8000d44 <__udivmoddi4+0x30>
 8000d2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d32:	f1c2 0120 	rsb	r1, r2, #32
 8000d36:	fa20 f101 	lsr.w	r1, r0, r1
 8000d3a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d3e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d42:	4094      	lsls	r4, r2
 8000d44:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d48:	0c21      	lsrs	r1, r4, #16
 8000d4a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d4e:	fa1f f78c 	uxth.w	r7, ip
 8000d52:	fb08 e316 	mls	r3, r8, r6, lr
 8000d56:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d5a:	fb06 f107 	mul.w	r1, r6, r7
 8000d5e:	4299      	cmp	r1, r3
 8000d60:	d90a      	bls.n	8000d78 <__udivmoddi4+0x64>
 8000d62:	eb1c 0303 	adds.w	r3, ip, r3
 8000d66:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d6a:	f080 811f 	bcs.w	8000fac <__udivmoddi4+0x298>
 8000d6e:	4299      	cmp	r1, r3
 8000d70:	f240 811c 	bls.w	8000fac <__udivmoddi4+0x298>
 8000d74:	3e02      	subs	r6, #2
 8000d76:	4463      	add	r3, ip
 8000d78:	1a5b      	subs	r3, r3, r1
 8000d7a:	b2a4      	uxth	r4, r4
 8000d7c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d80:	fb08 3310 	mls	r3, r8, r0, r3
 8000d84:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d88:	fb00 f707 	mul.w	r7, r0, r7
 8000d8c:	42a7      	cmp	r7, r4
 8000d8e:	d90a      	bls.n	8000da6 <__udivmoddi4+0x92>
 8000d90:	eb1c 0404 	adds.w	r4, ip, r4
 8000d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d98:	f080 810a 	bcs.w	8000fb0 <__udivmoddi4+0x29c>
 8000d9c:	42a7      	cmp	r7, r4
 8000d9e:	f240 8107 	bls.w	8000fb0 <__udivmoddi4+0x29c>
 8000da2:	4464      	add	r4, ip
 8000da4:	3802      	subs	r0, #2
 8000da6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000daa:	1be4      	subs	r4, r4, r7
 8000dac:	2600      	movs	r6, #0
 8000dae:	b11d      	cbz	r5, 8000db8 <__udivmoddi4+0xa4>
 8000db0:	40d4      	lsrs	r4, r2
 8000db2:	2300      	movs	r3, #0
 8000db4:	e9c5 4300 	strd	r4, r3, [r5]
 8000db8:	4631      	mov	r1, r6
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	428b      	cmp	r3, r1
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0xc2>
 8000dc2:	2d00      	cmp	r5, #0
 8000dc4:	f000 80ef 	beq.w	8000fa6 <__udivmoddi4+0x292>
 8000dc8:	2600      	movs	r6, #0
 8000dca:	e9c5 0100 	strd	r0, r1, [r5]
 8000dce:	4630      	mov	r0, r6
 8000dd0:	4631      	mov	r1, r6
 8000dd2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dd6:	fab3 f683 	clz	r6, r3
 8000dda:	2e00      	cmp	r6, #0
 8000ddc:	d14a      	bne.n	8000e74 <__udivmoddi4+0x160>
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d302      	bcc.n	8000de8 <__udivmoddi4+0xd4>
 8000de2:	4282      	cmp	r2, r0
 8000de4:	f200 80f9 	bhi.w	8000fda <__udivmoddi4+0x2c6>
 8000de8:	1a84      	subs	r4, r0, r2
 8000dea:	eb61 0303 	sbc.w	r3, r1, r3
 8000dee:	2001      	movs	r0, #1
 8000df0:	469e      	mov	lr, r3
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	d0e0      	beq.n	8000db8 <__udivmoddi4+0xa4>
 8000df6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dfa:	e7dd      	b.n	8000db8 <__udivmoddi4+0xa4>
 8000dfc:	b902      	cbnz	r2, 8000e00 <__udivmoddi4+0xec>
 8000dfe:	deff      	udf	#255	; 0xff
 8000e00:	fab2 f282 	clz	r2, r2
 8000e04:	2a00      	cmp	r2, #0
 8000e06:	f040 8092 	bne.w	8000f2e <__udivmoddi4+0x21a>
 8000e0a:	eba1 010c 	sub.w	r1, r1, ip
 8000e0e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e12:	fa1f fe8c 	uxth.w	lr, ip
 8000e16:	2601      	movs	r6, #1
 8000e18:	0c20      	lsrs	r0, r4, #16
 8000e1a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e1e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e22:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e26:	fb0e f003 	mul.w	r0, lr, r3
 8000e2a:	4288      	cmp	r0, r1
 8000e2c:	d908      	bls.n	8000e40 <__udivmoddi4+0x12c>
 8000e2e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e32:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e36:	d202      	bcs.n	8000e3e <__udivmoddi4+0x12a>
 8000e38:	4288      	cmp	r0, r1
 8000e3a:	f200 80cb 	bhi.w	8000fd4 <__udivmoddi4+0x2c0>
 8000e3e:	4643      	mov	r3, r8
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1110 	mls	r1, r7, r0, r1
 8000e4c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e50:	fb0e fe00 	mul.w	lr, lr, r0
 8000e54:	45a6      	cmp	lr, r4
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x156>
 8000e58:	eb1c 0404 	adds.w	r4, ip, r4
 8000e5c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e60:	d202      	bcs.n	8000e68 <__udivmoddi4+0x154>
 8000e62:	45a6      	cmp	lr, r4
 8000e64:	f200 80bb 	bhi.w	8000fde <__udivmoddi4+0x2ca>
 8000e68:	4608      	mov	r0, r1
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e72:	e79c      	b.n	8000dae <__udivmoddi4+0x9a>
 8000e74:	f1c6 0720 	rsb	r7, r6, #32
 8000e78:	40b3      	lsls	r3, r6
 8000e7a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e7e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e82:	fa20 f407 	lsr.w	r4, r0, r7
 8000e86:	fa01 f306 	lsl.w	r3, r1, r6
 8000e8a:	431c      	orrs	r4, r3
 8000e8c:	40f9      	lsrs	r1, r7
 8000e8e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e92:	fa00 f306 	lsl.w	r3, r0, r6
 8000e96:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e9a:	0c20      	lsrs	r0, r4, #16
 8000e9c:	fa1f fe8c 	uxth.w	lr, ip
 8000ea0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ea4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ea8:	fb08 f00e 	mul.w	r0, r8, lr
 8000eac:	4288      	cmp	r0, r1
 8000eae:	fa02 f206 	lsl.w	r2, r2, r6
 8000eb2:	d90b      	bls.n	8000ecc <__udivmoddi4+0x1b8>
 8000eb4:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000ebc:	f080 8088 	bcs.w	8000fd0 <__udivmoddi4+0x2bc>
 8000ec0:	4288      	cmp	r0, r1
 8000ec2:	f240 8085 	bls.w	8000fd0 <__udivmoddi4+0x2bc>
 8000ec6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	1a09      	subs	r1, r1, r0
 8000ece:	b2a4      	uxth	r4, r4
 8000ed0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ed4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ed8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000edc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000ee0:	458e      	cmp	lr, r1
 8000ee2:	d908      	bls.n	8000ef6 <__udivmoddi4+0x1e2>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eec:	d26c      	bcs.n	8000fc8 <__udivmoddi4+0x2b4>
 8000eee:	458e      	cmp	lr, r1
 8000ef0:	d96a      	bls.n	8000fc8 <__udivmoddi4+0x2b4>
 8000ef2:	3802      	subs	r0, #2
 8000ef4:	4461      	add	r1, ip
 8000ef6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000efa:	fba0 9402 	umull	r9, r4, r0, r2
 8000efe:	eba1 010e 	sub.w	r1, r1, lr
 8000f02:	42a1      	cmp	r1, r4
 8000f04:	46c8      	mov	r8, r9
 8000f06:	46a6      	mov	lr, r4
 8000f08:	d356      	bcc.n	8000fb8 <__udivmoddi4+0x2a4>
 8000f0a:	d053      	beq.n	8000fb4 <__udivmoddi4+0x2a0>
 8000f0c:	b15d      	cbz	r5, 8000f26 <__udivmoddi4+0x212>
 8000f0e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f12:	eb61 010e 	sbc.w	r1, r1, lr
 8000f16:	fa01 f707 	lsl.w	r7, r1, r7
 8000f1a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f1e:	40f1      	lsrs	r1, r6
 8000f20:	431f      	orrs	r7, r3
 8000f22:	e9c5 7100 	strd	r7, r1, [r5]
 8000f26:	2600      	movs	r6, #0
 8000f28:	4631      	mov	r1, r6
 8000f2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f2e:	f1c2 0320 	rsb	r3, r2, #32
 8000f32:	40d8      	lsrs	r0, r3
 8000f34:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f38:	fa21 f303 	lsr.w	r3, r1, r3
 8000f3c:	4091      	lsls	r1, r2
 8000f3e:	4301      	orrs	r1, r0
 8000f40:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f44:	fa1f fe8c 	uxth.w	lr, ip
 8000f48:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f4c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f50:	0c0b      	lsrs	r3, r1, #16
 8000f52:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f56:	fb00 f60e 	mul.w	r6, r0, lr
 8000f5a:	429e      	cmp	r6, r3
 8000f5c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x260>
 8000f62:	eb1c 0303 	adds.w	r3, ip, r3
 8000f66:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f6a:	d22f      	bcs.n	8000fcc <__udivmoddi4+0x2b8>
 8000f6c:	429e      	cmp	r6, r3
 8000f6e:	d92d      	bls.n	8000fcc <__udivmoddi4+0x2b8>
 8000f70:	3802      	subs	r0, #2
 8000f72:	4463      	add	r3, ip
 8000f74:	1b9b      	subs	r3, r3, r6
 8000f76:	b289      	uxth	r1, r1
 8000f78:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f7c:	fb07 3316 	mls	r3, r7, r6, r3
 8000f80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f84:	fb06 f30e 	mul.w	r3, r6, lr
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	d908      	bls.n	8000f9e <__udivmoddi4+0x28a>
 8000f8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000f90:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f94:	d216      	bcs.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f96:	428b      	cmp	r3, r1
 8000f98:	d914      	bls.n	8000fc4 <__udivmoddi4+0x2b0>
 8000f9a:	3e02      	subs	r6, #2
 8000f9c:	4461      	add	r1, ip
 8000f9e:	1ac9      	subs	r1, r1, r3
 8000fa0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fa4:	e738      	b.n	8000e18 <__udivmoddi4+0x104>
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e705      	b.n	8000db8 <__udivmoddi4+0xa4>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e3      	b.n	8000d78 <__udivmoddi4+0x64>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6f8      	b.n	8000da6 <__udivmoddi4+0x92>
 8000fb4:	454b      	cmp	r3, r9
 8000fb6:	d2a9      	bcs.n	8000f0c <__udivmoddi4+0x1f8>
 8000fb8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fbc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7a3      	b.n	8000f0c <__udivmoddi4+0x1f8>
 8000fc4:	4646      	mov	r6, r8
 8000fc6:	e7ea      	b.n	8000f9e <__udivmoddi4+0x28a>
 8000fc8:	4620      	mov	r0, r4
 8000fca:	e794      	b.n	8000ef6 <__udivmoddi4+0x1e2>
 8000fcc:	4640      	mov	r0, r8
 8000fce:	e7d1      	b.n	8000f74 <__udivmoddi4+0x260>
 8000fd0:	46d0      	mov	r8, sl
 8000fd2:	e77b      	b.n	8000ecc <__udivmoddi4+0x1b8>
 8000fd4:	3b02      	subs	r3, #2
 8000fd6:	4461      	add	r1, ip
 8000fd8:	e732      	b.n	8000e40 <__udivmoddi4+0x12c>
 8000fda:	4630      	mov	r0, r6
 8000fdc:	e709      	b.n	8000df2 <__udivmoddi4+0xde>
 8000fde:	4464      	add	r4, ip
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	e742      	b.n	8000e6a <__udivmoddi4+0x156>

08000fe4 <__aeabi_idiv0>:
 8000fe4:	4770      	bx	lr
 8000fe6:	bf00      	nop

08000fe8 <zet_blauw_licht_aan>:
/* USER CODE BEGIN 0 */


/*  Functies voor user interface */
/* Userinterface CODE BEGIN*/
void zet_blauw_licht_aan() {
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BLAUWE_LED_PORT, BLAUWE_LED_PIN, GPIO_PIN_SET);
 8000fec:	2201      	movs	r2, #1
 8000fee:	2102      	movs	r1, #2
 8000ff0:	4807      	ldr	r0, [pc, #28]	; (8001010 <zet_blauw_licht_aan+0x28>)
 8000ff2:	f001 fae7 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GROENE_LED_PORT, GROENE_LED_PIN, GPIO_PIN_RESET);
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	2104      	movs	r1, #4
 8000ffa:	4805      	ldr	r0, [pc, #20]	; (8001010 <zet_blauw_licht_aan+0x28>)
 8000ffc:	f001 fae2 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RODE_LED_PORT, RODE_LED_PIN, GPIO_PIN_RESET);
 8001000:	2200      	movs	r2, #0
 8001002:	2108      	movs	r1, #8
 8001004:	4802      	ldr	r0, [pc, #8]	; (8001010 <zet_blauw_licht_aan+0x28>)
 8001006:	f001 fadd 	bl	80025c4 <HAL_GPIO_WritePin>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	40021400 	.word	0x40021400

08001014 <zet_groen_licht_aan>:

void zet_groen_licht_aan() {
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BLAUWE_LED_PORT, BLAUWE_LED_PIN, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2102      	movs	r1, #2
 800101c:	4807      	ldr	r0, [pc, #28]	; (800103c <zet_groen_licht_aan+0x28>)
 800101e:	f001 fad1 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GROENE_LED_PORT, GROENE_LED_PIN, GPIO_PIN_SET);
 8001022:	2201      	movs	r2, #1
 8001024:	2104      	movs	r1, #4
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <zet_groen_licht_aan+0x28>)
 8001028:	f001 facc 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RODE_LED_PORT, RODE_LED_PIN, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	2108      	movs	r1, #8
 8001030:	4802      	ldr	r0, [pc, #8]	; (800103c <zet_groen_licht_aan+0x28>)
 8001032:	f001 fac7 	bl	80025c4 <HAL_GPIO_WritePin>
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40021400 	.word	0x40021400

08001040 <zet_rood_licht_aan>:

void zet_rood_licht_aan() {
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(BLAUWE_LED_PORT, BLAUWE_LED_PIN, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2102      	movs	r1, #2
 8001048:	4807      	ldr	r0, [pc, #28]	; (8001068 <zet_rood_licht_aan+0x28>)
 800104a:	f001 fabb 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GROENE_LED_PORT, GROENE_LED_PIN, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	2104      	movs	r1, #4
 8001052:	4805      	ldr	r0, [pc, #20]	; (8001068 <zet_rood_licht_aan+0x28>)
 8001054:	f001 fab6 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RODE_LED_PORT, RODE_LED_PIN, GPIO_PIN_SET);
 8001058:	2201      	movs	r2, #1
 800105a:	2108      	movs	r1, #8
 800105c:	4802      	ldr	r0, [pc, #8]	; (8001068 <zet_rood_licht_aan+0x28>)
 800105e:	f001 fab1 	bl	80025c4 <HAL_GPIO_WritePin>
}
 8001062:	bf00      	nop
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40021400 	.word	0x40021400

0800106c <groen_knipperend>:

void groen_knipperend() {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BLAUWE_LED_PORT, BLAUWE_LED_PIN, GPIO_PIN_RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	2102      	movs	r1, #2
 8001074:	4806      	ldr	r0, [pc, #24]	; (8001090 <groen_knipperend+0x24>)
 8001076:	f001 faa5 	bl	80025c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(RODE_LED_PORT, RODE_LED_PIN, GPIO_PIN_RESET);
 800107a:	2200      	movs	r2, #0
 800107c:	2108      	movs	r1, #8
 800107e:	4804      	ldr	r0, [pc, #16]	; (8001090 <groen_knipperend+0x24>)
 8001080:	f001 faa0 	bl	80025c4 <HAL_GPIO_WritePin>
	HAL_GPIO_TogglePin(GROENE_LED_PORT, GROENE_LED_PIN);
 8001084:	2104      	movs	r1, #4
 8001086:	4802      	ldr	r0, [pc, #8]	; (8001090 <groen_knipperend+0x24>)
 8001088:	f001 fab5 	bl	80025f6 <HAL_GPIO_TogglePin>


}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40021400 	.word	0x40021400

08001094 <blauw_knipperend>:

void blauw_knipperend() {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GROENE_LED_PORT, GROENE_LED_PIN, GPIO_PIN_RESET);
 8001098:	2200      	movs	r2, #0
 800109a:	2104      	movs	r1, #4
 800109c:	4806      	ldr	r0, [pc, #24]	; (80010b8 <blauw_knipperend+0x24>)
 800109e:	f001 fa91 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(RODE_LED_PORT, RODE_LED_PIN, GPIO_PIN_RESET);
 80010a2:	2200      	movs	r2, #0
 80010a4:	2108      	movs	r1, #8
 80010a6:	4804      	ldr	r0, [pc, #16]	; (80010b8 <blauw_knipperend+0x24>)
 80010a8:	f001 fa8c 	bl	80025c4 <HAL_GPIO_WritePin>
    HAL_GPIO_TogglePin(BLAUWE_LED_PORT, BLAUWE_LED_PIN);
 80010ac:	2102      	movs	r1, #2
 80010ae:	4802      	ldr	r0, [pc, #8]	; (80010b8 <blauw_knipperend+0x24>)
 80010b0:	f001 faa1 	bl	80025f6 <HAL_GPIO_TogglePin>
}
 80010b4:	bf00      	nop
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	40021400 	.word	0x40021400

080010bc <update_status>:

void update_status(TestStatus nieuwe_status) {
 80010bc:	b480      	push	{r7}
 80010be:	b083      	sub	sp, #12
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
    huidig_status = nieuwe_status;
 80010c6:	4a04      	ldr	r2, [pc, #16]	; (80010d8 <update_status+0x1c>)
 80010c8:	79fb      	ldrb	r3, [r7, #7]
 80010ca:	7013      	strb	r3, [r2, #0]
}
 80010cc:	bf00      	nop
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr
 80010d8:	200008e4 	.word	0x200008e4

080010dc <send_active_scenario_to_gui>:
/* Userinterface CODE END*/



/* USB_GUI_ CODE BEGIN*/
void send_active_scenario_to_gui(int scenario_number) {
 80010dc:	b580      	push	{r7, lr}
 80010de:	b092      	sub	sp, #72	; 0x48
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
    char scenario_message[64];
    sprintf(scenario_message, "ACTIEF_SCENARIO=%d\n", scenario_number);
 80010e4:	f107 0308 	add.w	r3, r7, #8
 80010e8:	687a      	ldr	r2, [r7, #4]
 80010ea:	4906      	ldr	r1, [pc, #24]	; (8001104 <send_active_scenario_to_gui+0x28>)
 80010ec:	4618      	mov	r0, r3
 80010ee:	f00c fe41 	bl	800dd74 <siprintf>
//    send_status_to_gui(scenario_message);
//    osMutexWait(usbMutex, osWaitForever);  // Vergrendel de mutex
    send_status_to_gui(scenario_message);  // Verstuur het scenario
 80010f2:	f107 0308 	add.w	r3, r7, #8
 80010f6:	4618      	mov	r0, r3
 80010f8:	f000 f806 	bl	8001108 <send_status_to_gui>
//    osMutexRelease(usbMutex);  // Ontgrendel de mutex

}
 80010fc:	bf00      	nop
 80010fe:	3748      	adds	r7, #72	; 0x48
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	080114f4 	.word	0x080114f4

08001108 <send_status_to_gui>:


void send_status_to_gui(char* status_message) {
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
    CDC_Transmit_FS((uint8_t *)status_message, strlen(status_message));
 8001110:	6878      	ldr	r0, [r7, #4]
 8001112:	f7ff f87d 	bl	8000210 <strlen>
 8001116:	4603      	mov	r3, r0
 8001118:	4619      	mov	r1, r3
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f00b fce4 	bl	800cae8 <CDC_Transmit_FS>
//    osMutexWait(usbMutex, osWaitForever);  // Vergrendel de mutex
//    CDC_Transmit_FS((uint8_t *)status_message, strlen(status_message));  // Verstuur data
//    osMutexRelease(usbMutex);
}
 8001120:	bf00      	nop
 8001122:	3708      	adds	r7, #8
 8001124:	46bd      	mov	sp, r7
 8001126:	bd80      	pop	{r7, pc}

08001128 <receive_settings_and_update_status>:

// Functie om te checken of de knoppen voor starten, pauzeren of stoppen zijn ingedrukt


// Simuleer de ontvangst van instellingen en stuur statusupdates naar de GUI
void receive_settings_and_update_status(void) {
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
    // Wachten op instellingen
	update_status (STATUS_WACHTEN_OP_INSTELLINGEN);
 800112c:	2001      	movs	r0, #1
 800112e:	f7ff ffc5 	bl	80010bc <update_status>

    // Simuleer een vertraging voor het ontvangen van instellingen

    // Zodra instellingen zijn ontvangen, stuur de status "Gereed"

}
 8001132:	bf00      	nop
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <CheckReceivedData>:

    // Simuleer het uitvoeren van de test

}
void CheckReceivedData(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	af00      	add	r7, sp, #0
  // Simuleer het ontvangen van data (normaliter via USB/UART)
  if (receivedLength > 0) {
 800113c:	4b08      	ldr	r3, [pc, #32]	; (8001160 <CheckReceivedData+0x28>)
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d00b      	beq.n	800115c <CheckReceivedData+0x24>
    parse_received_data(receivedData);  // Verwerk de ontvangen gegevens
 8001144:	4807      	ldr	r0, [pc, #28]	; (8001164 <CheckReceivedData+0x2c>)
 8001146:	f000 f80f 	bl	8001168 <parse_received_data>
    memset(receivedData, 0, BUFFER_SIZE);  // Clear de buffer na verwerking
 800114a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800114e:	2100      	movs	r1, #0
 8001150:	4804      	ldr	r0, [pc, #16]	; (8001164 <CheckReceivedData+0x2c>)
 8001152:	f00c fae2 	bl	800d71a <memset>
    receivedLength = 0;
 8001156:	4b02      	ldr	r3, [pc, #8]	; (8001160 <CheckReceivedData+0x28>)
 8001158:	2200      	movs	r2, #0
 800115a:	601a      	str	r2, [r3, #0]
  }
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}
 8001160:	20000880 	.word	0x20000880
 8001164:	20000480 	.word	0x20000480

08001168 <parse_received_data>:

// Functie om de ontvangen data te parsen
void parse_received_data(char* data)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b098      	sub	sp, #96	; 0x60
 800116c:	af16      	add	r7, sp, #88	; 0x58
 800116e:	6078      	str	r0, [r7, #4]
    // Verwacht dataformaat: "STROOM_S1=100.000;STROOM_S2=200.000;THD_S1_RMS=50.000;..."
    // Verwacht dataformaat:
    // "STROOM_S1=100.000;STROOM_S2=200.000;STROOM_S3=300.000;THD_S1_RMS=50.000;THD_S1_3H=15;...THD_S3_13H=10;"

    sscanf(data,
 8001170:	4b1c      	ldr	r3, [pc, #112]	; (80011e4 <parse_received_data+0x7c>)
 8001172:	9315      	str	r3, [sp, #84]	; 0x54
 8001174:	4b1c      	ldr	r3, [pc, #112]	; (80011e8 <parse_received_data+0x80>)
 8001176:	9314      	str	r3, [sp, #80]	; 0x50
 8001178:	4b1c      	ldr	r3, [pc, #112]	; (80011ec <parse_received_data+0x84>)
 800117a:	9313      	str	r3, [sp, #76]	; 0x4c
 800117c:	4b1c      	ldr	r3, [pc, #112]	; (80011f0 <parse_received_data+0x88>)
 800117e:	9312      	str	r3, [sp, #72]	; 0x48
 8001180:	4b1c      	ldr	r3, [pc, #112]	; (80011f4 <parse_received_data+0x8c>)
 8001182:	9311      	str	r3, [sp, #68]	; 0x44
 8001184:	4b1c      	ldr	r3, [pc, #112]	; (80011f8 <parse_received_data+0x90>)
 8001186:	9310      	str	r3, [sp, #64]	; 0x40
 8001188:	4b1c      	ldr	r3, [pc, #112]	; (80011fc <parse_received_data+0x94>)
 800118a:	930f      	str	r3, [sp, #60]	; 0x3c
 800118c:	4b1c      	ldr	r3, [pc, #112]	; (8001200 <parse_received_data+0x98>)
 800118e:	930e      	str	r3, [sp, #56]	; 0x38
 8001190:	4b1c      	ldr	r3, [pc, #112]	; (8001204 <parse_received_data+0x9c>)
 8001192:	930d      	str	r3, [sp, #52]	; 0x34
 8001194:	4b1c      	ldr	r3, [pc, #112]	; (8001208 <parse_received_data+0xa0>)
 8001196:	930c      	str	r3, [sp, #48]	; 0x30
 8001198:	4b1c      	ldr	r3, [pc, #112]	; (800120c <parse_received_data+0xa4>)
 800119a:	930b      	str	r3, [sp, #44]	; 0x2c
 800119c:	4b1c      	ldr	r3, [pc, #112]	; (8001210 <parse_received_data+0xa8>)
 800119e:	930a      	str	r3, [sp, #40]	; 0x28
 80011a0:	4b1c      	ldr	r3, [pc, #112]	; (8001214 <parse_received_data+0xac>)
 80011a2:	9309      	str	r3, [sp, #36]	; 0x24
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <parse_received_data+0xb0>)
 80011a6:	9308      	str	r3, [sp, #32]
 80011a8:	4b1c      	ldr	r3, [pc, #112]	; (800121c <parse_received_data+0xb4>)
 80011aa:	9307      	str	r3, [sp, #28]
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <parse_received_data+0xb8>)
 80011ae:	9306      	str	r3, [sp, #24]
 80011b0:	4b1c      	ldr	r3, [pc, #112]	; (8001224 <parse_received_data+0xbc>)
 80011b2:	9305      	str	r3, [sp, #20]
 80011b4:	4b1c      	ldr	r3, [pc, #112]	; (8001228 <parse_received_data+0xc0>)
 80011b6:	9304      	str	r3, [sp, #16]
 80011b8:	4b1c      	ldr	r3, [pc, #112]	; (800122c <parse_received_data+0xc4>)
 80011ba:	9303      	str	r3, [sp, #12]
 80011bc:	4b1c      	ldr	r3, [pc, #112]	; (8001230 <parse_received_data+0xc8>)
 80011be:	9302      	str	r3, [sp, #8]
 80011c0:	4b1c      	ldr	r3, [pc, #112]	; (8001234 <parse_received_data+0xcc>)
 80011c2:	9301      	str	r3, [sp, #4]
 80011c4:	4b1c      	ldr	r3, [pc, #112]	; (8001238 <parse_received_data+0xd0>)
 80011c6:	9300      	str	r3, [sp, #0]
 80011c8:	4b1c      	ldr	r3, [pc, #112]	; (800123c <parse_received_data+0xd4>)
 80011ca:	4a1d      	ldr	r2, [pc, #116]	; (8001240 <parse_received_data+0xd8>)
 80011cc:	491d      	ldr	r1, [pc, #116]	; (8001244 <parse_received_data+0xdc>)
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f00c fdf0 	bl	800ddb4 <siscanf>
           &stroom_s1, &stroom_s2, &stroom_s3,
           &thd_s1_rms, &thd_s1_3h, &thd_s1_5h, &thd_s1_7h, &thd_s1_9h, &thd_s1_11h, &thd_s1_13h,
           &thd_s2_rms, &thd_s2_3h, &thd_s2_5h, &thd_s2_7h, &thd_s2_9h, &thd_s2_11h, &thd_s2_13h,
           &thd_s3_rms, &thd_s3_3h, &thd_s3_5h, &thd_s3_7h, &thd_s3_9h, &thd_s3_11h, &thd_s3_13h);

    update_status(STATUS_GEREED);
 80011d4:	2002      	movs	r0, #2
 80011d6:	f7ff ff71 	bl	80010bc <update_status>


}
 80011da:	bf00      	nop
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	bf00      	nop
 80011e4:	200008e0 	.word	0x200008e0
 80011e8:	200008dc 	.word	0x200008dc
 80011ec:	200008d8 	.word	0x200008d8
 80011f0:	200008d4 	.word	0x200008d4
 80011f4:	200008d0 	.word	0x200008d0
 80011f8:	200008cc 	.word	0x200008cc
 80011fc:	200008c8 	.word	0x200008c8
 8001200:	200008c4 	.word	0x200008c4
 8001204:	200008c0 	.word	0x200008c0
 8001208:	200008bc 	.word	0x200008bc
 800120c:	200008b8 	.word	0x200008b8
 8001210:	200008b4 	.word	0x200008b4
 8001214:	200008b0 	.word	0x200008b0
 8001218:	200008ac 	.word	0x200008ac
 800121c:	200008a8 	.word	0x200008a8
 8001220:	200008a4 	.word	0x200008a4
 8001224:	200008a0 	.word	0x200008a0
 8001228:	2000089c 	.word	0x2000089c
 800122c:	20000898 	.word	0x20000898
 8001230:	20000894 	.word	0x20000894
 8001234:	20000890 	.word	0x20000890
 8001238:	2000088c 	.word	0x2000088c
 800123c:	20000888 	.word	0x20000888
 8001240:	20000884 	.word	0x20000884
 8001244:	08011508 	.word	0x08011508

08001248 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800124c:	f000 fe66 	bl	8001f1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001250:	f000 f862 	bl	8001318 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001254:	f000 f9d2 	bl	80015fc <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001258:	f000 f97c 	bl	8001554 <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800125c:	f000 f9a4 	bl	80015a8 <MX_USART3_UART_Init>
  MX_TIM2_Init();
 8001260:	f000 f92c 	bl	80014bc <MX_TIM2_Init>
  MX_I2S1_Init();
 8001264:	f000 f8c4 	bl	80013f0 <MX_I2S1_Init>
  MX_SPI2_Init();
 8001268:	f000 f8f0 	bl	800144c <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 800126c:	f00b fb4e 	bl	800c90c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  usb_busy = true;
 8001270:	4b1b      	ldr	r3, [pc, #108]	; (80012e0 <main+0x98>)
 8001272:	2201      	movs	r2, #1
 8001274:	701a      	strb	r2, [r3, #0]

  while (!(HAL_GPIO_ReadPin(GPIO_PORT_VBUS, GPIO_PIN_VBUS) == GPIO_PIN_SET));
 8001276:	bf00      	nop
 8001278:	f44f 7100 	mov.w	r1, #512	; 0x200
 800127c:	4819      	ldr	r0, [pc, #100]	; (80012e4 <main+0x9c>)
 800127e:	f001 f989 	bl	8002594 <HAL_GPIO_ReadPin>
 8001282:	4603      	mov	r3, r0
 8001284:	2b01      	cmp	r3, #1
 8001286:	d1f7      	bne.n	8001278 <main+0x30>
  receive_settings_and_update_status();
 8001288:	f7ff ff4e 	bl	8001128 <receive_settings_and_update_status>
  HAL_Delay (3000);
 800128c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001290:	f000 feb6 	bl	8002000 <HAL_Delay>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001294:	f008 fdbe 	bl	8009e14 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001298:	4a13      	ldr	r2, [pc, #76]	; (80012e8 <main+0xa0>)
 800129a:	2100      	movs	r1, #0
 800129c:	4813      	ldr	r0, [pc, #76]	; (80012ec <main+0xa4>)
 800129e:	f008 fe03 	bl	8009ea8 <osThreadNew>
 80012a2:	4603      	mov	r3, r0
 80012a4:	4a12      	ldr	r2, [pc, #72]	; (80012f0 <main+0xa8>)
 80012a6:	6013      	str	r3, [r2, #0]

  /* creation of KnopTASK */
  KnopTASKHandle = osThreadNew(StartKnopThread, NULL, &KnopTASK_attributes);
 80012a8:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <main+0xac>)
 80012aa:	2100      	movs	r1, #0
 80012ac:	4812      	ldr	r0, [pc, #72]	; (80012f8 <main+0xb0>)
 80012ae:	f008 fdfb 	bl	8009ea8 <osThreadNew>
 80012b2:	4603      	mov	r3, r0
 80012b4:	4a11      	ldr	r2, [pc, #68]	; (80012fc <main+0xb4>)
 80012b6:	6013      	str	r3, [r2, #0]

  /* creation of LedTASK */
  LedTASKHandle = osThreadNew(StartLEDThread, NULL, &LedTASK_attributes);
 80012b8:	4a11      	ldr	r2, [pc, #68]	; (8001300 <main+0xb8>)
 80012ba:	2100      	movs	r1, #0
 80012bc:	4811      	ldr	r0, [pc, #68]	; (8001304 <main+0xbc>)
 80012be:	f008 fdf3 	bl	8009ea8 <osThreadNew>
 80012c2:	4603      	mov	r3, r0
 80012c4:	4a10      	ldr	r2, [pc, #64]	; (8001308 <main+0xc0>)
 80012c6:	6013      	str	r3, [r2, #0]

  /* creation of Dac_TASK */
  Dac_TASKHandle = osThreadNew(Simulate_DAC, NULL, &Dac_TASK_attributes);
 80012c8:	4a10      	ldr	r2, [pc, #64]	; (800130c <main+0xc4>)
 80012ca:	2100      	movs	r1, #0
 80012cc:	4810      	ldr	r0, [pc, #64]	; (8001310 <main+0xc8>)
 80012ce:	f008 fdeb 	bl	8009ea8 <osThreadNew>
 80012d2:	4603      	mov	r3, r0
 80012d4:	4a0f      	ldr	r2, [pc, #60]	; (8001314 <main+0xcc>)
 80012d6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80012d8:	f008 fdc0 	bl	8009e5c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80012dc:	e7fe      	b.n	80012dc <main+0x94>
 80012de:	bf00      	nop
 80012e0:	200008e5 	.word	0x200008e5
 80012e4:	40020000 	.word	0x40020000
 80012e8:	08011700 	.word	0x08011700
 80012ec:	0800176d 	.word	0x0800176d
 80012f0:	20000470 	.word	0x20000470
 80012f4:	08011724 	.word	0x08011724
 80012f8:	08001781 	.word	0x08001781
 80012fc:	20000474 	.word	0x20000474
 8001300:	08011748 	.word	0x08011748
 8001304:	080017dd 	.word	0x080017dd
 8001308:	20000478 	.word	0x20000478
 800130c:	0801176c 	.word	0x0801176c
 8001310:	080018b5 	.word	0x080018b5
 8001314:	2000047c 	.word	0x2000047c

08001318 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b094      	sub	sp, #80	; 0x50
 800131c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800131e:	f107 031c 	add.w	r3, r7, #28
 8001322:	2234      	movs	r2, #52	; 0x34
 8001324:	2100      	movs	r1, #0
 8001326:	4618      	mov	r0, r3
 8001328:	f00c f9f7 	bl	800d71a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800132c:	f107 0308 	add.w	r3, r7, #8
 8001330:	2200      	movs	r2, #0
 8001332:	601a      	str	r2, [r3, #0]
 8001334:	605a      	str	r2, [r3, #4]
 8001336:	609a      	str	r2, [r3, #8]
 8001338:	60da      	str	r2, [r3, #12]
 800133a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
 8001340:	4b29      	ldr	r3, [pc, #164]	; (80013e8 <SystemClock_Config+0xd0>)
 8001342:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001344:	4a28      	ldr	r2, [pc, #160]	; (80013e8 <SystemClock_Config+0xd0>)
 8001346:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800134a:	6413      	str	r3, [r2, #64]	; 0x40
 800134c:	4b26      	ldr	r3, [pc, #152]	; (80013e8 <SystemClock_Config+0xd0>)
 800134e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001350:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001354:	607b      	str	r3, [r7, #4]
 8001356:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001358:	2300      	movs	r3, #0
 800135a:	603b      	str	r3, [r7, #0]
 800135c:	4b23      	ldr	r3, [pc, #140]	; (80013ec <SystemClock_Config+0xd4>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	4a22      	ldr	r2, [pc, #136]	; (80013ec <SystemClock_Config+0xd4>)
 8001362:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001366:	6013      	str	r3, [r2, #0]
 8001368:	4b20      	ldr	r3, [pc, #128]	; (80013ec <SystemClock_Config+0xd4>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001370:	603b      	str	r3, [r7, #0]
 8001372:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001374:	2301      	movs	r3, #1
 8001376:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001378:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800137c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137e:	2302      	movs	r3, #2
 8001380:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001382:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001386:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001388:	2304      	movs	r3, #4
 800138a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 168;
 800138c:	23a8      	movs	r3, #168	; 0xa8
 800138e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001390:	2302      	movs	r3, #2
 8001392:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001394:	2307      	movs	r3, #7
 8001396:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001398:	2302      	movs	r3, #2
 800139a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800139c:	f107 031c 	add.w	r3, r7, #28
 80013a0:	4618      	mov	r0, r3
 80013a2:	f003 fec5 	bl	8005130 <HAL_RCC_OscConfig>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80013ac:	f000 fad4 	bl	8001958 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013b0:	230f      	movs	r3, #15
 80013b2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 80013b4:	2303      	movs	r3, #3
 80013b6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013b8:	2300      	movs	r3, #0
 80013ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013bc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013c0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013c2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013c6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013c8:	f107 0308 	add.w	r3, r7, #8
 80013cc:	2105      	movs	r1, #5
 80013ce:	4618      	mov	r0, r3
 80013d0:	f002 fdf2 	bl	8003fb8 <HAL_RCC_ClockConfig>
 80013d4:	4603      	mov	r3, r0
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d001      	beq.n	80013de <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80013da:	f000 fabd 	bl	8001958 <Error_Handler>
  }
}
 80013de:	bf00      	nop
 80013e0:	3750      	adds	r7, #80	; 0x50
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	40023800 	.word	0x40023800
 80013ec:	40007000 	.word	0x40007000

080013f0 <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 80013f4:	4b13      	ldr	r3, [pc, #76]	; (8001444 <MX_I2S1_Init+0x54>)
 80013f6:	4a14      	ldr	r2, [pc, #80]	; (8001448 <MX_I2S1_Init+0x58>)
 80013f8:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 80013fa:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_I2S1_Init+0x54>)
 80013fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001400:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 8001402:	4b10      	ldr	r3, [pc, #64]	; (8001444 <MX_I2S1_Init+0x54>)
 8001404:	2200      	movs	r2, #0
 8001406:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001408:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_I2S1_Init+0x54>)
 800140a:	2200      	movs	r2, #0
 800140c:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800140e:	4b0d      	ldr	r3, [pc, #52]	; (8001444 <MX_I2S1_Init+0x54>)
 8001410:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001414:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 8001416:	4b0b      	ldr	r3, [pc, #44]	; (8001444 <MX_I2S1_Init+0x54>)
 8001418:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 800141c:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_I2S1_Init+0x54>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  hi2s1.Init.ClockSource = I2S_CLOCK_PLL;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_I2S1_Init+0x54>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  hi2s1.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_I2S1_Init+0x54>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_I2S1_Init+0x54>)
 8001432:	f001 f8fb 	bl	800262c <HAL_I2S_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_I2S1_Init+0x50>
  {
    Error_Handler();
 800143c:	f000 fa8c 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000300 	.word	0x20000300
 8001448:	40013000 	.word	0x40013000

0800144c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001450:	4b18      	ldr	r3, [pc, #96]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001452:	4a19      	ldr	r2, [pc, #100]	; (80014b8 <MX_SPI2_Init+0x6c>)
 8001454:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001458:	f44f 7282 	mov.w	r2, #260	; 0x104
 800145c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_1LINE;
 800145e:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001460:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001464:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001466:	4b13      	ldr	r3, [pc, #76]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800146c:	4b11      	ldr	r3, [pc, #68]	; (80014b4 <MX_SPI2_Init+0x68>)
 800146e:	2202      	movs	r2, #2
 8001470:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001472:	4b10      	ldr	r3, [pc, #64]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001474:	2200      	movs	r2, #0
 8001476:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001478:	4b0e      	ldr	r3, [pc, #56]	; (80014b4 <MX_SPI2_Init+0x68>)
 800147a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800147e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001480:	4b0c      	ldr	r3, [pc, #48]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001482:	2218      	movs	r2, #24
 8001484:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001486:	4b0b      	ldr	r3, [pc, #44]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800148c:	4b09      	ldr	r3, [pc, #36]	; (80014b4 <MX_SPI2_Init+0x68>)
 800148e:	2200      	movs	r2, #0
 8001490:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001492:	4b08      	ldr	r3, [pc, #32]	; (80014b4 <MX_SPI2_Init+0x68>)
 8001494:	2200      	movs	r2, #0
 8001496:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001498:	4b06      	ldr	r3, [pc, #24]	; (80014b4 <MX_SPI2_Init+0x68>)
 800149a:	220a      	movs	r2, #10
 800149c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	; (80014b4 <MX_SPI2_Init+0x68>)
 80014a0:	f004 f8e4 	bl	800566c <HAL_SPI_Init>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 80014aa:	f000 fa55 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000348 	.word	0x20000348
 80014b8:	40003800 	.word	0x40003800

080014bc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	; (8001550 <MX_TIM2_Init+0x94>)
 80014da:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014de:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	; (8001550 <MX_TIM2_Init+0x94>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e6:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <MX_TIM2_Init+0x94>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1749;
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <MX_TIM2_Init+0x94>)
 80014ee:	f240 62d5 	movw	r2, #1749	; 0x6d5
 80014f2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f4:	4b16      	ldr	r3, [pc, #88]	; (8001550 <MX_TIM2_Init+0x94>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014fa:	4b15      	ldr	r3, [pc, #84]	; (8001550 <MX_TIM2_Init+0x94>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001500:	4813      	ldr	r0, [pc, #76]	; (8001550 <MX_TIM2_Init+0x94>)
 8001502:	f004 f93c 	bl	800577e <HAL_TIM_Base_Init>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d001      	beq.n	8001510 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800150c:	f000 fa24 	bl	8001958 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001510:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001514:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001516:	f107 0308 	add.w	r3, r7, #8
 800151a:	4619      	mov	r1, r3
 800151c:	480c      	ldr	r0, [pc, #48]	; (8001550 <MX_TIM2_Init+0x94>)
 800151e:	f004 fa85 	bl	8005a2c <HAL_TIM_ConfigClockSource>
 8001522:	4603      	mov	r3, r0
 8001524:	2b00      	cmp	r3, #0
 8001526:	d001      	beq.n	800152c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001528:	f000 fa16 	bl	8001958 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152c:	2300      	movs	r3, #0
 800152e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001530:	2300      	movs	r3, #0
 8001532:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001534:	463b      	mov	r3, r7
 8001536:	4619      	mov	r1, r3
 8001538:	4805      	ldr	r0, [pc, #20]	; (8001550 <MX_TIM2_Init+0x94>)
 800153a:	f004 fcab 	bl	8005e94 <HAL_TIMEx_MasterConfigSynchronization>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001544:	f000 fa08 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001548:	bf00      	nop
 800154a:	3718      	adds	r7, #24
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	200003a0 	.word	0x200003a0

08001554 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001558:	4b11      	ldr	r3, [pc, #68]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 800155a:	4a12      	ldr	r2, [pc, #72]	; (80015a4 <MX_USART1_UART_Init+0x50>)
 800155c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800155e:	4b10      	ldr	r3, [pc, #64]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 8001560:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001564:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 8001568:	2200      	movs	r2, #0
 800156a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800156c:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 800156e:	2200      	movs	r2, #0
 8001570:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001572:	4b0b      	ldr	r3, [pc, #44]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 8001574:	2200      	movs	r2, #0
 8001576:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001578:	4b09      	ldr	r3, [pc, #36]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 800157a:	220c      	movs	r2, #12
 800157c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 8001580:	2200      	movs	r2, #0
 8001582:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001584:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 8001586:	2200      	movs	r2, #0
 8001588:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800158a:	4805      	ldr	r0, [pc, #20]	; (80015a0 <MX_USART1_UART_Init+0x4c>)
 800158c:	f004 fd12 	bl	8005fb4 <HAL_UART_Init>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001596:	f000 f9df 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	200003e8 	.word	0x200003e8
 80015a4:	40011000 	.word	0x40011000

080015a8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80015ac:	4b11      	ldr	r3, [pc, #68]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015ae:	4a12      	ldr	r2, [pc, #72]	; (80015f8 <MX_USART3_UART_Init+0x50>)
 80015b0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80015b2:	4b10      	ldr	r3, [pc, #64]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015b8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80015ba:	4b0e      	ldr	r3, [pc, #56]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015bc:	2200      	movs	r2, #0
 80015be:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80015c0:	4b0c      	ldr	r3, [pc, #48]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80015c6:	4b0b      	ldr	r3, [pc, #44]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80015cc:	4b09      	ldr	r3, [pc, #36]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015ce:	220c      	movs	r2, #12
 80015d0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d2:	4b08      	ldr	r3, [pc, #32]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d8:	4b06      	ldr	r3, [pc, #24]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015da:	2200      	movs	r2, #0
 80015dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80015de:	4805      	ldr	r0, [pc, #20]	; (80015f4 <MX_USART3_UART_Init+0x4c>)
 80015e0:	f004 fce8 	bl	8005fb4 <HAL_UART_Init>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80015ea:	f000 f9b5 	bl	8001958 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 80015ee:	bf00      	nop
 80015f0:	bd80      	pop	{r7, pc}
 80015f2:	bf00      	nop
 80015f4:	2000042c 	.word	0x2000042c
 80015f8:	40004800 	.word	0x40004800

080015fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b08c      	sub	sp, #48	; 0x30
 8001600:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001602:	f107 031c 	add.w	r3, r7, #28
 8001606:	2200      	movs	r2, #0
 8001608:	601a      	str	r2, [r3, #0]
 800160a:	605a      	str	r2, [r3, #4]
 800160c:	609a      	str	r2, [r3, #8]
 800160e:	60da      	str	r2, [r3, #12]
 8001610:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
 8001616:	4b50      	ldr	r3, [pc, #320]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161a:	4a4f      	ldr	r2, [pc, #316]	; (8001758 <MX_GPIO_Init+0x15c>)
 800161c:	f043 0304 	orr.w	r3, r3, #4
 8001620:	6313      	str	r3, [r2, #48]	; 0x30
 8001622:	4b4d      	ldr	r3, [pc, #308]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001626:	f003 0304 	and.w	r3, r3, #4
 800162a:	61bb      	str	r3, [r7, #24]
 800162c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800162e:	2300      	movs	r3, #0
 8001630:	617b      	str	r3, [r7, #20]
 8001632:	4b49      	ldr	r3, [pc, #292]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001636:	4a48      	ldr	r2, [pc, #288]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001638:	f043 0320 	orr.w	r3, r3, #32
 800163c:	6313      	str	r3, [r2, #48]	; 0x30
 800163e:	4b46      	ldr	r3, [pc, #280]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001642:	f003 0320 	and.w	r3, r3, #32
 8001646:	617b      	str	r3, [r7, #20]
 8001648:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800164a:	2300      	movs	r3, #0
 800164c:	613b      	str	r3, [r7, #16]
 800164e:	4b42      	ldr	r3, [pc, #264]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001652:	4a41      	ldr	r2, [pc, #260]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001658:	6313      	str	r3, [r2, #48]	; 0x30
 800165a:	4b3f      	ldr	r3, [pc, #252]	; (8001758 <MX_GPIO_Init+0x15c>)
 800165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001662:	613b      	str	r3, [r7, #16]
 8001664:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001666:	2300      	movs	r3, #0
 8001668:	60fb      	str	r3, [r7, #12]
 800166a:	4b3b      	ldr	r3, [pc, #236]	; (8001758 <MX_GPIO_Init+0x15c>)
 800166c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166e:	4a3a      	ldr	r2, [pc, #232]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001670:	f043 0301 	orr.w	r3, r3, #1
 8001674:	6313      	str	r3, [r2, #48]	; 0x30
 8001676:	4b38      	ldr	r3, [pc, #224]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167a:	f003 0301 	and.w	r3, r3, #1
 800167e:	60fb      	str	r3, [r7, #12]
 8001680:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001682:	2300      	movs	r3, #0
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	4b34      	ldr	r3, [pc, #208]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800168a:	4a33      	ldr	r2, [pc, #204]	; (8001758 <MX_GPIO_Init+0x15c>)
 800168c:	f043 0302 	orr.w	r3, r3, #2
 8001690:	6313      	str	r3, [r2, #48]	; 0x30
 8001692:	4b31      	ldr	r3, [pc, #196]	; (8001758 <MX_GPIO_Init+0x15c>)
 8001694:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001696:	f003 0302 	and.w	r3, r3, #2
 800169a:	60bb      	str	r3, [r7, #8]
 800169c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800169e:	2300      	movs	r3, #0
 80016a0:	607b      	str	r3, [r7, #4]
 80016a2:	4b2d      	ldr	r3, [pc, #180]	; (8001758 <MX_GPIO_Init+0x15c>)
 80016a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016a6:	4a2c      	ldr	r2, [pc, #176]	; (8001758 <MX_GPIO_Init+0x15c>)
 80016a8:	f043 0308 	orr.w	r3, r3, #8
 80016ac:	6313      	str	r3, [r2, #48]	; 0x30
 80016ae:	4b2a      	ldr	r3, [pc, #168]	; (8001758 <MX_GPIO_Init+0x15c>)
 80016b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016b2:	f003 0308 	and.w	r3, r3, #8
 80016b6:	607b      	str	r3, [r7, #4]
 80016b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Blauwe_LED_Pin|Groene_LED_Pin|Rode_LED_Pin, GPIO_PIN_RESET);
 80016ba:	2200      	movs	r2, #0
 80016bc:	210e      	movs	r1, #14
 80016be:	4827      	ldr	r0, [pc, #156]	; (800175c <MX_GPIO_Init+0x160>)
 80016c0:	f000 ff80 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_SYNC_Pin|RE_tranceiver_Pin|DE_tranceiver_Pin, GPIO_PIN_RESET);
 80016c4:	2200      	movs	r2, #0
 80016c6:	f241 0130 	movw	r1, #4144	; 0x1030
 80016ca:	4825      	ldr	r0, [pc, #148]	; (8001760 <MX_GPIO_Init+0x164>)
 80016cc:	f000 ff7a 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDAC_GPIO_Port, LDAC_Pin, GPIO_PIN_RESET);
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80016d6:	4823      	ldr	r0, [pc, #140]	; (8001764 <MX_GPIO_Init+0x168>)
 80016d8:	f000 ff74 	bl	80025c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Start_knop_Pin Pauzeer_knop_Pin Stop_knop_Pin */
  GPIO_InitStruct.Pin = Start_knop_Pin|Pauzeer_knop_Pin|Stop_knop_Pin;
 80016dc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80016e0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80016e6:	2301      	movs	r3, #1
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	4619      	mov	r1, r3
 80016f0:	481d      	ldr	r0, [pc, #116]	; (8001768 <MX_GPIO_Init+0x16c>)
 80016f2:	f000 fdbb 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pins : Blauwe_LED_Pin Groene_LED_Pin Rode_LED_Pin */
  GPIO_InitStruct.Pin = Blauwe_LED_Pin|Groene_LED_Pin|Rode_LED_Pin;
 80016f6:	230e      	movs	r3, #14
 80016f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	2301      	movs	r3, #1
 80016fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016fe:	2300      	movs	r3, #0
 8001700:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001702:	2300      	movs	r3, #0
 8001704:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001706:	f107 031c 	add.w	r3, r7, #28
 800170a:	4619      	mov	r1, r3
 800170c:	4813      	ldr	r0, [pc, #76]	; (800175c <MX_GPIO_Init+0x160>)
 800170e:	f000 fdad 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_SYNC_Pin RE_tranceiver_Pin DE_tranceiver_Pin */
  GPIO_InitStruct.Pin = SPI_SYNC_Pin|RE_tranceiver_Pin|DE_tranceiver_Pin;
 8001712:	f241 0330 	movw	r3, #4144	; 0x1030
 8001716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001718:	2301      	movs	r3, #1
 800171a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171c:	2300      	movs	r3, #0
 800171e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001720:	2300      	movs	r3, #0
 8001722:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001724:	f107 031c 	add.w	r3, r7, #28
 8001728:	4619      	mov	r1, r3
 800172a:	480d      	ldr	r0, [pc, #52]	; (8001760 <MX_GPIO_Init+0x164>)
 800172c:	f000 fd9e 	bl	800226c <HAL_GPIO_Init>

  /*Configure GPIO pin : LDAC_Pin */
  GPIO_InitStruct.Pin = LDAC_Pin;
 8001730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001734:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001736:	2301      	movs	r3, #1
 8001738:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800173e:	2300      	movs	r3, #0
 8001740:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LDAC_GPIO_Port, &GPIO_InitStruct);
 8001742:	f107 031c 	add.w	r3, r7, #28
 8001746:	4619      	mov	r1, r3
 8001748:	4806      	ldr	r0, [pc, #24]	; (8001764 <MX_GPIO_Init+0x168>)
 800174a:	f000 fd8f 	bl	800226c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800174e:	bf00      	nop
 8001750:	3730      	adds	r7, #48	; 0x30
 8001752:	46bd      	mov	sp, r7
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	40023800 	.word	0x40023800
 800175c:	40021400 	.word	0x40021400
 8001760:	40020400 	.word	0x40020400
 8001764:	40020c00 	.word	0x40020c00
 8001768:	40020800 	.word	0x40020800

0800176c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b082      	sub	sp, #8
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]

  /* Infinite loop */
  for(;;)
  {

    osDelay(100000);
 8001774:	4801      	ldr	r0, [pc, #4]	; (800177c <StartDefaultTask+0x10>)
 8001776:	f008 fc29 	bl	8009fcc <osDelay>
 800177a:	e7fb      	b.n	8001774 <StartDefaultTask+0x8>
 800177c:	000186a0 	.word	0x000186a0

08001780 <StartKnopThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartKnopThread */
void StartKnopThread(void *argument)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartKnopThread */
  /* Infinite loop */
	for(;;) {
		if (HAL_GPIO_ReadPin(START_KNOP_PORT, START_KNOP_PIN) == GPIO_PIN_RESET) {
 8001788:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800178c:	4812      	ldr	r0, [pc, #72]	; (80017d8 <StartKnopThread+0x58>)
 800178e:	f000 ff01 	bl	8002594 <HAL_GPIO_ReadPin>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d103      	bne.n	80017a0 <StartKnopThread+0x20>
		update_status(STATUS_TEST_GESTART);
 8001798:	2003      	movs	r0, #3
 800179a:	f7ff fc8f 	bl	80010bc <update_status>
 800179e:	e016      	b.n	80017ce <StartKnopThread+0x4e>
		} else if (HAL_GPIO_ReadPin(PAUZEER_KNOP_PORT, PAUZEER_KNOP_PIN) == GPIO_PIN_RESET) {
 80017a0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80017a4:	480c      	ldr	r0, [pc, #48]	; (80017d8 <StartKnopThread+0x58>)
 80017a6:	f000 fef5 	bl	8002594 <HAL_GPIO_ReadPin>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d103      	bne.n	80017b8 <StartKnopThread+0x38>
		update_status(STATUS_TEST_GEPAUZEERD);
 80017b0:	2004      	movs	r0, #4
 80017b2:	f7ff fc83 	bl	80010bc <update_status>
 80017b6:	e00a      	b.n	80017ce <StartKnopThread+0x4e>
		} else if (HAL_GPIO_ReadPin(STOP_KNOP_PORT, STOP_KNOP_PIN) == GPIO_PIN_RESET) {
 80017b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80017bc:	4806      	ldr	r0, [pc, #24]	; (80017d8 <StartKnopThread+0x58>)
 80017be:	f000 fee9 	bl	8002594 <HAL_GPIO_ReadPin>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d102      	bne.n	80017ce <StartKnopThread+0x4e>
		update_status(STATUS_TEST_GESTOPT);
 80017c8:	2005      	movs	r0, #5
 80017ca:	f7ff fc77 	bl	80010bc <update_status>
		}

	   osDelay(100);
 80017ce:	2064      	movs	r0, #100	; 0x64
 80017d0:	f008 fbfc 	bl	8009fcc <osDelay>
		if (HAL_GPIO_ReadPin(START_KNOP_PORT, START_KNOP_PIN) == GPIO_PIN_RESET) {
 80017d4:	e7d8      	b.n	8001788 <StartKnopThread+0x8>
 80017d6:	bf00      	nop
 80017d8:	40020800 	.word	0x40020800

080017dc <StartLEDThread>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartLEDThread */
void StartLEDThread(void *argument)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b084      	sub	sp, #16
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartLEDThread */
  TestStatus vorige_status = STATUS_IDLE;  // Houdt de vorige stat
 80017e4:	2300      	movs	r3, #0
 80017e6:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
    for(;;) {
    	 if (huidig_status != vorige_status) {
 80017e8:	4b2a      	ldr	r3, [pc, #168]	; (8001894 <StartLEDThread+0xb8>)
 80017ea:	781b      	ldrb	r3, [r3, #0]
 80017ec:	7bfa      	ldrb	r2, [r7, #15]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d03e      	beq.n	8001870 <StartLEDThread+0x94>


    	      // Zet de vlag op true om de USB-communicatie te reserveren
    		 usb_busy = true;
 80017f2:	4b29      	ldr	r3, [pc, #164]	; (8001898 <StartLEDThread+0xbc>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	701a      	strb	r2, [r3, #0]

    	          // De status is veranderd, voer de eenmalige acties uit
    	          switch (huidig_status) {
 80017f8:	4b26      	ldr	r3, [pc, #152]	; (8001894 <StartLEDThread+0xb8>)
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	3b01      	subs	r3, #1
 80017fe:	2b05      	cmp	r3, #5
 8001800:	d82f      	bhi.n	8001862 <StartLEDThread+0x86>
 8001802:	a201      	add	r2, pc, #4	; (adr r2, 8001808 <StartLEDThread+0x2c>)
 8001804:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001808:	08001821 	.word	0x08001821
 800180c:	08001829 	.word	0x08001829
 8001810:	08001835 	.word	0x08001835
 8001814:	08001847 	.word	0x08001847
 8001818:	0800184f 	.word	0x0800184f
 800181c:	0800185b 	.word	0x0800185b
    	              case STATUS_WACHTEN_OP_INSTELLINGEN:
    	                  send_status_to_gui(WAITING_FOR_SETTINGS);  // Verstuur slechts n keer
 8001820:	481e      	ldr	r0, [pc, #120]	; (800189c <StartLEDThread+0xc0>)
 8001822:	f7ff fc71 	bl	8001108 <send_status_to_gui>
    	                  break;
 8001826:	e01d      	b.n	8001864 <StartLEDThread+0x88>
    	              case STATUS_GEREED:
    	                  send_status_to_gui(READY_STATUS);
 8001828:	481d      	ldr	r0, [pc, #116]	; (80018a0 <StartLEDThread+0xc4>)
 800182a:	f7ff fc6d 	bl	8001108 <send_status_to_gui>
    	                  zet_blauw_licht_aan();
 800182e:	f7ff fbdb 	bl	8000fe8 <zet_blauw_licht_aan>
    	                  break;
 8001832:	e017      	b.n	8001864 <StartLEDThread+0x88>
    	              case STATUS_TEST_GESTART:
    	                  send_status_to_gui(TEST_RUNNING);
 8001834:	481b      	ldr	r0, [pc, #108]	; (80018a4 <StartLEDThread+0xc8>)
 8001836:	f7ff fc67 	bl	8001108 <send_status_to_gui>
    	                  zet_groen_licht_aan();  // Groene LED aan, maar niet knipperend
 800183a:	f7ff fbeb 	bl	8001014 <zet_groen_licht_aan>
    	                  usb_busy =false;
 800183e:	4b16      	ldr	r3, [pc, #88]	; (8001898 <StartLEDThread+0xbc>)
 8001840:	2200      	movs	r2, #0
 8001842:	701a      	strb	r2, [r3, #0]
    	                  break;
 8001844:	e00e      	b.n	8001864 <StartLEDThread+0x88>
    	              case STATUS_TEST_GEPAUZEERD:
    	                  send_status_to_gui(TEST_PAUSED);  // Verstuur status slechts n keer
 8001846:	4818      	ldr	r0, [pc, #96]	; (80018a8 <StartLEDThread+0xcc>)
 8001848:	f7ff fc5e 	bl	8001108 <send_status_to_gui>
    	                  // Knipperende actie wordt hieronder periodiek uitgevoerd
    	                  break;
 800184c:	e00a      	b.n	8001864 <StartLEDThread+0x88>
    	              case STATUS_TEST_GESTOPT:
    	                  send_status_to_gui(TEST_STOPPED);
 800184e:	4817      	ldr	r0, [pc, #92]	; (80018ac <StartLEDThread+0xd0>)
 8001850:	f7ff fc5a 	bl	8001108 <send_status_to_gui>
    	                  zet_rood_licht_aan();  // Rode LED aan
 8001854:	f7ff fbf4 	bl	8001040 <zet_rood_licht_aan>
    	                  break;
 8001858:	e004      	b.n	8001864 <StartLEDThread+0x88>
    	              case STATUS_TEST_VOLTOOID:
    	                  send_status_to_gui(TEST_COMPLETED);  // Verstuur status slechts n keer
 800185a:	4815      	ldr	r0, [pc, #84]	; (80018b0 <StartLEDThread+0xd4>)
 800185c:	f7ff fc54 	bl	8001108 <send_status_to_gui>
    	                  // Knipperende actie wordt hieronder periodiek uitgevoerd
    	                  break;
 8001860:	e000      	b.n	8001864 <StartLEDThread+0x88>
    	              default:
    	                  break;
 8001862:	bf00      	nop
    	          }

    	          // Update de vorige status na het uitvoeren van de actie
    	          vorige_status = huidig_status;
 8001864:	4b0b      	ldr	r3, [pc, #44]	; (8001894 <StartLEDThread+0xb8>)
 8001866:	781b      	ldrb	r3, [r3, #0]
 8001868:	73fb      	strb	r3, [r7, #15]
    	          usb_busy = false;
 800186a:	4b0b      	ldr	r3, [pc, #44]	; (8001898 <StartLEDThread+0xbc>)
 800186c:	2200      	movs	r2, #0
 800186e:	701a      	strb	r2, [r3, #0]

    	      }

    	      // Periodieke acties (knipperende LEDs) blijven elke 100 ms draaien, ongeacht statusverandering
    	      switch (huidig_status) {
 8001870:	4b08      	ldr	r3, [pc, #32]	; (8001894 <StartLEDThread+0xb8>)
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b04      	cmp	r3, #4
 8001876:	d002      	beq.n	800187e <StartLEDThread+0xa2>
 8001878:	2b06      	cmp	r3, #6
 800187a:	d003      	beq.n	8001884 <StartLEDThread+0xa8>
    	          case STATUS_TEST_VOLTOOID:
    	              blauw_knipperend();  // Blauw knipperen als voltooid
    	              break;
    	          default:
    	              // Geen knipperende LED's in andere statussen
    	              break;
 800187c:	e005      	b.n	800188a <StartLEDThread+0xae>
    	              groen_knipperend();  // Groen knipperen terwijl gepauzeerd
 800187e:	f7ff fbf5 	bl	800106c <groen_knipperend>
    	              break;
 8001882:	e002      	b.n	800188a <StartLEDThread+0xae>
    	              blauw_knipperend();  // Blauw knipperen als voltooid
 8001884:	f7ff fc06 	bl	8001094 <blauw_knipperend>
    	              break;
 8001888:	bf00      	nop
    	      }

    	      // Delay van 100 ms om knipperen te laten werken en CPU te sparen
    	      osDelay(100);
 800188a:	2064      	movs	r0, #100	; 0x64
 800188c:	f008 fb9e 	bl	8009fcc <osDelay>
    	 if (huidig_status != vorige_status) {
 8001890:	e7aa      	b.n	80017e8 <StartLEDThread+0xc>
 8001892:	bf00      	nop
 8001894:	200008e4 	.word	0x200008e4
 8001898:	200008e5 	.word	0x200008e5
 800189c:	0801164c 	.word	0x0801164c
 80018a0:	08011664 	.word	0x08011664
 80018a4:	0801166c 	.word	0x0801166c
 80018a8:	0801167c 	.word	0x0801167c
 80018ac:	08011688 	.word	0x08011688
 80018b0:	08011690 	.word	0x08011690

080018b4 <Simulate_DAC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Simulate_DAC */
void Simulate_DAC(void *argument)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Simulate_DAC */
  /* Infinite loop */

  int scenario=1;
 80018bc:	2301      	movs	r3, #1
 80018be:	60fb      	str	r3, [r7, #12]
  {




	    while ((huidig_status == STATUS_TEST_GESTART && usb_busy == false)  || huidig_status == STATUS_TEST_GEPAUZEERD) {
 80018c0:	e031      	b.n	8001926 <Simulate_DAC+0x72>
				osDelay(10);
 80018c2:	200a      	movs	r0, #10
 80018c4:	f008 fb82 	bl	8009fcc <osDelay>
			  // Stuur het actieve scenario naar de GUI
				usb_busy = true;
 80018c8:	4b21      	ldr	r3, [pc, #132]	; (8001950 <Simulate_DAC+0x9c>)
 80018ca:	2201      	movs	r2, #1
 80018cc:	701a      	strb	r2, [r3, #0]
				send_active_scenario_to_gui(scenario);
 80018ce:	68f8      	ldr	r0, [r7, #12]
 80018d0:	f7ff fc04 	bl	80010dc <send_active_scenario_to_gui>
				usb_busy = false;
 80018d4:	4b1e      	ldr	r3, [pc, #120]	; (8001950 <Simulate_DAC+0x9c>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
				// Zet de vlag weer op false zodat andere threads de USB kunnen gebruiken


			  // Simuleer een vertraging tijdens het draaien van dit scenario
			  for (int i = 0; i < 5000; i++) { // Delay van 5 seconden
 80018da:	2300      	movs	r3, #0
 80018dc:	60bb      	str	r3, [r7, #8]
 80018de:	e011      	b.n	8001904 <Simulate_DAC+0x50>
			   // Controleer tijdens de delay of de test gepauzeerd is
					if (huidig_status == STATUS_TEST_GEPAUZEERD) {
 80018e0:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <Simulate_DAC+0xa0>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b04      	cmp	r3, #4
 80018e6:	d107      	bne.n	80018f8 <Simulate_DAC+0x44>
					  // Als de test gepauzeerd is, blijf in deze lus totdat de status verandert
						  while (huidig_status == STATUS_TEST_GEPAUZEERD) {
 80018e8:	e002      	b.n	80018f0 <Simulate_DAC+0x3c>
							osDelay(1); // Wacht kleine intervallen en check status continu
 80018ea:	2001      	movs	r0, #1
 80018ec:	f008 fb6e 	bl	8009fcc <osDelay>
						  while (huidig_status == STATUS_TEST_GEPAUZEERD) {
 80018f0:	4b18      	ldr	r3, [pc, #96]	; (8001954 <Simulate_DAC+0xa0>)
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	2b04      	cmp	r3, #4
 80018f6:	d0f8      	beq.n	80018ea <Simulate_DAC+0x36>
						  }
					}
					osDelay(1);  // Dit vervangt de HAL_Delay met osDelay
 80018f8:	2001      	movs	r0, #1
 80018fa:	f008 fb67 	bl	8009fcc <osDelay>
			  for (int i = 0; i < 5000; i++) { // Delay van 5 seconden
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	3301      	adds	r3, #1
 8001902:	60bb      	str	r3, [r7, #8]
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	f241 3287 	movw	r2, #4999	; 0x1387
 800190a:	4293      	cmp	r3, r2
 800190c:	dde8      	ble.n	80018e0 <Simulate_DAC+0x2c>
			  }

			  // Verhoog het scenario
			  scenario++;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	3301      	adds	r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
			  if (scenario > 6) {
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b06      	cmp	r3, #6
 8001918:	dd05      	ble.n	8001926 <Simulate_DAC+0x72>
				// Als alle scenario's zijn afgerond, stel de status in op voltooid
				huidig_status = STATUS_TEST_VOLTOOID;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <Simulate_DAC+0xa0>)
 800191c:	2206      	movs	r2, #6
 800191e:	701a      	strb	r2, [r3, #0]
				scenario = 1;
 8001920:	2301      	movs	r3, #1
 8001922:	60fb      	str	r3, [r7, #12]
				break;  // Breek de while-loop
 8001924:	e00f      	b.n	8001946 <Simulate_DAC+0x92>
	    while ((huidig_status == STATUS_TEST_GESTART && usb_busy == false)  || huidig_status == STATUS_TEST_GEPAUZEERD) {
 8001926:	4b0b      	ldr	r3, [pc, #44]	; (8001954 <Simulate_DAC+0xa0>)
 8001928:	781b      	ldrb	r3, [r3, #0]
 800192a:	2b03      	cmp	r3, #3
 800192c:	d107      	bne.n	800193e <Simulate_DAC+0x8a>
 800192e:	4b08      	ldr	r3, [pc, #32]	; (8001950 <Simulate_DAC+0x9c>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	b2db      	uxtb	r3, r3
 8001934:	f083 0301 	eor.w	r3, r3, #1
 8001938:	b2db      	uxtb	r3, r3
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1c1      	bne.n	80018c2 <Simulate_DAC+0xe>
 800193e:	4b05      	ldr	r3, [pc, #20]	; (8001954 <Simulate_DAC+0xa0>)
 8001940:	781b      	ldrb	r3, [r3, #0]
 8001942:	2b04      	cmp	r3, #4
 8001944:	d0bd      	beq.n	80018c2 <Simulate_DAC+0xe>

	    }


	// Kleine vertraging om CPU te besparen
	osDelay(1);
 8001946:	2001      	movs	r0, #1
 8001948:	f008 fb40 	bl	8009fcc <osDelay>
	    while ((huidig_status == STATUS_TEST_GESTART && usb_busy == false)  || huidig_status == STATUS_TEST_GEPAUZEERD) {
 800194c:	e7eb      	b.n	8001926 <Simulate_DAC+0x72>
 800194e:	bf00      	nop
 8001950:	200008e5 	.word	0x200008e5
 8001954:	200008e4 	.word	0x200008e4

08001958 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800195c:	b672      	cpsid	i
}
 800195e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001960:	e7fe      	b.n	8001960 <Error_Handler+0x8>
	...

08001964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800196a:	2300      	movs	r3, #0
 800196c:	607b      	str	r3, [r7, #4]
 800196e:	4b12      	ldr	r3, [pc, #72]	; (80019b8 <HAL_MspInit+0x54>)
 8001970:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001972:	4a11      	ldr	r2, [pc, #68]	; (80019b8 <HAL_MspInit+0x54>)
 8001974:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001978:	6453      	str	r3, [r2, #68]	; 0x44
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <HAL_MspInit+0x54>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800197e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001982:	607b      	str	r3, [r7, #4]
 8001984:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001986:	2300      	movs	r3, #0
 8001988:	603b      	str	r3, [r7, #0]
 800198a:	4b0b      	ldr	r3, [pc, #44]	; (80019b8 <HAL_MspInit+0x54>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	4a0a      	ldr	r2, [pc, #40]	; (80019b8 <HAL_MspInit+0x54>)
 8001990:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001994:	6413      	str	r3, [r2, #64]	; 0x40
 8001996:	4b08      	ldr	r3, [pc, #32]	; (80019b8 <HAL_MspInit+0x54>)
 8001998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800199a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800199e:	603b      	str	r3, [r7, #0]
 80019a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80019a2:	2200      	movs	r2, #0
 80019a4:	210f      	movs	r1, #15
 80019a6:	f06f 0001 	mvn.w	r0, #1
 80019aa:	f000 fc28 	bl	80021fe <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	3708      	adds	r7, #8
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800

080019bc <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b0a2      	sub	sp, #136	; 0x88
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c4:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]
 80019cc:	605a      	str	r2, [r3, #4]
 80019ce:	609a      	str	r2, [r3, #8]
 80019d0:	60da      	str	r2, [r3, #12]
 80019d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019d4:	f107 0318 	add.w	r3, r7, #24
 80019d8:	225c      	movs	r2, #92	; 0x5c
 80019da:	2100      	movs	r1, #0
 80019dc:	4618      	mov	r0, r3
 80019de:	f00b fe9c 	bl	800d71a <memset>
  if(hi2s->Instance==SPI1)
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a37      	ldr	r2, [pc, #220]	; (8001ac4 <HAL_I2S_MspInit+0x108>)
 80019e8:	4293      	cmp	r3, r2
 80019ea:	d167      	bne.n	8001abc <HAL_I2S_MspInit+0x100>

  /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB2;
 80019ec:	2302      	movs	r3, #2
 80019ee:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80019f0:	2332      	movs	r3, #50	; 0x32
 80019f2:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLI2SP_DIV2;
 80019f4:	2302      	movs	r3, #2
 80019f6:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInitStruct.PLLI2S.PLLI2SM = 4;
 80019f8:	2304      	movs	r3, #4
 80019fa:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80019fc:	2302      	movs	r3, #2
 80019fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 8001a00:	2302      	movs	r3, #2
 8001a02:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 8001a04:	2301      	movs	r3, #1
 8001a06:	643b      	str	r3, [r7, #64]	; 0x40
    PeriphClkInitStruct.I2sApb2ClockSelection = RCC_I2SAPB2CLKSOURCE_PLLI2S;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	657b      	str	r3, [r7, #84]	; 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a0c:	f107 0318 	add.w	r3, r7, #24
 8001a10:	4618      	mov	r0, r3
 8001a12:	f002 fbeb 	bl	80041ec <HAL_RCCEx_PeriphCLKConfig>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d001      	beq.n	8001a20 <HAL_I2S_MspInit+0x64>
    {
      Error_Handler();
 8001a1c:	f7ff ff9c 	bl	8001958 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a20:	2300      	movs	r3, #0
 8001a22:	617b      	str	r3, [r7, #20]
 8001a24:	4b28      	ldr	r3, [pc, #160]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a28:	4a27      	ldr	r2, [pc, #156]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a2a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001a2e:	6453      	str	r3, [r2, #68]	; 0x44
 8001a30:	4b25      	ldr	r3, [pc, #148]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a34:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001a38:	617b      	str	r3, [r7, #20]
 8001a3a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	613b      	str	r3, [r7, #16]
 8001a40:	4b21      	ldr	r3, [pc, #132]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a44:	4a20      	ldr	r2, [pc, #128]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a46:	f043 0301 	orr.w	r3, r3, #1
 8001a4a:	6313      	str	r3, [r2, #48]	; 0x30
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a50:	f003 0301 	and.w	r3, r3, #1
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a60:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a62:	f043 0304 	orr.w	r3, r3, #4
 8001a66:	6313      	str	r3, [r2, #48]	; 0x30
 8001a68:	4b17      	ldr	r3, [pc, #92]	; (8001ac8 <HAL_I2S_MspInit+0x10c>)
 8001a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6c:	f003 0304 	and.w	r3, r3, #4
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	68fb      	ldr	r3, [r7, #12]
    PA4     ------> I2S1_WS
    PA5     ------> I2S1_CK
    PA7     ------> I2S1_SD
    PC4     ------> I2S1_MCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 8001a74:	23b0      	movs	r3, #176	; 0xb0
 8001a76:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a78:	2302      	movs	r3, #2
 8001a7a:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a80:	2300      	movs	r3, #0
 8001a82:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a86:	2305      	movs	r3, #5
 8001a88:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8c:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001a90:	4619      	mov	r1, r3
 8001a92:	480e      	ldr	r0, [pc, #56]	; (8001acc <HAL_I2S_MspInit+0x110>)
 8001a94:	f000 fbea 	bl	800226c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a98:	2310      	movs	r3, #16
 8001a9a:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001aaa:	2305      	movs	r3, #5
 8001aac:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab0:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4806      	ldr	r0, [pc, #24]	; (8001ad0 <HAL_I2S_MspInit+0x114>)
 8001ab8:	f000 fbd8 	bl	800226c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001abc:	bf00      	nop
 8001abe:	3788      	adds	r7, #136	; 0x88
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}
 8001ac4:	40013000 	.word	0x40013000
 8001ac8:	40023800 	.word	0x40023800
 8001acc:	40020000 	.word	0x40020000
 8001ad0:	40020800 	.word	0x40020800

08001ad4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b08a      	sub	sp, #40	; 0x28
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001adc:	f107 0314 	add.w	r3, r7, #20
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	4a19      	ldr	r2, [pc, #100]	; (8001b58 <HAL_SPI_MspInit+0x84>)
 8001af2:	4293      	cmp	r3, r2
 8001af4:	d12c      	bne.n	8001b50 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	613b      	str	r3, [r7, #16]
 8001afa:	4b18      	ldr	r3, [pc, #96]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001afc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001afe:	4a17      	ldr	r2, [pc, #92]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001b00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b04:	6413      	str	r3, [r2, #64]	; 0x40
 8001b06:	4b15      	ldr	r3, [pc, #84]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b0e:	613b      	str	r3, [r7, #16]
 8001b10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b12:	2300      	movs	r3, #0
 8001b14:	60fb      	str	r3, [r7, #12]
 8001b16:	4b11      	ldr	r3, [pc, #68]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1a:	4a10      	ldr	r2, [pc, #64]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001b1c:	f043 0302 	orr.w	r3, r3, #2
 8001b20:	6313      	str	r3, [r2, #48]	; 0x30
 8001b22:	4b0e      	ldr	r3, [pc, #56]	; (8001b5c <HAL_SPI_MspInit+0x88>)
 8001b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b26:	f003 0302 	and.w	r3, r3, #2
 8001b2a:	60fb      	str	r3, [r7, #12]
 8001b2c:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001b2e:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b34:	2302      	movs	r3, #2
 8001b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b3c:	2303      	movs	r3, #3
 8001b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001b40:	2305      	movs	r3, #5
 8001b42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b44:	f107 0314 	add.w	r3, r7, #20
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4805      	ldr	r0, [pc, #20]	; (8001b60 <HAL_SPI_MspInit+0x8c>)
 8001b4c:	f000 fb8e 	bl	800226c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001b50:	bf00      	nop
 8001b52:	3728      	adds	r7, #40	; 0x28
 8001b54:	46bd      	mov	sp, r7
 8001b56:	bd80      	pop	{r7, pc}
 8001b58:	40003800 	.word	0x40003800
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	40020400 	.word	0x40020400

08001b64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b084      	sub	sp, #16
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b74:	d115      	bne.n	8001ba2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b76:	2300      	movs	r3, #0
 8001b78:	60fb      	str	r3, [r7, #12]
 8001b7a:	4b0c      	ldr	r3, [pc, #48]	; (8001bac <HAL_TIM_Base_MspInit+0x48>)
 8001b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b7e:	4a0b      	ldr	r2, [pc, #44]	; (8001bac <HAL_TIM_Base_MspInit+0x48>)
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6413      	str	r3, [r2, #64]	; 0x40
 8001b86:	4b09      	ldr	r3, [pc, #36]	; (8001bac <HAL_TIM_Base_MspInit+0x48>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f003 0301 	and.w	r3, r3, #1
 8001b8e:	60fb      	str	r3, [r7, #12]
 8001b90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8001b92:	2200      	movs	r2, #0
 8001b94:	2105      	movs	r1, #5
 8001b96:	201c      	movs	r0, #28
 8001b98:	f000 fb31 	bl	80021fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b9c:	201c      	movs	r0, #28
 8001b9e:	f000 fb4a 	bl	8002236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3710      	adds	r7, #16
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40023800 	.word	0x40023800

08001bb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b08c      	sub	sp, #48	; 0x30
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bb8:	f107 031c 	add.w	r3, r7, #28
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
 8001bc0:	605a      	str	r2, [r3, #4]
 8001bc2:	609a      	str	r2, [r3, #8]
 8001bc4:	60da      	str	r2, [r3, #12]
 8001bc6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a32      	ldr	r2, [pc, #200]	; (8001c98 <HAL_UART_MspInit+0xe8>)
 8001bce:	4293      	cmp	r3, r2
 8001bd0:	d12c      	bne.n	8001c2c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001bd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bda:	4a30      	ldr	r2, [pc, #192]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001bdc:	f043 0310 	orr.w	r3, r3, #16
 8001be0:	6453      	str	r3, [r2, #68]	; 0x44
 8001be2:	4b2e      	ldr	r3, [pc, #184]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001be4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001be6:	f003 0310 	and.w	r3, r3, #16
 8001bea:	61bb      	str	r3, [r7, #24]
 8001bec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bee:	2300      	movs	r3, #0
 8001bf0:	617b      	str	r3, [r7, #20]
 8001bf2:	4b2a      	ldr	r3, [pc, #168]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bf6:	4a29      	ldr	r2, [pc, #164]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001bf8:	f043 0302 	orr.w	r3, r3, #2
 8001bfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001bfe:	4b27      	ldr	r3, [pc, #156]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c02:	f003 0302 	and.w	r3, r3, #2
 8001c06:	617b      	str	r3, [r7, #20]
 8001c08:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c0a:	23c0      	movs	r3, #192	; 0xc0
 8001c0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c0e:	2302      	movs	r3, #2
 8001c10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c12:	2300      	movs	r3, #0
 8001c14:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c16:	2303      	movs	r3, #3
 8001c18:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001c1a:	2307      	movs	r3, #7
 8001c1c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c1e:	f107 031c 	add.w	r3, r7, #28
 8001c22:	4619      	mov	r1, r3
 8001c24:	481e      	ldr	r0, [pc, #120]	; (8001ca0 <HAL_UART_MspInit+0xf0>)
 8001c26:	f000 fb21 	bl	800226c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001c2a:	e031      	b.n	8001c90 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART3)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4a1c      	ldr	r2, [pc, #112]	; (8001ca4 <HAL_UART_MspInit+0xf4>)
 8001c32:	4293      	cmp	r3, r2
 8001c34:	d12c      	bne.n	8001c90 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001c36:	2300      	movs	r3, #0
 8001c38:	613b      	str	r3, [r7, #16]
 8001c3a:	4b18      	ldr	r3, [pc, #96]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c3e:	4a17      	ldr	r2, [pc, #92]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001c44:	6413      	str	r3, [r2, #64]	; 0x40
 8001c46:	4b15      	ldr	r3, [pc, #84]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c4a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001c4e:	613b      	str	r3, [r7, #16]
 8001c50:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	60fb      	str	r3, [r7, #12]
 8001c56:	4b11      	ldr	r3, [pc, #68]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c5a:	4a10      	ldr	r2, [pc, #64]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c5c:	f043 0302 	orr.w	r3, r3, #2
 8001c60:	6313      	str	r3, [r2, #48]	; 0x30
 8001c62:	4b0e      	ldr	r3, [pc, #56]	; (8001c9c <HAL_UART_MspInit+0xec>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	60fb      	str	r3, [r7, #12]
 8001c6c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = VCOM_TX_STLINK_Pin|VCOM_RX_ST_LINK_Pin;
 8001c6e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001c72:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c74:	2302      	movs	r3, #2
 8001c76:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c7c:	2303      	movs	r3, #3
 8001c7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001c80:	2307      	movs	r3, #7
 8001c82:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c84:	f107 031c 	add.w	r3, r7, #28
 8001c88:	4619      	mov	r1, r3
 8001c8a:	4805      	ldr	r0, [pc, #20]	; (8001ca0 <HAL_UART_MspInit+0xf0>)
 8001c8c:	f000 faee 	bl	800226c <HAL_GPIO_Init>
}
 8001c90:	bf00      	nop
 8001c92:	3730      	adds	r7, #48	; 0x30
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}
 8001c98:	40011000 	.word	0x40011000
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40020400 	.word	0x40020400
 8001ca4:	40004800 	.word	0x40004800

08001ca8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cac:	e7fe      	b.n	8001cac <NMI_Handler+0x4>

08001cae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cae:	b480      	push	{r7}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb2:	e7fe      	b.n	8001cb2 <HardFault_Handler+0x4>

08001cb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <MemManage_Handler+0x4>

08001cba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cbe:	e7fe      	b.n	8001cbe <BusFault_Handler+0x4>

08001cc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <UsageFault_Handler+0x4>

08001cc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cca:	bf00      	nop
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cd8:	f000 f972 	bl	8001fc0 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8001cdc:	f009 fdae 	bl	800b83c <xTaskGetSchedulerState>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	d001      	beq.n	8001cea <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8001ce6:	f00a fb97 	bl	800c418 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
	...

08001cf0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cf4:	4802      	ldr	r0, [pc, #8]	; (8001d00 <TIM2_IRQHandler+0x10>)
 8001cf6:	f003 fd91 	bl	800581c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200003a0 	.word	0x200003a0

08001d04 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001d08:	4802      	ldr	r0, [pc, #8]	; (8001d14 <OTG_FS_IRQHandler+0x10>)
 8001d0a:	f000 ffe3 	bl	8002cd4 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	200067e0 	.word	0x200067e0

08001d18 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d18:	b480      	push	{r7}
 8001d1a:	af00      	add	r7, sp, #0
  return 1;
 8001d1c:	2301      	movs	r3, #1
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	46bd      	mov	sp, r7
 8001d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d26:	4770      	bx	lr

08001d28 <_kill>:

int _kill(int pid, int sig)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b082      	sub	sp, #8
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d32:	f00b fbc1 	bl	800d4b8 <__errno>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2216      	movs	r2, #22
 8001d3a:	601a      	str	r2, [r3, #0]
  return -1;
 8001d3c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <_exit>:

void _exit (int status)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d50:	f04f 31ff 	mov.w	r1, #4294967295
 8001d54:	6878      	ldr	r0, [r7, #4]
 8001d56:	f7ff ffe7 	bl	8001d28 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d5a:	e7fe      	b.n	8001d5a <_exit+0x12>

08001d5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b086      	sub	sp, #24
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	60f8      	str	r0, [r7, #12]
 8001d64:	60b9      	str	r1, [r7, #8]
 8001d66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d68:	2300      	movs	r3, #0
 8001d6a:	617b      	str	r3, [r7, #20]
 8001d6c:	e00a      	b.n	8001d84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d6e:	f3af 8000 	nop.w
 8001d72:	4601      	mov	r1, r0
 8001d74:	68bb      	ldr	r3, [r7, #8]
 8001d76:	1c5a      	adds	r2, r3, #1
 8001d78:	60ba      	str	r2, [r7, #8]
 8001d7a:	b2ca      	uxtb	r2, r1
 8001d7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7e:	697b      	ldr	r3, [r7, #20]
 8001d80:	3301      	adds	r3, #1
 8001d82:	617b      	str	r3, [r7, #20]
 8001d84:	697a      	ldr	r2, [r7, #20]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	dbf0      	blt.n	8001d6e <_read+0x12>
  }

  return len;
 8001d8c:	687b      	ldr	r3, [r7, #4]
}
 8001d8e:	4618      	mov	r0, r3
 8001d90:	3718      	adds	r7, #24
 8001d92:	46bd      	mov	sp, r7
 8001d94:	bd80      	pop	{r7, pc}

08001d96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d96:	b580      	push	{r7, lr}
 8001d98:	b086      	sub	sp, #24
 8001d9a:	af00      	add	r7, sp, #0
 8001d9c:	60f8      	str	r0, [r7, #12]
 8001d9e:	60b9      	str	r1, [r7, #8]
 8001da0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da2:	2300      	movs	r3, #0
 8001da4:	617b      	str	r3, [r7, #20]
 8001da6:	e009      	b.n	8001dbc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60ba      	str	r2, [r7, #8]
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db6:	697b      	ldr	r3, [r7, #20]
 8001db8:	3301      	adds	r3, #1
 8001dba:	617b      	str	r3, [r7, #20]
 8001dbc:	697a      	ldr	r2, [r7, #20]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	dbf1      	blt.n	8001da8 <_write+0x12>
  }
  return len;
 8001dc4:	687b      	ldr	r3, [r7, #4]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3718      	adds	r7, #24
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <_close>:

int _close(int file)
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b083      	sub	sp, #12
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dd6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr

08001de6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b083      	sub	sp, #12
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
 8001dee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001df6:	605a      	str	r2, [r3, #4]
  return 0;
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	4618      	mov	r0, r3
 8001dfc:	370c      	adds	r7, #12
 8001dfe:	46bd      	mov	sp, r7
 8001e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e04:	4770      	bx	lr

08001e06 <_isatty>:

int _isatty(int file)
{
 8001e06:	b480      	push	{r7}
 8001e08:	b083      	sub	sp, #12
 8001e0a:	af00      	add	r7, sp, #0
 8001e0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e0e:	2301      	movs	r3, #1
}
 8001e10:	4618      	mov	r0, r3
 8001e12:	370c      	adds	r7, #12
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr

08001e1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b085      	sub	sp, #20
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	60f8      	str	r0, [r7, #12]
 8001e24:	60b9      	str	r1, [r7, #8]
 8001e26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e28:	2300      	movs	r3, #0
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3714      	adds	r7, #20
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
	...

08001e38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b086      	sub	sp, #24
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e40:	4a14      	ldr	r2, [pc, #80]	; (8001e94 <_sbrk+0x5c>)
 8001e42:	4b15      	ldr	r3, [pc, #84]	; (8001e98 <_sbrk+0x60>)
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e48:	697b      	ldr	r3, [r7, #20]
 8001e4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e4c:	4b13      	ldr	r3, [pc, #76]	; (8001e9c <_sbrk+0x64>)
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d102      	bne.n	8001e5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e54:	4b11      	ldr	r3, [pc, #68]	; (8001e9c <_sbrk+0x64>)
 8001e56:	4a12      	ldr	r2, [pc, #72]	; (8001ea0 <_sbrk+0x68>)
 8001e58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e5a:	4b10      	ldr	r3, [pc, #64]	; (8001e9c <_sbrk+0x64>)
 8001e5c:	681a      	ldr	r2, [r3, #0]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	4413      	add	r3, r2
 8001e62:	693a      	ldr	r2, [r7, #16]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d207      	bcs.n	8001e78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e68:	f00b fb26 	bl	800d4b8 <__errno>
 8001e6c:	4603      	mov	r3, r0
 8001e6e:	220c      	movs	r2, #12
 8001e70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e72:	f04f 33ff 	mov.w	r3, #4294967295
 8001e76:	e009      	b.n	8001e8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e78:	4b08      	ldr	r3, [pc, #32]	; (8001e9c <_sbrk+0x64>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e7e:	4b07      	ldr	r3, [pc, #28]	; (8001e9c <_sbrk+0x64>)
 8001e80:	681a      	ldr	r2, [r3, #0]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4413      	add	r3, r2
 8001e86:	4a05      	ldr	r2, [pc, #20]	; (8001e9c <_sbrk+0x64>)
 8001e88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e8a:	68fb      	ldr	r3, [r7, #12]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3718      	adds	r7, #24
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	20020000 	.word	0x20020000
 8001e98:	00000400 	.word	0x00000400
 8001e9c:	200008e8 	.word	0x200008e8
 8001ea0:	20006f20 	.word	0x20006f20

08001ea4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <SystemInit+0x20>)
 8001eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001eae:	4a05      	ldr	r2, [pc, #20]	; (8001ec4 <SystemInit+0x20>)
 8001eb0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001eb4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
 8001ec2:	bf00      	nop
 8001ec4:	e000ed00 	.word	0xe000ed00

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f00 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ecc:	480d      	ldr	r0, [pc, #52]	; (8001f04 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ece:	490e      	ldr	r1, [pc, #56]	; (8001f08 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ed0:	4a0e      	ldr	r2, [pc, #56]	; (8001f0c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ed4:	e002      	b.n	8001edc <LoopCopyDataInit>

08001ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eda:	3304      	adds	r3, #4

08001edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ee0:	d3f9      	bcc.n	8001ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ee2:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ee4:	4c0b      	ldr	r4, [pc, #44]	; (8001f14 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ee8:	e001      	b.n	8001eee <LoopFillZerobss>

08001eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eec:	3204      	adds	r2, #4

08001eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ef0:	d3fb      	bcc.n	8001eea <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001ef2:	f7ff ffd7 	bl	8001ea4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f00b fbdb 	bl	800d6b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efa:	f7ff f9a5 	bl	8001248 <main>
  bx  lr    
 8001efe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f00:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f08:	200002e4 	.word	0x200002e4
  ldr r2, =_sidata
 8001f0c:	08011c08 	.word	0x08011c08
  ldr r2, =_sbss
 8001f10:	200002e4 	.word	0x200002e4
  ldr r4, =_ebss
 8001f14:	20006f1c 	.word	0x20006f1c

08001f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC_IRQHandler>
	...

08001f1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f20:	4b0e      	ldr	r3, [pc, #56]	; (8001f5c <HAL_Init+0x40>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a0d      	ldr	r2, [pc, #52]	; (8001f5c <HAL_Init+0x40>)
 8001f26:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f2a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f2c:	4b0b      	ldr	r3, [pc, #44]	; (8001f5c <HAL_Init+0x40>)
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	4a0a      	ldr	r2, [pc, #40]	; (8001f5c <HAL_Init+0x40>)
 8001f32:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f36:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f38:	4b08      	ldr	r3, [pc, #32]	; (8001f5c <HAL_Init+0x40>)
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a07      	ldr	r2, [pc, #28]	; (8001f5c <HAL_Init+0x40>)
 8001f3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f42:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f44:	2003      	movs	r0, #3
 8001f46:	f000 f94f 	bl	80021e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f4a:	200f      	movs	r0, #15
 8001f4c:	f000 f808 	bl	8001f60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f50:	f7ff fd08 	bl	8001964 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f54:	2300      	movs	r3, #0
}
 8001f56:	4618      	mov	r0, r3
 8001f58:	bd80      	pop	{r7, pc}
 8001f5a:	bf00      	nop
 8001f5c:	40023c00 	.word	0x40023c00

08001f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b082      	sub	sp, #8
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f68:	4b12      	ldr	r3, [pc, #72]	; (8001fb4 <HAL_InitTick+0x54>)
 8001f6a:	681a      	ldr	r2, [r3, #0]
 8001f6c:	4b12      	ldr	r3, [pc, #72]	; (8001fb8 <HAL_InitTick+0x58>)
 8001f6e:	781b      	ldrb	r3, [r3, #0]
 8001f70:	4619      	mov	r1, r3
 8001f72:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f000 f967 	bl	8002252 <HAL_SYSTICK_Config>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f8a:	2301      	movs	r3, #1
 8001f8c:	e00e      	b.n	8001fac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d80a      	bhi.n	8001faa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f94:	2200      	movs	r2, #0
 8001f96:	6879      	ldr	r1, [r7, #4]
 8001f98:	f04f 30ff 	mov.w	r0, #4294967295
 8001f9c:	f000 f92f 	bl	80021fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fa0:	4a06      	ldr	r2, [pc, #24]	; (8001fbc <HAL_InitTick+0x5c>)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	e000      	b.n	8001fac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3708      	adds	r7, #8
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}
 8001fb4:	20000000 	.word	0x20000000
 8001fb8:	20000008 	.word	0x20000008
 8001fbc:	20000004 	.word	0x20000004

08001fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <HAL_IncTick+0x20>)
 8001fc6:	781b      	ldrb	r3, [r3, #0]
 8001fc8:	461a      	mov	r2, r3
 8001fca:	4b06      	ldr	r3, [pc, #24]	; (8001fe4 <HAL_IncTick+0x24>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4413      	add	r3, r2
 8001fd0:	4a04      	ldr	r2, [pc, #16]	; (8001fe4 <HAL_IncTick+0x24>)
 8001fd2:	6013      	str	r3, [r2, #0]
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	20000008 	.word	0x20000008
 8001fe4:	200008ec 	.word	0x200008ec

08001fe8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	af00      	add	r7, sp, #0
  return uwTick;
 8001fec:	4b03      	ldr	r3, [pc, #12]	; (8001ffc <HAL_GetTick+0x14>)
 8001fee:	681b      	ldr	r3, [r3, #0]
}
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff8:	4770      	bx	lr
 8001ffa:	bf00      	nop
 8001ffc:	200008ec 	.word	0x200008ec

08002000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002008:	f7ff ffee 	bl	8001fe8 <HAL_GetTick>
 800200c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002018:	d005      	beq.n	8002026 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800201a:	4b0a      	ldr	r3, [pc, #40]	; (8002044 <HAL_Delay+0x44>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	461a      	mov	r2, r3
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	4413      	add	r3, r2
 8002024:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002026:	bf00      	nop
 8002028:	f7ff ffde 	bl	8001fe8 <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	68fa      	ldr	r2, [r7, #12]
 8002034:	429a      	cmp	r2, r3
 8002036:	d8f7      	bhi.n	8002028 <HAL_Delay+0x28>
  {
  }
}
 8002038:	bf00      	nop
 800203a:	bf00      	nop
 800203c:	3710      	adds	r7, #16
 800203e:	46bd      	mov	sp, r7
 8002040:	bd80      	pop	{r7, pc}
 8002042:	bf00      	nop
 8002044:	20000008 	.word	0x20000008

08002048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	f003 0307 	and.w	r3, r3, #7
 8002056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800205a:	68db      	ldr	r3, [r3, #12]
 800205c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800205e:	68ba      	ldr	r2, [r7, #8]
 8002060:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002064:	4013      	ands	r3, r2
 8002066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002070:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002074:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800207a:	4a04      	ldr	r2, [pc, #16]	; (800208c <__NVIC_SetPriorityGrouping+0x44>)
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	60d3      	str	r3, [r2, #12]
}
 8002080:	bf00      	nop
 8002082:	3714      	adds	r7, #20
 8002084:	46bd      	mov	sp, r7
 8002086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800208a:	4770      	bx	lr
 800208c:	e000ed00 	.word	0xe000ed00

08002090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002094:	4b04      	ldr	r3, [pc, #16]	; (80020a8 <__NVIC_GetPriorityGrouping+0x18>)
 8002096:	68db      	ldr	r3, [r3, #12]
 8002098:	0a1b      	lsrs	r3, r3, #8
 800209a:	f003 0307 	and.w	r3, r3, #7
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020ac:	b480      	push	{r7}
 80020ae:	b083      	sub	sp, #12
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	4603      	mov	r3, r0
 80020b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	db0b      	blt.n	80020d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80020be:	79fb      	ldrb	r3, [r7, #7]
 80020c0:	f003 021f 	and.w	r2, r3, #31
 80020c4:	4907      	ldr	r1, [pc, #28]	; (80020e4 <__NVIC_EnableIRQ+0x38>)
 80020c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ca:	095b      	lsrs	r3, r3, #5
 80020cc:	2001      	movs	r0, #1
 80020ce:	fa00 f202 	lsl.w	r2, r0, r2
 80020d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80020d6:	bf00      	nop
 80020d8:	370c      	adds	r7, #12
 80020da:	46bd      	mov	sp, r7
 80020dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e0:	4770      	bx	lr
 80020e2:	bf00      	nop
 80020e4:	e000e100 	.word	0xe000e100

080020e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	4603      	mov	r3, r0
 80020f0:	6039      	str	r1, [r7, #0]
 80020f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	db0a      	blt.n	8002112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	b2da      	uxtb	r2, r3
 8002100:	490c      	ldr	r1, [pc, #48]	; (8002134 <__NVIC_SetPriority+0x4c>)
 8002102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002106:	0112      	lsls	r2, r2, #4
 8002108:	b2d2      	uxtb	r2, r2
 800210a:	440b      	add	r3, r1
 800210c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002110:	e00a      	b.n	8002128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	b2da      	uxtb	r2, r3
 8002116:	4908      	ldr	r1, [pc, #32]	; (8002138 <__NVIC_SetPriority+0x50>)
 8002118:	79fb      	ldrb	r3, [r7, #7]
 800211a:	f003 030f 	and.w	r3, r3, #15
 800211e:	3b04      	subs	r3, #4
 8002120:	0112      	lsls	r2, r2, #4
 8002122:	b2d2      	uxtb	r2, r2
 8002124:	440b      	add	r3, r1
 8002126:	761a      	strb	r2, [r3, #24]
}
 8002128:	bf00      	nop
 800212a:	370c      	adds	r7, #12
 800212c:	46bd      	mov	sp, r7
 800212e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002132:	4770      	bx	lr
 8002134:	e000e100 	.word	0xe000e100
 8002138:	e000ed00 	.word	0xe000ed00

0800213c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800213c:	b480      	push	{r7}
 800213e:	b089      	sub	sp, #36	; 0x24
 8002140:	af00      	add	r7, sp, #0
 8002142:	60f8      	str	r0, [r7, #12]
 8002144:	60b9      	str	r1, [r7, #8]
 8002146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	f003 0307 	and.w	r3, r3, #7
 800214e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	f1c3 0307 	rsb	r3, r3, #7
 8002156:	2b04      	cmp	r3, #4
 8002158:	bf28      	it	cs
 800215a:	2304      	movcs	r3, #4
 800215c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	3304      	adds	r3, #4
 8002162:	2b06      	cmp	r3, #6
 8002164:	d902      	bls.n	800216c <NVIC_EncodePriority+0x30>
 8002166:	69fb      	ldr	r3, [r7, #28]
 8002168:	3b03      	subs	r3, #3
 800216a:	e000      	b.n	800216e <NVIC_EncodePriority+0x32>
 800216c:	2300      	movs	r3, #0
 800216e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002170:	f04f 32ff 	mov.w	r2, #4294967295
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43da      	mvns	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	401a      	ands	r2, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002184:	f04f 31ff 	mov.w	r1, #4294967295
 8002188:	697b      	ldr	r3, [r7, #20]
 800218a:	fa01 f303 	lsl.w	r3, r1, r3
 800218e:	43d9      	mvns	r1, r3
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	4313      	orrs	r3, r2
         );
}
 8002196:	4618      	mov	r0, r3
 8002198:	3724      	adds	r7, #36	; 0x24
 800219a:	46bd      	mov	sp, r7
 800219c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a0:	4770      	bx	lr
	...

080021a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b082      	sub	sp, #8
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3b01      	subs	r3, #1
 80021b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021b4:	d301      	bcc.n	80021ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021b6:	2301      	movs	r3, #1
 80021b8:	e00f      	b.n	80021da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021ba:	4a0a      	ldr	r2, [pc, #40]	; (80021e4 <SysTick_Config+0x40>)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	3b01      	subs	r3, #1
 80021c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021c2:	210f      	movs	r1, #15
 80021c4:	f04f 30ff 	mov.w	r0, #4294967295
 80021c8:	f7ff ff8e 	bl	80020e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021cc:	4b05      	ldr	r3, [pc, #20]	; (80021e4 <SysTick_Config+0x40>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021d2:	4b04      	ldr	r3, [pc, #16]	; (80021e4 <SysTick_Config+0x40>)
 80021d4:	2207      	movs	r2, #7
 80021d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021d8:	2300      	movs	r3, #0
}
 80021da:	4618      	mov	r0, r3
 80021dc:	3708      	adds	r7, #8
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	e000e010 	.word	0xe000e010

080021e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b082      	sub	sp, #8
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7ff ff29 	bl	8002048 <__NVIC_SetPriorityGrouping>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}

080021fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80021fe:	b580      	push	{r7, lr}
 8002200:	b086      	sub	sp, #24
 8002202:	af00      	add	r7, sp, #0
 8002204:	4603      	mov	r3, r0
 8002206:	60b9      	str	r1, [r7, #8]
 8002208:	607a      	str	r2, [r7, #4]
 800220a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800220c:	2300      	movs	r3, #0
 800220e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002210:	f7ff ff3e 	bl	8002090 <__NVIC_GetPriorityGrouping>
 8002214:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002216:	687a      	ldr	r2, [r7, #4]
 8002218:	68b9      	ldr	r1, [r7, #8]
 800221a:	6978      	ldr	r0, [r7, #20]
 800221c:	f7ff ff8e 	bl	800213c <NVIC_EncodePriority>
 8002220:	4602      	mov	r2, r0
 8002222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002226:	4611      	mov	r1, r2
 8002228:	4618      	mov	r0, r3
 800222a:	f7ff ff5d 	bl	80020e8 <__NVIC_SetPriority>
}
 800222e:	bf00      	nop
 8002230:	3718      	adds	r7, #24
 8002232:	46bd      	mov	sp, r7
 8002234:	bd80      	pop	{r7, pc}

08002236 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b082      	sub	sp, #8
 800223a:	af00      	add	r7, sp, #0
 800223c:	4603      	mov	r3, r0
 800223e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002240:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff ff31 	bl	80020ac <__NVIC_EnableIRQ>
}
 800224a:	bf00      	nop
 800224c:	3708      	adds	r7, #8
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}

08002252 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002252:	b580      	push	{r7, lr}
 8002254:	b082      	sub	sp, #8
 8002256:	af00      	add	r7, sp, #0
 8002258:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7ff ffa2 	bl	80021a4 <SysTick_Config>
 8002260:	4603      	mov	r3, r0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3708      	adds	r7, #8
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
	...

0800226c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800226c:	b480      	push	{r7}
 800226e:	b089      	sub	sp, #36	; 0x24
 8002270:	af00      	add	r7, sp, #0
 8002272:	6078      	str	r0, [r7, #4]
 8002274:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002276:	2300      	movs	r3, #0
 8002278:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800227a:	2300      	movs	r3, #0
 800227c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800227e:	2300      	movs	r3, #0
 8002280:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
 8002286:	e165      	b.n	8002554 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002288:	2201      	movs	r2, #1
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	fa02 f303 	lsl.w	r3, r2, r3
 8002290:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	697a      	ldr	r2, [r7, #20]
 8002298:	4013      	ands	r3, r2
 800229a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800229c:	693a      	ldr	r2, [r7, #16]
 800229e:	697b      	ldr	r3, [r7, #20]
 80022a0:	429a      	cmp	r2, r3
 80022a2:	f040 8154 	bne.w	800254e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	f003 0303 	and.w	r3, r3, #3
 80022ae:	2b01      	cmp	r3, #1
 80022b0:	d005      	beq.n	80022be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ba:	2b02      	cmp	r3, #2
 80022bc:	d130      	bne.n	8002320 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2203      	movs	r2, #3
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	2201      	movs	r2, #1
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 0201 	and.w	r2, r3, #1
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002320:	683b      	ldr	r3, [r7, #0]
 8002322:	685b      	ldr	r3, [r3, #4]
 8002324:	f003 0303 	and.w	r3, r3, #3
 8002328:	2b03      	cmp	r3, #3
 800232a:	d017      	beq.n	800235c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	68db      	ldr	r3, [r3, #12]
 8002330:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002332:	69fb      	ldr	r3, [r7, #28]
 8002334:	005b      	lsls	r3, r3, #1
 8002336:	2203      	movs	r2, #3
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	43db      	mvns	r3, r3
 800233e:	69ba      	ldr	r2, [r7, #24]
 8002340:	4013      	ands	r3, r2
 8002342:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002344:	683b      	ldr	r3, [r7, #0]
 8002346:	689a      	ldr	r2, [r3, #8]
 8002348:	69fb      	ldr	r3, [r7, #28]
 800234a:	005b      	lsls	r3, r3, #1
 800234c:	fa02 f303 	lsl.w	r3, r2, r3
 8002350:	69ba      	ldr	r2, [r7, #24]
 8002352:	4313      	orrs	r3, r2
 8002354:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	f003 0303 	and.w	r3, r3, #3
 8002364:	2b02      	cmp	r3, #2
 8002366:	d123      	bne.n	80023b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002368:	69fb      	ldr	r3, [r7, #28]
 800236a:	08da      	lsrs	r2, r3, #3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	3208      	adds	r2, #8
 8002370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002374:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	f003 0307 	and.w	r3, r3, #7
 800237c:	009b      	lsls	r3, r3, #2
 800237e:	220f      	movs	r2, #15
 8002380:	fa02 f303 	lsl.w	r3, r2, r3
 8002384:	43db      	mvns	r3, r3
 8002386:	69ba      	ldr	r2, [r7, #24]
 8002388:	4013      	ands	r3, r2
 800238a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	691a      	ldr	r2, [r3, #16]
 8002390:	69fb      	ldr	r3, [r7, #28]
 8002392:	f003 0307 	and.w	r3, r3, #7
 8002396:	009b      	lsls	r3, r3, #2
 8002398:	fa02 f303 	lsl.w	r3, r2, r3
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	4313      	orrs	r3, r2
 80023a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023a2:	69fb      	ldr	r3, [r7, #28]
 80023a4:	08da      	lsrs	r2, r3, #3
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	3208      	adds	r2, #8
 80023aa:	69b9      	ldr	r1, [r7, #24]
 80023ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	005b      	lsls	r3, r3, #1
 80023ba:	2203      	movs	r2, #3
 80023bc:	fa02 f303 	lsl.w	r3, r2, r3
 80023c0:	43db      	mvns	r3, r3
 80023c2:	69ba      	ldr	r2, [r7, #24]
 80023c4:	4013      	ands	r3, r2
 80023c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023c8:	683b      	ldr	r3, [r7, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f003 0203 	and.w	r2, r3, #3
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	005b      	lsls	r3, r3, #1
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	69ba      	ldr	r2, [r7, #24]
 80023da:	4313      	orrs	r3, r2
 80023dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	685b      	ldr	r3, [r3, #4]
 80023e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	f000 80ae 	beq.w	800254e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	2300      	movs	r3, #0
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	4b5d      	ldr	r3, [pc, #372]	; (800256c <HAL_GPIO_Init+0x300>)
 80023f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023fa:	4a5c      	ldr	r2, [pc, #368]	; (800256c <HAL_GPIO_Init+0x300>)
 80023fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002400:	6453      	str	r3, [r2, #68]	; 0x44
 8002402:	4b5a      	ldr	r3, [pc, #360]	; (800256c <HAL_GPIO_Init+0x300>)
 8002404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002406:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800240a:	60fb      	str	r3, [r7, #12]
 800240c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800240e:	4a58      	ldr	r2, [pc, #352]	; (8002570 <HAL_GPIO_Init+0x304>)
 8002410:	69fb      	ldr	r3, [r7, #28]
 8002412:	089b      	lsrs	r3, r3, #2
 8002414:	3302      	adds	r3, #2
 8002416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800241a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800241c:	69fb      	ldr	r3, [r7, #28]
 800241e:	f003 0303 	and.w	r3, r3, #3
 8002422:	009b      	lsls	r3, r3, #2
 8002424:	220f      	movs	r2, #15
 8002426:	fa02 f303 	lsl.w	r3, r2, r3
 800242a:	43db      	mvns	r3, r3
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	4013      	ands	r3, r2
 8002430:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	4a4f      	ldr	r2, [pc, #316]	; (8002574 <HAL_GPIO_Init+0x308>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d025      	beq.n	8002486 <HAL_GPIO_Init+0x21a>
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4e      	ldr	r2, [pc, #312]	; (8002578 <HAL_GPIO_Init+0x30c>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d01f      	beq.n	8002482 <HAL_GPIO_Init+0x216>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4d      	ldr	r2, [pc, #308]	; (800257c <HAL_GPIO_Init+0x310>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d019      	beq.n	800247e <HAL_GPIO_Init+0x212>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a4c      	ldr	r2, [pc, #304]	; (8002580 <HAL_GPIO_Init+0x314>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d013      	beq.n	800247a <HAL_GPIO_Init+0x20e>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a4b      	ldr	r2, [pc, #300]	; (8002584 <HAL_GPIO_Init+0x318>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d00d      	beq.n	8002476 <HAL_GPIO_Init+0x20a>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a4a      	ldr	r2, [pc, #296]	; (8002588 <HAL_GPIO_Init+0x31c>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d007      	beq.n	8002472 <HAL_GPIO_Init+0x206>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a49      	ldr	r2, [pc, #292]	; (800258c <HAL_GPIO_Init+0x320>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d101      	bne.n	800246e <HAL_GPIO_Init+0x202>
 800246a:	2306      	movs	r3, #6
 800246c:	e00c      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800246e:	2307      	movs	r3, #7
 8002470:	e00a      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002472:	2305      	movs	r3, #5
 8002474:	e008      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002476:	2304      	movs	r3, #4
 8002478:	e006      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800247a:	2303      	movs	r3, #3
 800247c:	e004      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 800247e:	2302      	movs	r3, #2
 8002480:	e002      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002482:	2301      	movs	r3, #1
 8002484:	e000      	b.n	8002488 <HAL_GPIO_Init+0x21c>
 8002486:	2300      	movs	r3, #0
 8002488:	69fa      	ldr	r2, [r7, #28]
 800248a:	f002 0203 	and.w	r2, r2, #3
 800248e:	0092      	lsls	r2, r2, #2
 8002490:	4093      	lsls	r3, r2
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4313      	orrs	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002498:	4935      	ldr	r1, [pc, #212]	; (8002570 <HAL_GPIO_Init+0x304>)
 800249a:	69fb      	ldr	r3, [r7, #28]
 800249c:	089b      	lsrs	r3, r3, #2
 800249e:	3302      	adds	r3, #2
 80024a0:	69ba      	ldr	r2, [r7, #24]
 80024a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024a6:	4b3a      	ldr	r3, [pc, #232]	; (8002590 <HAL_GPIO_Init+0x324>)
 80024a8:	689b      	ldr	r3, [r3, #8]
 80024aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	43db      	mvns	r3, r3
 80024b0:	69ba      	ldr	r2, [r7, #24]
 80024b2:	4013      	ands	r3, r2
 80024b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024c2:	69ba      	ldr	r2, [r7, #24]
 80024c4:	693b      	ldr	r3, [r7, #16]
 80024c6:	4313      	orrs	r3, r2
 80024c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024ca:	4a31      	ldr	r2, [pc, #196]	; (8002590 <HAL_GPIO_Init+0x324>)
 80024cc:	69bb      	ldr	r3, [r7, #24]
 80024ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d0:	4b2f      	ldr	r3, [pc, #188]	; (8002590 <HAL_GPIO_Init+0x324>)
 80024d2:	68db      	ldr	r3, [r3, #12]
 80024d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	43db      	mvns	r3, r3
 80024da:	69ba      	ldr	r2, [r7, #24]
 80024dc:	4013      	ands	r3, r2
 80024de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d003      	beq.n	80024f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024ec:	69ba      	ldr	r2, [r7, #24]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	4313      	orrs	r3, r2
 80024f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024f4:	4a26      	ldr	r2, [pc, #152]	; (8002590 <HAL_GPIO_Init+0x324>)
 80024f6:	69bb      	ldr	r3, [r7, #24]
 80024f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80024fa:	4b25      	ldr	r3, [pc, #148]	; (8002590 <HAL_GPIO_Init+0x324>)
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002500:	693b      	ldr	r3, [r7, #16]
 8002502:	43db      	mvns	r3, r3
 8002504:	69ba      	ldr	r2, [r7, #24]
 8002506:	4013      	ands	r3, r2
 8002508:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	685b      	ldr	r3, [r3, #4]
 800250e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d003      	beq.n	800251e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	4313      	orrs	r3, r2
 800251c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800251e:	4a1c      	ldr	r2, [pc, #112]	; (8002590 <HAL_GPIO_Init+0x324>)
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002524:	4b1a      	ldr	r3, [pc, #104]	; (8002590 <HAL_GPIO_Init+0x324>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	43db      	mvns	r3, r3
 800252e:	69ba      	ldr	r2, [r7, #24]
 8002530:	4013      	ands	r3, r2
 8002532:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d003      	beq.n	8002548 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	693b      	ldr	r3, [r7, #16]
 8002544:	4313      	orrs	r3, r2
 8002546:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002548:	4a11      	ldr	r2, [pc, #68]	; (8002590 <HAL_GPIO_Init+0x324>)
 800254a:	69bb      	ldr	r3, [r7, #24]
 800254c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800254e:	69fb      	ldr	r3, [r7, #28]
 8002550:	3301      	adds	r3, #1
 8002552:	61fb      	str	r3, [r7, #28]
 8002554:	69fb      	ldr	r3, [r7, #28]
 8002556:	2b0f      	cmp	r3, #15
 8002558:	f67f ae96 	bls.w	8002288 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800255c:	bf00      	nop
 800255e:	bf00      	nop
 8002560:	3724      	adds	r7, #36	; 0x24
 8002562:	46bd      	mov	sp, r7
 8002564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	40023800 	.word	0x40023800
 8002570:	40013800 	.word	0x40013800
 8002574:	40020000 	.word	0x40020000
 8002578:	40020400 	.word	0x40020400
 800257c:	40020800 	.word	0x40020800
 8002580:	40020c00 	.word	0x40020c00
 8002584:	40021000 	.word	0x40021000
 8002588:	40021400 	.word	0x40021400
 800258c:	40021800 	.word	0x40021800
 8002590:	40013c00 	.word	0x40013c00

08002594 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	460b      	mov	r3, r1
 800259e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691a      	ldr	r2, [r3, #16]
 80025a4:	887b      	ldrh	r3, [r7, #2]
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d002      	beq.n	80025b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80025ac:	2301      	movs	r3, #1
 80025ae:	73fb      	strb	r3, [r7, #15]
 80025b0:	e001      	b.n	80025b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80025b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c2:	4770      	bx	lr

080025c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
 80025cc:	460b      	mov	r3, r1
 80025ce:	807b      	strh	r3, [r7, #2]
 80025d0:	4613      	mov	r3, r2
 80025d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025d4:	787b      	ldrb	r3, [r7, #1]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d003      	beq.n	80025e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025da:	887a      	ldrh	r2, [r7, #2]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025e0:	e003      	b.n	80025ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025e2:	887b      	ldrh	r3, [r7, #2]
 80025e4:	041a      	lsls	r2, r3, #16
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	619a      	str	r2, [r3, #24]
}
 80025ea:	bf00      	nop
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b085      	sub	sp, #20
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
 80025fe:	460b      	mov	r3, r1
 8002600:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	695b      	ldr	r3, [r3, #20]
 8002606:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002608:	887a      	ldrh	r2, [r7, #2]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	4013      	ands	r3, r2
 800260e:	041a      	lsls	r2, r3, #16
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	43d9      	mvns	r1, r3
 8002614:	887b      	ldrh	r3, [r7, #2]
 8002616:	400b      	ands	r3, r1
 8002618:	431a      	orrs	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	619a      	str	r2, [r3, #24]
}
 800261e:	bf00      	nop
 8002620:	3714      	adds	r7, #20
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
	...

0800262c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b088      	sub	sp, #32
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e0e1      	b.n	8002802 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002644:	b2db      	uxtb	r3, r3
 8002646:	2b00      	cmp	r3, #0
 8002648:	d109      	bne.n	800265e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	2200      	movs	r2, #0
 800264e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a6d      	ldr	r2, [pc, #436]	; (800280c <HAL_I2S_Init+0x1e0>)
 8002656:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002658:	6878      	ldr	r0, [r7, #4]
 800265a:	f7ff f9af 	bl	80019bc <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2202      	movs	r2, #2
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	69db      	ldr	r3, [r3, #28]
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6812      	ldr	r2, [r2, #0]
 8002670:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002674:	f023 030f 	bic.w	r3, r3, #15
 8002678:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	2202      	movs	r2, #2
 8002680:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	695b      	ldr	r3, [r3, #20]
 8002686:	2b02      	cmp	r3, #2
 8002688:	d06f      	beq.n	800276a <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	68db      	ldr	r3, [r3, #12]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d102      	bne.n	8002698 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002692:	2310      	movs	r3, #16
 8002694:	617b      	str	r3, [r7, #20]
 8002696:	e001      	b.n	800269c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002698:	2320      	movs	r3, #32
 800269a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	2b20      	cmp	r3, #32
 80026a2:	d802      	bhi.n	80026aa <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	4a58      	ldr	r2, [pc, #352]	; (8002810 <HAL_I2S_Init+0x1e4>)
 80026b0:	4293      	cmp	r3, r2
 80026b2:	d004      	beq.n	80026be <HAL_I2S_Init+0x92>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a56      	ldr	r2, [pc, #344]	; (8002814 <HAL_I2S_Init+0x1e8>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d104      	bne.n	80026c8 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 80026be:	2001      	movs	r0, #1
 80026c0:	f002 f8be 	bl	8004840 <HAL_RCCEx_GetPeriphCLKFreq>
 80026c4:	60f8      	str	r0, [r7, #12]
 80026c6:	e003      	b.n	80026d0 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 80026c8:	2002      	movs	r0, #2
 80026ca:	f002 f8b9 	bl	8004840 <HAL_RCCEx_GetPeriphCLKFreq>
 80026ce:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80026d8:	d125      	bne.n	8002726 <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	68db      	ldr	r3, [r3, #12]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d010      	beq.n	8002704 <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	68fa      	ldr	r2, [r7, #12]
 80026e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80026ec:	4613      	mov	r3, r2
 80026ee:	009b      	lsls	r3, r3, #2
 80026f0:	4413      	add	r3, r2
 80026f2:	005b      	lsls	r3, r3, #1
 80026f4:	461a      	mov	r2, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	695b      	ldr	r3, [r3, #20]
 80026fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80026fe:	3305      	adds	r3, #5
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	e01f      	b.n	8002744 <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	00db      	lsls	r3, r3, #3
 8002708:	68fa      	ldr	r2, [r7, #12]
 800270a:	fbb2 f2f3 	udiv	r2, r2, r3
 800270e:	4613      	mov	r3, r2
 8002710:	009b      	lsls	r3, r3, #2
 8002712:	4413      	add	r3, r2
 8002714:	005b      	lsls	r3, r3, #1
 8002716:	461a      	mov	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	695b      	ldr	r3, [r3, #20]
 800271c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002720:	3305      	adds	r3, #5
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	e00e      	b.n	8002744 <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002726:	68fa      	ldr	r2, [r7, #12]
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	fbb2 f2f3 	udiv	r2, r2, r3
 800272e:	4613      	mov	r3, r2
 8002730:	009b      	lsls	r3, r3, #2
 8002732:	4413      	add	r3, r2
 8002734:	005b      	lsls	r3, r3, #1
 8002736:	461a      	mov	r2, r3
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	695b      	ldr	r3, [r3, #20]
 800273c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002740:	3305      	adds	r3, #5
 8002742:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002744:	693b      	ldr	r3, [r7, #16]
 8002746:	4a34      	ldr	r2, [pc, #208]	; (8002818 <HAL_I2S_Init+0x1ec>)
 8002748:	fba2 2303 	umull	r2, r3, r2, r3
 800274c:	08db      	lsrs	r3, r3, #3
 800274e:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	f003 0301 	and.w	r3, r3, #1
 8002756:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	1ad3      	subs	r3, r2, r3
 800275e:	085b      	lsrs	r3, r3, #1
 8002760:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002762:	69bb      	ldr	r3, [r7, #24]
 8002764:	021b      	lsls	r3, r3, #8
 8002766:	61bb      	str	r3, [r7, #24]
 8002768:	e003      	b.n	8002772 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800276a:	2302      	movs	r3, #2
 800276c:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800276e:	2300      	movs	r3, #0
 8002770:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d902      	bls.n	800277e <HAL_I2S_Init+0x152>
 8002778:	69fb      	ldr	r3, [r7, #28]
 800277a:	2bff      	cmp	r3, #255	; 0xff
 800277c:	d907      	bls.n	800278e <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002782:	f043 0210 	orr.w	r2, r3, #16
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800278a:	2301      	movs	r3, #1
 800278c:	e039      	b.n	8002802 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	691a      	ldr	r2, [r3, #16]
 8002792:	69bb      	ldr	r3, [r7, #24]
 8002794:	ea42 0103 	orr.w	r1, r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	69fa      	ldr	r2, [r7, #28]
 800279e:	430a      	orrs	r2, r1
 80027a0:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80027ac:	f023 030f 	bic.w	r3, r3, #15
 80027b0:	687a      	ldr	r2, [r7, #4]
 80027b2:	6851      	ldr	r1, [r2, #4]
 80027b4:	687a      	ldr	r2, [r7, #4]
 80027b6:	6892      	ldr	r2, [r2, #8]
 80027b8:	4311      	orrs	r1, r2
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	68d2      	ldr	r2, [r2, #12]
 80027be:	4311      	orrs	r1, r2
 80027c0:	687a      	ldr	r2, [r7, #4]
 80027c2:	6992      	ldr	r2, [r2, #24]
 80027c4:	430a      	orrs	r2, r1
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027d0:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	2b30      	cmp	r3, #48	; 0x30
 80027d8:	d003      	beq.n	80027e2 <HAL_I2S_Init+0x1b6>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	2bb0      	cmp	r3, #176	; 0xb0
 80027e0:	d107      	bne.n	80027f2 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	69da      	ldr	r2, [r3, #28]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80027f0:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	2200      	movs	r2, #0
 80027f6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	3720      	adds	r7, #32
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	08002913 	.word	0x08002913
 8002810:	40003800 	.word	0x40003800
 8002814:	40003c00 	.word	0x40003c00
 8002818:	cccccccd 	.word	0xcccccccd

0800281c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800281c:	b480      	push	{r7}
 800281e:	b083      	sub	sp, #12
 8002820:	af00      	add	r7, sp, #0
 8002822:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002824:	bf00      	nop
 8002826:	370c      	adds	r7, #12
 8002828:	46bd      	mov	sp, r7
 800282a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282e:	4770      	bx	lr

08002830 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800284c:	bf00      	nop
 800284e:	370c      	adds	r7, #12
 8002850:	46bd      	mov	sp, r7
 8002852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002856:	4770      	bx	lr

08002858 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002864:	881a      	ldrh	r2, [r3, #0]
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002870:	1c9a      	adds	r2, r3, #2
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800287a:	b29b      	uxth	r3, r3
 800287c:	3b01      	subs	r3, #1
 800287e:	b29a      	uxth	r2, r3
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002888:	b29b      	uxth	r3, r3
 800288a:	2b00      	cmp	r3, #0
 800288c:	d10e      	bne.n	80028ac <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	685a      	ldr	r2, [r3, #4]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800289c:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2201      	movs	r2, #1
 80028a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7ff ffb8 	bl	800281c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80028ac:	bf00      	nop
 80028ae:	3708      	adds	r7, #8
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	68da      	ldr	r2, [r3, #12]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c6:	b292      	uxth	r2, r2
 80028c8:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ce:	1c9a      	adds	r2, r3, #2
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80028d8:	b29b      	uxth	r3, r3
 80028da:	3b01      	subs	r3, #1
 80028dc:	b29a      	uxth	r2, r3
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d10e      	bne.n	800290a <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	685a      	ldr	r2, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80028fa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2201      	movs	r2, #1
 8002900:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f7ff ff93 	bl	8002830 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b086      	sub	sp, #24
 8002916:	af00      	add	r7, sp, #0
 8002918:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002928:	b2db      	uxtb	r3, r3
 800292a:	2b04      	cmp	r3, #4
 800292c:	d13a      	bne.n	80029a4 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800292e:	697b      	ldr	r3, [r7, #20]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	2b01      	cmp	r3, #1
 8002936:	d109      	bne.n	800294c <I2S_IRQHandler+0x3a>
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002942:	2b40      	cmp	r3, #64	; 0x40
 8002944:	d102      	bne.n	800294c <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002946:	6878      	ldr	r0, [r7, #4]
 8002948:	f7ff ffb4 	bl	80028b4 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002952:	2b40      	cmp	r3, #64	; 0x40
 8002954:	d126      	bne.n	80029a4 <I2S_IRQHandler+0x92>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	685b      	ldr	r3, [r3, #4]
 800295c:	f003 0320 	and.w	r3, r3, #32
 8002960:	2b20      	cmp	r3, #32
 8002962:	d11f      	bne.n	80029a4 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	685a      	ldr	r2, [r3, #4]
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002972:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002974:	2300      	movs	r3, #0
 8002976:	613b      	str	r3, [r7, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	68db      	ldr	r3, [r3, #12]
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	613b      	str	r3, [r7, #16]
 8002988:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2201      	movs	r2, #1
 800298e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002996:	f043 0202 	orr.w	r2, r3, #2
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f7ff ff50 	bl	8002844 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029aa:	b2db      	uxtb	r3, r3
 80029ac:	2b03      	cmp	r3, #3
 80029ae:	d136      	bne.n	8002a1e <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80029b0:	697b      	ldr	r3, [r7, #20]
 80029b2:	f003 0302 	and.w	r3, r3, #2
 80029b6:	2b02      	cmp	r3, #2
 80029b8:	d109      	bne.n	80029ce <I2S_IRQHandler+0xbc>
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029c4:	2b80      	cmp	r3, #128	; 0x80
 80029c6:	d102      	bne.n	80029ce <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80029c8:	6878      	ldr	r0, [r7, #4]
 80029ca:	f7ff ff45 	bl	8002858 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	f003 0308 	and.w	r3, r3, #8
 80029d4:	2b08      	cmp	r3, #8
 80029d6:	d122      	bne.n	8002a1e <I2S_IRQHandler+0x10c>
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	f003 0320 	and.w	r3, r3, #32
 80029e2:	2b20      	cmp	r3, #32
 80029e4:	d11b      	bne.n	8002a1e <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80029f4:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80029f6:	2300      	movs	r3, #0
 80029f8:	60fb      	str	r3, [r7, #12]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	60fb      	str	r3, [r7, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2201      	movs	r2, #1
 8002a08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002a10:	f043 0204 	orr.w	r2, r3, #4
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002a18:	6878      	ldr	r0, [r7, #4]
 8002a1a:	f7ff ff13 	bl	8002844 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002a1e:	bf00      	nop
 8002a20:	3718      	adds	r7, #24
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}

08002a26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a28:	b08f      	sub	sp, #60	; 0x3c
 8002a2a:	af0a      	add	r7, sp, #40	; 0x28
 8002a2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d101      	bne.n	8002a38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	e116      	b.n	8002c66 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8002a44:	b2db      	uxtb	r3, r3
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d106      	bne.n	8002a58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f00a f9aa 	bl	800cdac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2203      	movs	r2, #3
 8002a5c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8002a60:	68bb      	ldr	r3, [r7, #8]
 8002a62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d102      	bne.n	8002a72 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	4618      	mov	r0, r3
 8002a78:	f003 fe73 	bl	8006762 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	603b      	str	r3, [r7, #0]
 8002a82:	687e      	ldr	r6, [r7, #4]
 8002a84:	466d      	mov	r5, sp
 8002a86:	f106 0410 	add.w	r4, r6, #16
 8002a8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002a90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002a92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002a96:	e885 0003 	stmia.w	r5, {r0, r1}
 8002a9a:	1d33      	adds	r3, r6, #4
 8002a9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a9e:	6838      	ldr	r0, [r7, #0]
 8002aa0:	f003 fd4a 	bl	8006538 <USB_CoreInit>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d005      	beq.n	8002ab6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	2202      	movs	r2, #2
 8002aae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e0d7      	b.n	8002c66 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	2100      	movs	r1, #0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f003 fe61 	bl	8006784 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	73fb      	strb	r3, [r7, #15]
 8002ac6:	e04a      	b.n	8002b5e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ac8:	7bfa      	ldrb	r2, [r7, #15]
 8002aca:	6879      	ldr	r1, [r7, #4]
 8002acc:	4613      	mov	r3, r2
 8002ace:	00db      	lsls	r3, r3, #3
 8002ad0:	4413      	add	r3, r2
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	440b      	add	r3, r1
 8002ad6:	333d      	adds	r3, #61	; 0x3d
 8002ad8:	2201      	movs	r2, #1
 8002ada:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002adc:	7bfa      	ldrb	r2, [r7, #15]
 8002ade:	6879      	ldr	r1, [r7, #4]
 8002ae0:	4613      	mov	r3, r2
 8002ae2:	00db      	lsls	r3, r3, #3
 8002ae4:	4413      	add	r3, r2
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	440b      	add	r3, r1
 8002aea:	333c      	adds	r3, #60	; 0x3c
 8002aec:	7bfa      	ldrb	r2, [r7, #15]
 8002aee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002af0:	7bfa      	ldrb	r2, [r7, #15]
 8002af2:	7bfb      	ldrb	r3, [r7, #15]
 8002af4:	b298      	uxth	r0, r3
 8002af6:	6879      	ldr	r1, [r7, #4]
 8002af8:	4613      	mov	r3, r2
 8002afa:	00db      	lsls	r3, r3, #3
 8002afc:	4413      	add	r3, r2
 8002afe:	009b      	lsls	r3, r3, #2
 8002b00:	440b      	add	r3, r1
 8002b02:	3344      	adds	r3, #68	; 0x44
 8002b04:	4602      	mov	r2, r0
 8002b06:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002b08:	7bfa      	ldrb	r2, [r7, #15]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	00db      	lsls	r3, r3, #3
 8002b10:	4413      	add	r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	3340      	adds	r3, #64	; 0x40
 8002b18:	2200      	movs	r2, #0
 8002b1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b1c:	7bfa      	ldrb	r2, [r7, #15]
 8002b1e:	6879      	ldr	r1, [r7, #4]
 8002b20:	4613      	mov	r3, r2
 8002b22:	00db      	lsls	r3, r3, #3
 8002b24:	4413      	add	r3, r2
 8002b26:	009b      	lsls	r3, r3, #2
 8002b28:	440b      	add	r3, r1
 8002b2a:	3348      	adds	r3, #72	; 0x48
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b30:	7bfa      	ldrb	r2, [r7, #15]
 8002b32:	6879      	ldr	r1, [r7, #4]
 8002b34:	4613      	mov	r3, r2
 8002b36:	00db      	lsls	r3, r3, #3
 8002b38:	4413      	add	r3, r2
 8002b3a:	009b      	lsls	r3, r3, #2
 8002b3c:	440b      	add	r3, r1
 8002b3e:	334c      	adds	r3, #76	; 0x4c
 8002b40:	2200      	movs	r2, #0
 8002b42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b44:	7bfa      	ldrb	r2, [r7, #15]
 8002b46:	6879      	ldr	r1, [r7, #4]
 8002b48:	4613      	mov	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	4413      	add	r3, r2
 8002b4e:	009b      	lsls	r3, r3, #2
 8002b50:	440b      	add	r3, r1
 8002b52:	3354      	adds	r3, #84	; 0x54
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b58:	7bfb      	ldrb	r3, [r7, #15]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	73fb      	strb	r3, [r7, #15]
 8002b5e:	7bfa      	ldrb	r2, [r7, #15]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	685b      	ldr	r3, [r3, #4]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d3af      	bcc.n	8002ac8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b68:	2300      	movs	r3, #0
 8002b6a:	73fb      	strb	r3, [r7, #15]
 8002b6c:	e044      	b.n	8002bf8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b6e:	7bfa      	ldrb	r2, [r7, #15]
 8002b70:	6879      	ldr	r1, [r7, #4]
 8002b72:	4613      	mov	r3, r2
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4413      	add	r3, r2
 8002b78:	009b      	lsls	r3, r3, #2
 8002b7a:	440b      	add	r3, r1
 8002b7c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b84:	7bfa      	ldrb	r2, [r7, #15]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	00db      	lsls	r3, r3, #3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8002b96:	7bfa      	ldrb	r2, [r7, #15]
 8002b98:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b9a:	7bfa      	ldrb	r2, [r7, #15]
 8002b9c:	6879      	ldr	r1, [r7, #4]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	00db      	lsls	r3, r3, #3
 8002ba2:	4413      	add	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	440b      	add	r3, r1
 8002ba8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8002bac:	2200      	movs	r2, #0
 8002bae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002bb0:	7bfa      	ldrb	r2, [r7, #15]
 8002bb2:	6879      	ldr	r1, [r7, #4]
 8002bb4:	4613      	mov	r3, r2
 8002bb6:	00db      	lsls	r3, r3, #3
 8002bb8:	4413      	add	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	440b      	add	r3, r1
 8002bbe:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bc6:	7bfa      	ldrb	r2, [r7, #15]
 8002bc8:	6879      	ldr	r1, [r7, #4]
 8002bca:	4613      	mov	r3, r2
 8002bcc:	00db      	lsls	r3, r3, #3
 8002bce:	4413      	add	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	440b      	add	r3, r1
 8002bd4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bdc:	7bfa      	ldrb	r2, [r7, #15]
 8002bde:	6879      	ldr	r1, [r7, #4]
 8002be0:	4613      	mov	r3, r2
 8002be2:	00db      	lsls	r3, r3, #3
 8002be4:	4413      	add	r3, r2
 8002be6:	009b      	lsls	r3, r3, #2
 8002be8:	440b      	add	r3, r1
 8002bea:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8002bee:	2200      	movs	r2, #0
 8002bf0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002bf2:	7bfb      	ldrb	r3, [r7, #15]
 8002bf4:	3301      	adds	r3, #1
 8002bf6:	73fb      	strb	r3, [r7, #15]
 8002bf8:	7bfa      	ldrb	r2, [r7, #15]
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d3b5      	bcc.n	8002b6e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	603b      	str	r3, [r7, #0]
 8002c08:	687e      	ldr	r6, [r7, #4]
 8002c0a:	466d      	mov	r5, sp
 8002c0c:	f106 0410 	add.w	r4, r6, #16
 8002c10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002c16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002c18:	e894 0003 	ldmia.w	r4, {r0, r1}
 8002c1c:	e885 0003 	stmia.w	r5, {r0, r1}
 8002c20:	1d33      	adds	r3, r6, #4
 8002c22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c24:	6838      	ldr	r0, [r7, #0]
 8002c26:	f003 fdf9 	bl	800681c <USB_DevInit>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d005      	beq.n	8002c3c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2202      	movs	r2, #2
 8002c34:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	e014      	b.n	8002c66 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2200      	movs	r2, #0
 8002c40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2201      	movs	r2, #1
 8002c48:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d102      	bne.n	8002c5a <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8002c54:	6878      	ldr	r0, [r7, #4]
 8002c56:	f001 f98b 	bl	8003f70 <HAL_PCDEx_ActivateLPM>
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4618      	mov	r0, r3
 8002c60:	f004 ff3b 	bl	8007ada <USB_DevDisconnect>

  return HAL_OK;
 8002c64:	2300      	movs	r3, #0
}
 8002c66:	4618      	mov	r0, r3
 8002c68:	3714      	adds	r7, #20
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002c6e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b084      	sub	sp, #16
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8002c82:	2b01      	cmp	r3, #1
 8002c84:	d101      	bne.n	8002c8a <HAL_PCD_Start+0x1c>
 8002c86:	2302      	movs	r3, #2
 8002c88:	e020      	b.n	8002ccc <HAL_PCD_Start+0x5e>
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d109      	bne.n	8002cae <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d005      	beq.n	8002cae <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ca6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f003 fd44 	bl	8006740 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f004 feeb 	bl	8007a98 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8002cca:	2300      	movs	r3, #0
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	3710      	adds	r7, #16
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002cd4:	b590      	push	{r4, r7, lr}
 8002cd6:	b08d      	sub	sp, #52	; 0x34
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ce2:	6a3b      	ldr	r3, [r7, #32]
 8002ce4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	4618      	mov	r0, r3
 8002cec:	f004 ffa9 	bl	8007c42 <USB_GetMode>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	f040 84b7 	bne.w	8003666 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	f004 ff0d 	bl	8007b1c <USB_ReadInterrupts>
 8002d02:	4603      	mov	r3, r0
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	f000 84ad 	beq.w	8003664 <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	0a1b      	lsrs	r3, r3, #8
 8002d14:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	4618      	mov	r0, r3
 8002d24:	f004 fefa 	bl	8007b1c <USB_ReadInterrupts>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	f003 0302 	and.w	r3, r3, #2
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d107      	bne.n	8002d42 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	695a      	ldr	r2, [r3, #20]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	f002 0202 	and.w	r2, r2, #2
 8002d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	4618      	mov	r0, r3
 8002d48:	f004 fee8 	bl	8007b1c <USB_ReadInterrupts>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	f003 0310 	and.w	r3, r3, #16
 8002d52:	2b10      	cmp	r3, #16
 8002d54:	d161      	bne.n	8002e1a <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	699a      	ldr	r2, [r3, #24]
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f022 0210 	bic.w	r2, r2, #16
 8002d64:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8002d66:	6a3b      	ldr	r3, [r7, #32]
 8002d68:	6a1b      	ldr	r3, [r3, #32]
 8002d6a:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8002d6c:	69bb      	ldr	r3, [r7, #24]
 8002d6e:	f003 020f 	and.w	r2, r3, #15
 8002d72:	4613      	mov	r3, r2
 8002d74:	00db      	lsls	r3, r3, #3
 8002d76:	4413      	add	r3, r2
 8002d78:	009b      	lsls	r3, r3, #2
 8002d7a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002d7e:	687a      	ldr	r2, [r7, #4]
 8002d80:	4413      	add	r3, r2
 8002d82:	3304      	adds	r3, #4
 8002d84:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8002d86:	69bb      	ldr	r3, [r7, #24]
 8002d88:	0c5b      	lsrs	r3, r3, #17
 8002d8a:	f003 030f 	and.w	r3, r3, #15
 8002d8e:	2b02      	cmp	r3, #2
 8002d90:	d124      	bne.n	8002ddc <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8002d98:	4013      	ands	r3, r2
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d035      	beq.n	8002e0a <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8002da2:	69bb      	ldr	r3, [r7, #24]
 8002da4:	091b      	lsrs	r3, r3, #4
 8002da6:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8002da8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dac:	b29b      	uxth	r3, r3
 8002dae:	461a      	mov	r2, r3
 8002db0:	6a38      	ldr	r0, [r7, #32]
 8002db2:	f004 fd1f 	bl	80077f4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	691a      	ldr	r2, [r3, #16]
 8002dba:	69bb      	ldr	r3, [r7, #24]
 8002dbc:	091b      	lsrs	r3, r3, #4
 8002dbe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dc2:	441a      	add	r2, r3
 8002dc4:	697b      	ldr	r3, [r7, #20]
 8002dc6:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002dc8:	697b      	ldr	r3, [r7, #20]
 8002dca:	6a1a      	ldr	r2, [r3, #32]
 8002dcc:	69bb      	ldr	r3, [r7, #24]
 8002dce:	091b      	lsrs	r3, r3, #4
 8002dd0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002dd4:	441a      	add	r2, r3
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	621a      	str	r2, [r3, #32]
 8002dda:	e016      	b.n	8002e0a <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8002ddc:	69bb      	ldr	r3, [r7, #24]
 8002dde:	0c5b      	lsrs	r3, r3, #17
 8002de0:	f003 030f 	and.w	r3, r3, #15
 8002de4:	2b06      	cmp	r3, #6
 8002de6:	d110      	bne.n	8002e0a <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8002dee:	2208      	movs	r2, #8
 8002df0:	4619      	mov	r1, r3
 8002df2:	6a38      	ldr	r0, [r7, #32]
 8002df4:	f004 fcfe 	bl	80077f4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	6a1a      	ldr	r2, [r3, #32]
 8002dfc:	69bb      	ldr	r3, [r7, #24]
 8002dfe:	091b      	lsrs	r3, r3, #4
 8002e00:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002e04:	441a      	add	r2, r3
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	699a      	ldr	r2, [r3, #24]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f042 0210 	orr.w	r2, r2, #16
 8002e18:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4618      	mov	r0, r3
 8002e20:	f004 fe7c 	bl	8007b1c <USB_ReadInterrupts>
 8002e24:	4603      	mov	r3, r0
 8002e26:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002e2a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8002e2e:	f040 80a7 	bne.w	8002f80 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8002e32:	2300      	movs	r3, #0
 8002e34:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f004 fe81 	bl	8007b42 <USB_ReadDevAllOutEpInterrupt>
 8002e40:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8002e42:	e099      	b.n	8002f78 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8002e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e46:	f003 0301 	and.w	r3, r3, #1
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	f000 808e 	beq.w	8002f6c <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e56:	b2d2      	uxtb	r2, r2
 8002e58:	4611      	mov	r1, r2
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f004 fea5 	bl	8007baa <USB_ReadDevOutEPInterrupt>
 8002e60:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	f003 0301 	and.w	r3, r3, #1
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d00c      	beq.n	8002e86 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8002e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e6e:	015a      	lsls	r2, r3, #5
 8002e70:	69fb      	ldr	r3, [r7, #28]
 8002e72:	4413      	add	r3, r2
 8002e74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e78:	461a      	mov	r2, r3
 8002e7a:	2301      	movs	r3, #1
 8002e7c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8002e7e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002e80:	6878      	ldr	r0, [r7, #4]
 8002e82:	f000 feef 	bl	8003c64 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	f003 0308 	and.w	r3, r3, #8
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d00c      	beq.n	8002eaa <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8002e90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e92:	015a      	lsls	r2, r3, #5
 8002e94:	69fb      	ldr	r3, [r7, #28]
 8002e96:	4413      	add	r3, r2
 8002e98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	2308      	movs	r3, #8
 8002ea0:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8002ea2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f000 ffc5 	bl	8003e34 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8002eaa:	693b      	ldr	r3, [r7, #16]
 8002eac:	f003 0310 	and.w	r3, r3, #16
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d008      	beq.n	8002ec6 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8002eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb6:	015a      	lsls	r2, r3, #5
 8002eb8:	69fb      	ldr	r3, [r7, #28]
 8002eba:	4413      	add	r3, r2
 8002ebc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002ec0:	461a      	mov	r2, r3
 8002ec2:	2310      	movs	r3, #16
 8002ec4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f003 0302 	and.w	r3, r3, #2
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d030      	beq.n	8002f32 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8002ed0:	6a3b      	ldr	r3, [r7, #32]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ed8:	2b80      	cmp	r3, #128	; 0x80
 8002eda:	d109      	bne.n	8002ef0 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8002edc:	69fb      	ldr	r3, [r7, #28]
 8002ede:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	69fa      	ldr	r2, [r7, #28]
 8002ee6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8002eea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002eee:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8002ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ef2:	4613      	mov	r3, r2
 8002ef4:	00db      	lsls	r3, r3, #3
 8002ef6:	4413      	add	r3, r2
 8002ef8:	009b      	lsls	r3, r3, #2
 8002efa:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8002efe:	687a      	ldr	r2, [r7, #4]
 8002f00:	4413      	add	r3, r2
 8002f02:	3304      	adds	r3, #4
 8002f04:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8002f06:	697b      	ldr	r3, [r7, #20]
 8002f08:	78db      	ldrb	r3, [r3, #3]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d108      	bne.n	8002f20 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8002f0e:	697b      	ldr	r3, [r7, #20]
 8002f10:	2200      	movs	r2, #0
 8002f12:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8002f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	4619      	mov	r1, r3
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f00a f870 	bl	800d000 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8002f20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f22:	015a      	lsls	r2, r3, #5
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	4413      	add	r3, r2
 8002f28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f2c:	461a      	mov	r2, r3
 8002f2e:	2302      	movs	r3, #2
 8002f30:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	f003 0320 	and.w	r3, r3, #32
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d008      	beq.n	8002f4e <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f48:	461a      	mov	r2, r3
 8002f4a:	2320      	movs	r3, #32
 8002f4c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d009      	beq.n	8002f6c <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8002f58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f5a:	015a      	lsls	r2, r3, #5
 8002f5c:	69fb      	ldr	r3, [r7, #28]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8002f64:	461a      	mov	r2, r3
 8002f66:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002f6a:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8002f6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f6e:	3301      	adds	r3, #1
 8002f70:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8002f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f74:	085b      	lsrs	r3, r3, #1
 8002f76:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8002f78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	f47f af62 	bne.w	8002e44 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	4618      	mov	r0, r3
 8002f86:	f004 fdc9 	bl	8007b1c <USB_ReadInterrupts>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002f90:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002f94:	f040 80db 	bne.w	800314e <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f004 fdea 	bl	8007b76 <USB_ReadDevAllInEpInterrupt>
 8002fa2:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8002fa8:	e0cd      	b.n	8003146 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8002faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002fac:	f003 0301 	and.w	r3, r3, #1
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	f000 80c2 	beq.w	800313a <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002fbc:	b2d2      	uxtb	r2, r2
 8002fbe:	4611      	mov	r1, r2
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f004 fe10 	bl	8007be6 <USB_ReadDevInEPInterrupt>
 8002fc6:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	f003 0301 	and.w	r3, r3, #1
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d057      	beq.n	8003082 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	2201      	movs	r2, #1
 8002fda:	fa02 f303 	lsl.w	r3, r2, r3
 8002fde:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002fe0:	69fb      	ldr	r3, [r7, #28]
 8002fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002fe6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	43db      	mvns	r3, r3
 8002fec:	69f9      	ldr	r1, [r7, #28]
 8002fee:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8002ff2:	4013      	ands	r3, r2
 8002ff4:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8002ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff8:	015a      	lsls	r2, r3, #5
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	4413      	add	r3, r2
 8002ffe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003002:	461a      	mov	r2, r3
 8003004:	2301      	movs	r3, #1
 8003006:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	691b      	ldr	r3, [r3, #16]
 800300c:	2b01      	cmp	r3, #1
 800300e:	d132      	bne.n	8003076 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003010:	6879      	ldr	r1, [r7, #4]
 8003012:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003014:	4613      	mov	r3, r2
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	4413      	add	r3, r2
 800301a:	009b      	lsls	r3, r3, #2
 800301c:	440b      	add	r3, r1
 800301e:	334c      	adds	r3, #76	; 0x4c
 8003020:	6819      	ldr	r1, [r3, #0]
 8003022:	6878      	ldr	r0, [r7, #4]
 8003024:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003026:	4613      	mov	r3, r2
 8003028:	00db      	lsls	r3, r3, #3
 800302a:	4413      	add	r3, r2
 800302c:	009b      	lsls	r3, r3, #2
 800302e:	4403      	add	r3, r0
 8003030:	3348      	adds	r3, #72	; 0x48
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4419      	add	r1, r3
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800303a:	4613      	mov	r3, r2
 800303c:	00db      	lsls	r3, r3, #3
 800303e:	4413      	add	r3, r2
 8003040:	009b      	lsls	r3, r3, #2
 8003042:	4403      	add	r3, r0
 8003044:	334c      	adds	r3, #76	; 0x4c
 8003046:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	2b00      	cmp	r3, #0
 800304c:	d113      	bne.n	8003076 <HAL_PCD_IRQHandler+0x3a2>
 800304e:	6879      	ldr	r1, [r7, #4]
 8003050:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003052:	4613      	mov	r3, r2
 8003054:	00db      	lsls	r3, r3, #3
 8003056:	4413      	add	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	440b      	add	r3, r1
 800305c:	3354      	adds	r3, #84	; 0x54
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	2b00      	cmp	r3, #0
 8003062:	d108      	bne.n	8003076 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	6818      	ldr	r0, [r3, #0]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800306e:	461a      	mov	r2, r3
 8003070:	2101      	movs	r1, #1
 8003072:	f004 fe17 	bl	8007ca4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003078:	b2db      	uxtb	r3, r3
 800307a:	4619      	mov	r1, r3
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f009 ff3a 	bl	800cef6 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	f003 0308 	and.w	r3, r3, #8
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800308c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308e:	015a      	lsls	r2, r3, #5
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	4413      	add	r3, r2
 8003094:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003098:	461a      	mov	r2, r3
 800309a:	2308      	movs	r3, #8
 800309c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	f003 0310 	and.w	r3, r3, #16
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d008      	beq.n	80030ba <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80030a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030aa:	015a      	lsls	r2, r3, #5
 80030ac:	69fb      	ldr	r3, [r7, #28]
 80030ae:	4413      	add	r3, r2
 80030b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030b4:	461a      	mov	r2, r3
 80030b6:	2310      	movs	r3, #16
 80030b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d008      	beq.n	80030d6 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80030c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c6:	015a      	lsls	r2, r3, #5
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	4413      	add	r3, r2
 80030cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80030d0:	461a      	mov	r2, r3
 80030d2:	2340      	movs	r3, #64	; 0x40
 80030d4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d023      	beq.n	8003128 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80030e0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80030e2:	6a38      	ldr	r0, [r7, #32]
 80030e4:	f003 fcf8 	bl	8006ad8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80030e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030ea:	4613      	mov	r3, r2
 80030ec:	00db      	lsls	r3, r3, #3
 80030ee:	4413      	add	r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	3338      	adds	r3, #56	; 0x38
 80030f4:	687a      	ldr	r2, [r7, #4]
 80030f6:	4413      	add	r3, r2
 80030f8:	3304      	adds	r3, #4
 80030fa:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80030fc:	697b      	ldr	r3, [r7, #20]
 80030fe:	78db      	ldrb	r3, [r3, #3]
 8003100:	2b01      	cmp	r3, #1
 8003102:	d108      	bne.n	8003116 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003104:	697b      	ldr	r3, [r7, #20]
 8003106:	2200      	movs	r2, #0
 8003108:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800310a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310c:	b2db      	uxtb	r3, r3
 800310e:	4619      	mov	r1, r3
 8003110:	6878      	ldr	r0, [r7, #4]
 8003112:	f009 ff87 	bl	800d024 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003116:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003118:	015a      	lsls	r2, r3, #5
 800311a:	69fb      	ldr	r3, [r7, #28]
 800311c:	4413      	add	r3, r2
 800311e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003122:	461a      	mov	r2, r3
 8003124:	2302      	movs	r3, #2
 8003126:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800312e:	2b00      	cmp	r3, #0
 8003130:	d003      	beq.n	800313a <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003132:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 fd08 	bl	8003b4a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800313a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800313c:	3301      	adds	r3, #1
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003140:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8003146:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003148:	2b00      	cmp	r3, #0
 800314a:	f47f af2e 	bne.w	8002faa <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4618      	mov	r0, r3
 8003154:	f004 fce2 	bl	8007b1c <USB_ReadInterrupts>
 8003158:	4603      	mov	r3, r0
 800315a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800315e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003162:	d122      	bne.n	80031aa <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003164:	69fb      	ldr	r3, [r7, #28]
 8003166:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	69fa      	ldr	r2, [r7, #28]
 800316e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003172:	f023 0301 	bic.w	r3, r3, #1
 8003176:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 800317e:	2b01      	cmp	r3, #1
 8003180:	d108      	bne.n	8003194 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	2200      	movs	r2, #0
 8003186:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800318a:	2100      	movs	r1, #0
 800318c:	6878      	ldr	r0, [r7, #4]
 800318e:	f00a f901 	bl	800d394 <HAL_PCDEx_LPM_Callback>
 8003192:	e002      	b.n	800319a <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003194:	6878      	ldr	r0, [r7, #4]
 8003196:	f009 ff25 	bl	800cfe4 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	695a      	ldr	r2, [r3, #20]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80031a8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	4618      	mov	r0, r3
 80031b0:	f004 fcb4 	bl	8007b1c <USB_ReadInterrupts>
 80031b4:	4603      	mov	r3, r0
 80031b6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031ba:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031be:	d112      	bne.n	80031e6 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80031c0:	69fb      	ldr	r3, [r7, #28]
 80031c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80031c6:	689b      	ldr	r3, [r3, #8]
 80031c8:	f003 0301 	and.w	r3, r3, #1
 80031cc:	2b01      	cmp	r3, #1
 80031ce:	d102      	bne.n	80031d6 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f009 fee1 	bl	800cf98 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695a      	ldr	r2, [r3, #20]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80031e4:	615a      	str	r2, [r3, #20]
    }
#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	4618      	mov	r0, r3
 80031ec:	f004 fc96 	bl	8007b1c <USB_ReadInterrupts>
 80031f0:	4603      	mov	r3, r0
 80031f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80031f6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80031fa:	d121      	bne.n	8003240 <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	695a      	ldr	r2, [r3, #20]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 800320a:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003212:	2b00      	cmp	r3, #0
 8003214:	d111      	bne.n	800323a <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2201      	movs	r2, #1
 800321a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003224:	089b      	lsrs	r3, r3, #2
 8003226:	f003 020f 	and.w	r2, r3, #15
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003230:	2101      	movs	r1, #1
 8003232:	6878      	ldr	r0, [r7, #4]
 8003234:	f00a f8ae 	bl	800d394 <HAL_PCDEx_LPM_Callback>
 8003238:	e002      	b.n	8003240 <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f009 feac 	bl	800cf98 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4618      	mov	r0, r3
 8003246:	f004 fc69 	bl	8007b1c <USB_ReadInterrupts>
 800324a:	4603      	mov	r3, r0
 800324c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003250:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003254:	f040 80b7 	bne.w	80033c6 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003258:	69fb      	ldr	r3, [r7, #28]
 800325a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800325e:	685b      	ldr	r3, [r3, #4]
 8003260:	69fa      	ldr	r2, [r7, #28]
 8003262:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003266:	f023 0301 	bic.w	r3, r3, #1
 800326a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	2110      	movs	r1, #16
 8003272:	4618      	mov	r0, r3
 8003274:	f003 fc30 	bl	8006ad8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003278:	2300      	movs	r3, #0
 800327a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800327c:	e046      	b.n	800330c <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800327e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003280:	015a      	lsls	r2, r3, #5
 8003282:	69fb      	ldr	r3, [r7, #28]
 8003284:	4413      	add	r3, r2
 8003286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800328a:	461a      	mov	r2, r3
 800328c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003290:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003292:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003294:	015a      	lsls	r2, r3, #5
 8003296:	69fb      	ldr	r3, [r7, #28]
 8003298:	4413      	add	r3, r2
 800329a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032a2:	0151      	lsls	r1, r2, #5
 80032a4:	69fa      	ldr	r2, [r7, #28]
 80032a6:	440a      	add	r2, r1
 80032a8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80032ac:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80032b0:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80032b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032b4:	015a      	lsls	r2, r3, #5
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	4413      	add	r3, r2
 80032ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032be:	461a      	mov	r2, r3
 80032c0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80032c4:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80032c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032c8:	015a      	lsls	r2, r3, #5
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	4413      	add	r3, r2
 80032ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032d6:	0151      	lsls	r1, r2, #5
 80032d8:	69fa      	ldr	r2, [r7, #28]
 80032da:	440a      	add	r2, r1
 80032dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80032e0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80032e4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80032e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80032e8:	015a      	lsls	r2, r3, #5
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	4413      	add	r3, r2
 80032ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032f6:	0151      	lsls	r1, r2, #5
 80032f8:	69fa      	ldr	r2, [r7, #28]
 80032fa:	440a      	add	r2, r1
 80032fc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003300:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003304:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003308:	3301      	adds	r3, #1
 800330a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	685b      	ldr	r3, [r3, #4]
 8003310:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003312:	429a      	cmp	r2, r3
 8003314:	d3b3      	bcc.n	800327e <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003316:	69fb      	ldr	r3, [r7, #28]
 8003318:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	69fa      	ldr	r2, [r7, #28]
 8003320:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003324:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003328:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800332e:	2b00      	cmp	r3, #0
 8003330:	d016      	beq.n	8003360 <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003332:	69fb      	ldr	r3, [r7, #28]
 8003334:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003338:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800333c:	69fa      	ldr	r2, [r7, #28]
 800333e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003342:	f043 030b 	orr.w	r3, r3, #11
 8003346:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800334a:	69fb      	ldr	r3, [r7, #28]
 800334c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003352:	69fa      	ldr	r2, [r7, #28]
 8003354:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003358:	f043 030b 	orr.w	r3, r3, #11
 800335c:	6453      	str	r3, [r2, #68]	; 0x44
 800335e:	e015      	b.n	800338c <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003360:	69fb      	ldr	r3, [r7, #28]
 8003362:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003366:	695b      	ldr	r3, [r3, #20]
 8003368:	69fa      	ldr	r2, [r7, #28]
 800336a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800336e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003372:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003376:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003378:	69fb      	ldr	r3, [r7, #28]
 800337a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800337e:	691b      	ldr	r3, [r3, #16]
 8003380:	69fa      	ldr	r2, [r7, #28]
 8003382:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003386:	f043 030b 	orr.w	r3, r3, #11
 800338a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800338c:	69fb      	ldr	r3, [r7, #28]
 800338e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	69fa      	ldr	r2, [r7, #28]
 8003396:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800339a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800339e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6818      	ldr	r0, [r3, #0]
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	691b      	ldr	r3, [r3, #16]
 80033a8:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80033b0:	461a      	mov	r2, r3
 80033b2:	f004 fc77 	bl	8007ca4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	695a      	ldr	r2, [r3, #20]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80033c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4618      	mov	r0, r3
 80033cc:	f004 fba6 	bl	8007b1c <USB_ReadInterrupts>
 80033d0:	4603      	mov	r3, r0
 80033d2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80033da:	d124      	bne.n	8003426 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f004 fc3c 	bl	8007c5e <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	4618      	mov	r0, r3
 80033ec:	f003 fbf1 	bl	8006bd2 <USB_GetDevSpeed>
 80033f0:	4603      	mov	r3, r0
 80033f2:	461a      	mov	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681c      	ldr	r4, [r3, #0]
 80033fc:	f000 fec2 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 8003400:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003406:	b2db      	uxtb	r3, r3
 8003408:	461a      	mov	r2, r3
 800340a:	4620      	mov	r0, r4
 800340c:	f003 f8f6 	bl	80065fc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003410:	6878      	ldr	r0, [r7, #4]
 8003412:	f009 fd98 	bl	800cf46 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	695a      	ldr	r2, [r3, #20]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003424:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4618      	mov	r0, r3
 800342c:	f004 fb76 	bl	8007b1c <USB_ReadInterrupts>
 8003430:	4603      	mov	r3, r0
 8003432:	f003 0308 	and.w	r3, r3, #8
 8003436:	2b08      	cmp	r3, #8
 8003438:	d10a      	bne.n	8003450 <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800343a:	6878      	ldr	r0, [r7, #4]
 800343c:	f009 fd75 	bl	800cf2a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	695a      	ldr	r2, [r3, #20]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f002 0208 	and.w	r2, r2, #8
 800344e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4618      	mov	r0, r3
 8003456:	f004 fb61 	bl	8007b1c <USB_ReadInterrupts>
 800345a:	4603      	mov	r3, r0
 800345c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003460:	2b80      	cmp	r3, #128	; 0x80
 8003462:	d122      	bne.n	80034aa <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003464:	6a3b      	ldr	r3, [r7, #32]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800346c:	6a3b      	ldr	r3, [r7, #32]
 800346e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003470:	2301      	movs	r3, #1
 8003472:	627b      	str	r3, [r7, #36]	; 0x24
 8003474:	e014      	b.n	80034a0 <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003476:	6879      	ldr	r1, [r7, #4]
 8003478:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800347a:	4613      	mov	r3, r2
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	440b      	add	r3, r1
 8003484:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003488:	781b      	ldrb	r3, [r3, #0]
 800348a:	2b01      	cmp	r3, #1
 800348c:	d105      	bne.n	800349a <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800348e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003490:	b2db      	uxtb	r3, r3
 8003492:	4619      	mov	r1, r3
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 fb27 	bl	8003ae8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800349a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800349c:	3301      	adds	r3, #1
 800349e:	627b      	str	r3, [r7, #36]	; 0x24
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	685b      	ldr	r3, [r3, #4]
 80034a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d3e5      	bcc.n	8003476 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f004 fb34 	bl	8007b1c <USB_ReadInterrupts>
 80034b4:	4603      	mov	r3, r0
 80034b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80034ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80034be:	d13b      	bne.n	8003538 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80034c0:	2301      	movs	r3, #1
 80034c2:	627b      	str	r3, [r7, #36]	; 0x24
 80034c4:	e02b      	b.n	800351e <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80034c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c8:	015a      	lsls	r2, r3, #5
 80034ca:	69fb      	ldr	r3, [r7, #28]
 80034cc:	4413      	add	r3, r2
 80034ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80034d6:	6879      	ldr	r1, [r7, #4]
 80034d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034da:	4613      	mov	r3, r2
 80034dc:	00db      	lsls	r3, r3, #3
 80034de:	4413      	add	r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	3340      	adds	r3, #64	; 0x40
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	2b01      	cmp	r3, #1
 80034ea:	d115      	bne.n	8003518 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80034ec:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	da12      	bge.n	8003518 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034f6:	4613      	mov	r3, r2
 80034f8:	00db      	lsls	r3, r3, #3
 80034fa:	4413      	add	r3, r2
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	440b      	add	r3, r1
 8003500:	333f      	adds	r3, #63	; 0x3f
 8003502:	2201      	movs	r2, #1
 8003504:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	b2db      	uxtb	r3, r3
 800350a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800350e:	b2db      	uxtb	r3, r3
 8003510:	4619      	mov	r1, r3
 8003512:	6878      	ldr	r0, [r7, #4]
 8003514:	f000 fae8 	bl	8003ae8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800351a:	3301      	adds	r3, #1
 800351c:	627b      	str	r3, [r7, #36]	; 0x24
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003524:	429a      	cmp	r2, r3
 8003526:	d3ce      	bcc.n	80034c6 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	695a      	ldr	r2, [r3, #20]
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003536:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f004 faed 	bl	8007b1c <USB_ReadInterrupts>
 8003542:	4603      	mov	r3, r0
 8003544:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003548:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800354c:	d155      	bne.n	80035fa <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800354e:	2301      	movs	r3, #1
 8003550:	627b      	str	r3, [r7, #36]	; 0x24
 8003552:	e045      	b.n	80035e0 <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003554:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003556:	015a      	lsls	r2, r3, #5
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	4413      	add	r3, r2
 800355c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003568:	4613      	mov	r3, r2
 800356a:	00db      	lsls	r3, r3, #3
 800356c:	4413      	add	r3, r2
 800356e:	009b      	lsls	r3, r3, #2
 8003570:	440b      	add	r3, r1
 8003572:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	2b01      	cmp	r3, #1
 800357a:	d12e      	bne.n	80035da <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800357c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800357e:	2b00      	cmp	r3, #0
 8003580:	da2b      	bge.n	80035da <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 800358e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003592:	429a      	cmp	r2, r3
 8003594:	d121      	bne.n	80035da <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800359a:	4613      	mov	r3, r2
 800359c:	00db      	lsls	r3, r3, #3
 800359e:	4413      	add	r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	f203 237f 	addw	r3, r3, #639	; 0x27f
 80035a8:	2201      	movs	r2, #1
 80035aa:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80035ac:	6a3b      	ldr	r3, [r7, #32]
 80035ae:	699b      	ldr	r3, [r3, #24]
 80035b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 80035b4:	6a3b      	ldr	r3, [r7, #32]
 80035b6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80035b8:	6a3b      	ldr	r3, [r7, #32]
 80035ba:	695b      	ldr	r3, [r3, #20]
 80035bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d10a      	bne.n	80035da <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80035c4:	69fb      	ldr	r3, [r7, #28]
 80035c6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	69fa      	ldr	r2, [r7, #28]
 80035ce:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80035d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80035d6:	6053      	str	r3, [r2, #4]
            break;
 80035d8:	e007      	b.n	80035ea <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	3301      	adds	r3, #1
 80035de:	627b      	str	r3, [r7, #36]	; 0x24
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035e6:	429a      	cmp	r2, r3
 80035e8:	d3b4      	bcc.n	8003554 <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	695a      	ldr	r2, [r3, #20]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80035f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f004 fa8c 	bl	8007b1c <USB_ReadInterrupts>
 8003604:	4603      	mov	r3, r0
 8003606:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800360a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800360e:	d10a      	bne.n	8003626 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003610:	6878      	ldr	r0, [r7, #4]
 8003612:	f009 fd19 	bl	800d048 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	695a      	ldr	r2, [r3, #20]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003624:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4618      	mov	r0, r3
 800362c:	f004 fa76 	bl	8007b1c <USB_ReadInterrupts>
 8003630:	4603      	mov	r3, r0
 8003632:	f003 0304 	and.w	r3, r3, #4
 8003636:	2b04      	cmp	r3, #4
 8003638:	d115      	bne.n	8003666 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003642:	69bb      	ldr	r3, [r7, #24]
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	2b00      	cmp	r3, #0
 800364a:	d002      	beq.n	8003652 <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800364c:	6878      	ldr	r0, [r7, #4]
 800364e:	f009 fd09 	bl	800d064 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	6859      	ldr	r1, [r3, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	69ba      	ldr	r2, [r7, #24]
 800365e:	430a      	orrs	r2, r1
 8003660:	605a      	str	r2, [r3, #4]
 8003662:	e000      	b.n	8003666 <HAL_PCD_IRQHandler+0x992>
      return;
 8003664:	bf00      	nop
    }
  }
}
 8003666:	3734      	adds	r7, #52	; 0x34
 8003668:	46bd      	mov	sp, r7
 800366a:	bd90      	pop	{r4, r7, pc}

0800366c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b082      	sub	sp, #8
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	460b      	mov	r3, r1
 8003676:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800367e:	2b01      	cmp	r3, #1
 8003680:	d101      	bne.n	8003686 <HAL_PCD_SetAddress+0x1a>
 8003682:	2302      	movs	r3, #2
 8003684:	e013      	b.n	80036ae <HAL_PCD_SetAddress+0x42>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2201      	movs	r2, #1
 800368a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	78fa      	ldrb	r2, [r7, #3]
 8003692:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	78fa      	ldrb	r2, [r7, #3]
 800369c:	4611      	mov	r1, r2
 800369e:	4618      	mov	r0, r3
 80036a0:	f004 f9d4 	bl	8007a4c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2200      	movs	r2, #0
 80036a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80036ac:	2300      	movs	r3, #0
}
 80036ae:	4618      	mov	r0, r3
 80036b0:	3708      	adds	r7, #8
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}

080036b6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80036b6:	b580      	push	{r7, lr}
 80036b8:	b084      	sub	sp, #16
 80036ba:	af00      	add	r7, sp, #0
 80036bc:	6078      	str	r0, [r7, #4]
 80036be:	4608      	mov	r0, r1
 80036c0:	4611      	mov	r1, r2
 80036c2:	461a      	mov	r2, r3
 80036c4:	4603      	mov	r3, r0
 80036c6:	70fb      	strb	r3, [r7, #3]
 80036c8:	460b      	mov	r3, r1
 80036ca:	803b      	strh	r3, [r7, #0]
 80036cc:	4613      	mov	r3, r2
 80036ce:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80036d0:	2300      	movs	r3, #0
 80036d2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80036d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80036d8:	2b00      	cmp	r3, #0
 80036da:	da0f      	bge.n	80036fc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80036dc:	78fb      	ldrb	r3, [r7, #3]
 80036de:	f003 020f 	and.w	r2, r3, #15
 80036e2:	4613      	mov	r3, r2
 80036e4:	00db      	lsls	r3, r3, #3
 80036e6:	4413      	add	r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	3338      	adds	r3, #56	; 0x38
 80036ec:	687a      	ldr	r2, [r7, #4]
 80036ee:	4413      	add	r3, r2
 80036f0:	3304      	adds	r3, #4
 80036f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	2201      	movs	r2, #1
 80036f8:	705a      	strb	r2, [r3, #1]
 80036fa:	e00f      	b.n	800371c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	f003 020f 	and.w	r2, r3, #15
 8003702:	4613      	mov	r3, r2
 8003704:	00db      	lsls	r3, r3, #3
 8003706:	4413      	add	r3, r2
 8003708:	009b      	lsls	r3, r3, #2
 800370a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	4413      	add	r3, r2
 8003712:	3304      	adds	r3, #4
 8003714:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800371c:	78fb      	ldrb	r3, [r7, #3]
 800371e:	f003 030f 	and.w	r3, r3, #15
 8003722:	b2da      	uxtb	r2, r3
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003728:	883a      	ldrh	r2, [r7, #0]
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	78ba      	ldrb	r2, [r7, #2]
 8003732:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	785b      	ldrb	r3, [r3, #1]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d004      	beq.n	8003746 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	b29a      	uxth	r2, r3
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003746:	78bb      	ldrb	r3, [r7, #2]
 8003748:	2b02      	cmp	r3, #2
 800374a:	d102      	bne.n	8003752 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	2200      	movs	r2, #0
 8003750:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003758:	2b01      	cmp	r3, #1
 800375a:	d101      	bne.n	8003760 <HAL_PCD_EP_Open+0xaa>
 800375c:	2302      	movs	r3, #2
 800375e:	e00e      	b.n	800377e <HAL_PCD_EP_Open+0xc8>
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	2201      	movs	r2, #1
 8003764:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68f9      	ldr	r1, [r7, #12]
 800376e:	4618      	mov	r0, r3
 8003770:	f003 fa54 	bl	8006c1c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2200      	movs	r2, #0
 8003778:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800377c:	7afb      	ldrb	r3, [r7, #11]
}
 800377e:	4618      	mov	r0, r3
 8003780:	3710      	adds	r7, #16
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	6078      	str	r0, [r7, #4]
 800378e:	460b      	mov	r3, r1
 8003790:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003792:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003796:	2b00      	cmp	r3, #0
 8003798:	da0f      	bge.n	80037ba <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800379a:	78fb      	ldrb	r3, [r7, #3]
 800379c:	f003 020f 	and.w	r2, r3, #15
 80037a0:	4613      	mov	r3, r2
 80037a2:	00db      	lsls	r3, r3, #3
 80037a4:	4413      	add	r3, r2
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	3338      	adds	r3, #56	; 0x38
 80037aa:	687a      	ldr	r2, [r7, #4]
 80037ac:	4413      	add	r3, r2
 80037ae:	3304      	adds	r3, #4
 80037b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	2201      	movs	r2, #1
 80037b6:	705a      	strb	r2, [r3, #1]
 80037b8:	e00f      	b.n	80037da <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80037ba:	78fb      	ldrb	r3, [r7, #3]
 80037bc:	f003 020f 	and.w	r2, r3, #15
 80037c0:	4613      	mov	r3, r2
 80037c2:	00db      	lsls	r3, r3, #3
 80037c4:	4413      	add	r3, r2
 80037c6:	009b      	lsls	r3, r3, #2
 80037c8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80037cc:	687a      	ldr	r2, [r7, #4]
 80037ce:	4413      	add	r3, r2
 80037d0:	3304      	adds	r3, #4
 80037d2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80037da:	78fb      	ldrb	r3, [r7, #3]
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	b2da      	uxtb	r2, r3
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80037ec:	2b01      	cmp	r3, #1
 80037ee:	d101      	bne.n	80037f4 <HAL_PCD_EP_Close+0x6e>
 80037f0:	2302      	movs	r3, #2
 80037f2:	e00e      	b.n	8003812 <HAL_PCD_EP_Close+0x8c>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2201      	movs	r2, #1
 80037f8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	68f9      	ldr	r1, [r7, #12]
 8003802:	4618      	mov	r0, r3
 8003804:	f003 fa92 	bl	8006d2c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3710      	adds	r7, #16
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}

0800381a <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800381a:	b580      	push	{r7, lr}
 800381c:	b086      	sub	sp, #24
 800381e:	af00      	add	r7, sp, #0
 8003820:	60f8      	str	r0, [r7, #12]
 8003822:	607a      	str	r2, [r7, #4]
 8003824:	603b      	str	r3, [r7, #0]
 8003826:	460b      	mov	r3, r1
 8003828:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800382a:	7afb      	ldrb	r3, [r7, #11]
 800382c:	f003 020f 	and.w	r2, r3, #15
 8003830:	4613      	mov	r3, r2
 8003832:	00db      	lsls	r3, r3, #3
 8003834:	4413      	add	r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800383c:	68fa      	ldr	r2, [r7, #12]
 800383e:	4413      	add	r3, r2
 8003840:	3304      	adds	r3, #4
 8003842:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003844:	697b      	ldr	r3, [r7, #20]
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800384a:	697b      	ldr	r3, [r7, #20]
 800384c:	683a      	ldr	r2, [r7, #0]
 800384e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	2200      	movs	r2, #0
 8003854:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	2200      	movs	r2, #0
 800385a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800385c:	7afb      	ldrb	r3, [r7, #11]
 800385e:	f003 030f 	and.w	r3, r3, #15
 8003862:	b2da      	uxtb	r2, r3
 8003864:	697b      	ldr	r3, [r7, #20]
 8003866:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	691b      	ldr	r3, [r3, #16]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d102      	bne.n	8003876 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003870:	687a      	ldr	r2, [r7, #4]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003876:	7afb      	ldrb	r3, [r7, #11]
 8003878:	f003 030f 	and.w	r3, r3, #15
 800387c:	2b00      	cmp	r3, #0
 800387e:	d109      	bne.n	8003894 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	6818      	ldr	r0, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	691b      	ldr	r3, [r3, #16]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	6979      	ldr	r1, [r7, #20]
 800388e:	f003 fd71 	bl	8007374 <USB_EP0StartXfer>
 8003892:	e008      	b.n	80038a6 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6818      	ldr	r0, [r3, #0]
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	691b      	ldr	r3, [r3, #16]
 800389c:	b2db      	uxtb	r3, r3
 800389e:	461a      	mov	r2, r3
 80038a0:	6979      	ldr	r1, [r7, #20]
 80038a2:	f003 fb1f 	bl	8006ee4 <USB_EPStartXfer>
  }

  return HAL_OK;
 80038a6:	2300      	movs	r3, #0
}
 80038a8:	4618      	mov	r0, r3
 80038aa:	3718      	adds	r7, #24
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bd80      	pop	{r7, pc}

080038b0 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
 80038b8:	460b      	mov	r3, r1
 80038ba:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80038bc:	78fb      	ldrb	r3, [r7, #3]
 80038be:	f003 020f 	and.w	r2, r3, #15
 80038c2:	6879      	ldr	r1, [r7, #4]
 80038c4:	4613      	mov	r3, r2
 80038c6:	00db      	lsls	r3, r3, #3
 80038c8:	4413      	add	r3, r2
 80038ca:	009b      	lsls	r3, r3, #2
 80038cc:	440b      	add	r3, r1
 80038ce:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80038d2:	681b      	ldr	r3, [r3, #0]
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	370c      	adds	r7, #12
 80038d8:	46bd      	mov	sp, r7
 80038da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038de:	4770      	bx	lr

080038e0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	60f8      	str	r0, [r7, #12]
 80038e8:	607a      	str	r2, [r7, #4]
 80038ea:	603b      	str	r3, [r7, #0]
 80038ec:	460b      	mov	r3, r1
 80038ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80038f0:	7afb      	ldrb	r3, [r7, #11]
 80038f2:	f003 020f 	and.w	r2, r3, #15
 80038f6:	4613      	mov	r3, r2
 80038f8:	00db      	lsls	r3, r3, #3
 80038fa:	4413      	add	r3, r2
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	3338      	adds	r3, #56	; 0x38
 8003900:	68fa      	ldr	r2, [r7, #12]
 8003902:	4413      	add	r3, r2
 8003904:	3304      	adds	r3, #4
 8003906:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	687a      	ldr	r2, [r7, #4]
 800390c:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	2200      	movs	r2, #0
 8003918:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 800391a:	697b      	ldr	r3, [r7, #20]
 800391c:	2201      	movs	r2, #1
 800391e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003920:	7afb      	ldrb	r3, [r7, #11]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	b2da      	uxtb	r2, r3
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	691b      	ldr	r3, [r3, #16]
 8003930:	2b01      	cmp	r3, #1
 8003932:	d102      	bne.n	800393a <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	697b      	ldr	r3, [r7, #20]
 8003938:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800393a:	7afb      	ldrb	r3, [r7, #11]
 800393c:	f003 030f 	and.w	r3, r3, #15
 8003940:	2b00      	cmp	r3, #0
 8003942:	d109      	bne.n	8003958 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6818      	ldr	r0, [r3, #0]
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	691b      	ldr	r3, [r3, #16]
 800394c:	b2db      	uxtb	r3, r3
 800394e:	461a      	mov	r2, r3
 8003950:	6979      	ldr	r1, [r7, #20]
 8003952:	f003 fd0f 	bl	8007374 <USB_EP0StartXfer>
 8003956:	e008      	b.n	800396a <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	6818      	ldr	r0, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	691b      	ldr	r3, [r3, #16]
 8003960:	b2db      	uxtb	r3, r3
 8003962:	461a      	mov	r2, r3
 8003964:	6979      	ldr	r1, [r7, #20]
 8003966:	f003 fabd 	bl	8006ee4 <USB_EPStartXfer>
  }

  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3718      	adds	r7, #24
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
 800397c:	460b      	mov	r3, r1
 800397e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003980:	78fb      	ldrb	r3, [r7, #3]
 8003982:	f003 020f 	and.w	r2, r3, #15
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	429a      	cmp	r2, r3
 800398c:	d901      	bls.n	8003992 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e050      	b.n	8003a34 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003992:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003996:	2b00      	cmp	r3, #0
 8003998:	da0f      	bge.n	80039ba <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800399a:	78fb      	ldrb	r3, [r7, #3]
 800399c:	f003 020f 	and.w	r2, r3, #15
 80039a0:	4613      	mov	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	4413      	add	r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	3338      	adds	r3, #56	; 0x38
 80039aa:	687a      	ldr	r2, [r7, #4]
 80039ac:	4413      	add	r3, r2
 80039ae:	3304      	adds	r3, #4
 80039b0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2201      	movs	r2, #1
 80039b6:	705a      	strb	r2, [r3, #1]
 80039b8:	e00d      	b.n	80039d6 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80039ba:	78fa      	ldrb	r2, [r7, #3]
 80039bc:	4613      	mov	r3, r2
 80039be:	00db      	lsls	r3, r3, #3
 80039c0:	4413      	add	r3, r2
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80039c8:	687a      	ldr	r2, [r7, #4]
 80039ca:	4413      	add	r3, r2
 80039cc:	3304      	adds	r3, #4
 80039ce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2201      	movs	r2, #1
 80039da:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80039dc:	78fb      	ldrb	r3, [r7, #3]
 80039de:	f003 030f 	and.w	r3, r3, #15
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80039ee:	2b01      	cmp	r3, #1
 80039f0:	d101      	bne.n	80039f6 <HAL_PCD_EP_SetStall+0x82>
 80039f2:	2302      	movs	r3, #2
 80039f4:	e01e      	b.n	8003a34 <HAL_PCD_EP_SetStall+0xc0>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2201      	movs	r2, #1
 80039fa:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68f9      	ldr	r1, [r7, #12]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f003 ff4d 	bl	80078a4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8003a0a:	78fb      	ldrb	r3, [r7, #3]
 8003a0c:	f003 030f 	and.w	r3, r3, #15
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d10a      	bne.n	8003a2a <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6818      	ldr	r0, [r3, #0]
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	691b      	ldr	r3, [r3, #16]
 8003a1c:	b2d9      	uxtb	r1, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003a24:	461a      	mov	r2, r3
 8003a26:	f004 f93d 	bl	8007ca4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003a32:	2300      	movs	r3, #0
}
 8003a34:	4618      	mov	r0, r3
 8003a36:	3710      	adds	r7, #16
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}

08003a3c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b084      	sub	sp, #16
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	460b      	mov	r3, r1
 8003a46:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8003a48:	78fb      	ldrb	r3, [r7, #3]
 8003a4a:	f003 020f 	and.w	r2, r3, #15
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	429a      	cmp	r2, r3
 8003a54:	d901      	bls.n	8003a5a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8003a56:	2301      	movs	r3, #1
 8003a58:	e042      	b.n	8003ae0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003a5a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	da0f      	bge.n	8003a82 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003a62:	78fb      	ldrb	r3, [r7, #3]
 8003a64:	f003 020f 	and.w	r2, r3, #15
 8003a68:	4613      	mov	r3, r2
 8003a6a:	00db      	lsls	r3, r3, #3
 8003a6c:	4413      	add	r3, r2
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	3338      	adds	r3, #56	; 0x38
 8003a72:	687a      	ldr	r2, [r7, #4]
 8003a74:	4413      	add	r3, r2
 8003a76:	3304      	adds	r3, #4
 8003a78:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	705a      	strb	r2, [r3, #1]
 8003a80:	e00f      	b.n	8003aa2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003a82:	78fb      	ldrb	r3, [r7, #3]
 8003a84:	f003 020f 	and.w	r2, r3, #15
 8003a88:	4613      	mov	r3, r2
 8003a8a:	00db      	lsls	r3, r3, #3
 8003a8c:	4413      	add	r3, r2
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003a94:	687a      	ldr	r2, [r7, #4]
 8003a96:	4413      	add	r3, r2
 8003a98:	3304      	adds	r3, #4
 8003a9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	f003 030f 	and.w	r3, r3, #15
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d101      	bne.n	8003ac2 <HAL_PCD_EP_ClrStall+0x86>
 8003abe:	2302      	movs	r3, #2
 8003ac0:	e00e      	b.n	8003ae0 <HAL_PCD_EP_ClrStall+0xa4>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2201      	movs	r2, #1
 8003ac6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	68f9      	ldr	r1, [r7, #12]
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f003 ff55 	bl	8007980 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
 8003af0:	460b      	mov	r3, r1
 8003af2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003af4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	da0c      	bge.n	8003b16 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003afc:	78fb      	ldrb	r3, [r7, #3]
 8003afe:	f003 020f 	and.w	r2, r3, #15
 8003b02:	4613      	mov	r3, r2
 8003b04:	00db      	lsls	r3, r3, #3
 8003b06:	4413      	add	r3, r2
 8003b08:	009b      	lsls	r3, r3, #2
 8003b0a:	3338      	adds	r3, #56	; 0x38
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	4413      	add	r3, r2
 8003b10:	3304      	adds	r3, #4
 8003b12:	60fb      	str	r3, [r7, #12]
 8003b14:	e00c      	b.n	8003b30 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b16:	78fb      	ldrb	r3, [r7, #3]
 8003b18:	f003 020f 	and.w	r2, r3, #15
 8003b1c:	4613      	mov	r3, r2
 8003b1e:	00db      	lsls	r3, r3, #3
 8003b20:	4413      	add	r3, r2
 8003b22:	009b      	lsls	r3, r3, #2
 8003b24:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003b28:	687a      	ldr	r2, [r7, #4]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	3304      	adds	r3, #4
 8003b2e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	68f9      	ldr	r1, [r7, #12]
 8003b36:	4618      	mov	r0, r3
 8003b38:	f003 fd74 	bl	8007624 <USB_EPStopXfer>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003b40:	7afb      	ldrb	r3, [r7, #11]
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3710      	adds	r7, #16
 8003b46:	46bd      	mov	sp, r7
 8003b48:	bd80      	pop	{r7, pc}

08003b4a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003b4a:	b580      	push	{r7, lr}
 8003b4c:	b08a      	sub	sp, #40	; 0x28
 8003b4e:	af02      	add	r7, sp, #8
 8003b50:	6078      	str	r0, [r7, #4]
 8003b52:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	4613      	mov	r3, r2
 8003b62:	00db      	lsls	r3, r3, #3
 8003b64:	4413      	add	r3, r2
 8003b66:	009b      	lsls	r3, r3, #2
 8003b68:	3338      	adds	r3, #56	; 0x38
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	3304      	adds	r3, #4
 8003b70:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	6a1a      	ldr	r2, [r3, #32]
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	699b      	ldr	r3, [r3, #24]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d901      	bls.n	8003b82 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e06c      	b.n	8003c5c <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	699a      	ldr	r2, [r3, #24]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	6a1b      	ldr	r3, [r3, #32]
 8003b8a:	1ad3      	subs	r3, r2, r3
 8003b8c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	68db      	ldr	r3, [r3, #12]
 8003b92:	69fa      	ldr	r2, [r7, #28]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d902      	bls.n	8003b9e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	3303      	adds	r3, #3
 8003ba2:	089b      	lsrs	r3, r3, #2
 8003ba4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003ba6:	e02b      	b.n	8003c00 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	699a      	ldr	r2, [r3, #24]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6a1b      	ldr	r3, [r3, #32]
 8003bb0:	1ad3      	subs	r3, r2, r3
 8003bb2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	69fa      	ldr	r2, [r7, #28]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d902      	bls.n	8003bc4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	68db      	ldr	r3, [r3, #12]
 8003bc2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	3303      	adds	r3, #3
 8003bc8:	089b      	lsrs	r3, r3, #2
 8003bca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6919      	ldr	r1, [r3, #16]
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	b2da      	uxtb	r2, r3
 8003bd4:	69fb      	ldr	r3, [r7, #28]
 8003bd6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	9300      	str	r3, [sp, #0]
 8003be0:	4603      	mov	r3, r0
 8003be2:	6978      	ldr	r0, [r7, #20]
 8003be4:	f003 fdc8 	bl	8007778 <USB_WritePacket>

    ep->xfer_buff  += len;
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	691a      	ldr	r2, [r3, #16]
 8003bec:	69fb      	ldr	r3, [r7, #28]
 8003bee:	441a      	add	r2, r3
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6a1a      	ldr	r2, [r3, #32]
 8003bf8:	69fb      	ldr	r3, [r7, #28]
 8003bfa:	441a      	add	r2, r3
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	015a      	lsls	r2, r3, #5
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	4413      	add	r3, r2
 8003c08:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	69ba      	ldr	r2, [r7, #24]
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d809      	bhi.n	8003c2a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a1a      	ldr	r2, [r3, #32]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d203      	bcs.n	8003c2a <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	699b      	ldr	r3, [r3, #24]
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1be      	bne.n	8003ba8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	699a      	ldr	r2, [r3, #24]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	6a1b      	ldr	r3, [r3, #32]
 8003c32:	429a      	cmp	r2, r3
 8003c34:	d811      	bhi.n	8003c5a <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	f003 030f 	and.w	r3, r3, #15
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c42:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003c4c:	68bb      	ldr	r3, [r7, #8]
 8003c4e:	43db      	mvns	r3, r3
 8003c50:	6939      	ldr	r1, [r7, #16]
 8003c52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003c56:	4013      	ands	r3, r2
 8003c58:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8003c5a:	2300      	movs	r3, #0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	3720      	adds	r7, #32
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}

08003c64 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003c64:	b580      	push	{r7, lr}
 8003c66:	b088      	sub	sp, #32
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
 8003c6c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003c78:	69fb      	ldr	r3, [r7, #28]
 8003c7a:	333c      	adds	r3, #60	; 0x3c
 8003c7c:	3304      	adds	r3, #4
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003c82:	683b      	ldr	r3, [r7, #0]
 8003c84:	015a      	lsls	r2, r3, #5
 8003c86:	69bb      	ldr	r3, [r7, #24]
 8003c88:	4413      	add	r3, r2
 8003c8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d17b      	bne.n	8003d92 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003c9a:	693b      	ldr	r3, [r7, #16]
 8003c9c:	f003 0308 	and.w	r3, r3, #8
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d015      	beq.n	8003cd0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ca4:	697b      	ldr	r3, [r7, #20]
 8003ca6:	4a61      	ldr	r2, [pc, #388]	; (8003e2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003ca8:	4293      	cmp	r3, r2
 8003caa:	f240 80b9 	bls.w	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003cae:	693b      	ldr	r3, [r7, #16]
 8003cb0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	f000 80b3 	beq.w	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	015a      	lsls	r2, r3, #5
 8003cbe:	69bb      	ldr	r3, [r7, #24]
 8003cc0:	4413      	add	r3, r2
 8003cc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003cc6:	461a      	mov	r2, r3
 8003cc8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ccc:	6093      	str	r3, [r2, #8]
 8003cce:	e0a7      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	f003 0320 	and.w	r3, r3, #32
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d009      	beq.n	8003cee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	015a      	lsls	r2, r3, #5
 8003cde:	69bb      	ldr	r3, [r7, #24]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	2320      	movs	r3, #32
 8003cea:	6093      	str	r3, [r2, #8]
 8003cec:	e098      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	f040 8093 	bne.w	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003cfa:	697b      	ldr	r3, [r7, #20]
 8003cfc:	4a4b      	ldr	r2, [pc, #300]	; (8003e2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d90f      	bls.n	8003d22 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00a      	beq.n	8003d22 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	015a      	lsls	r2, r3, #5
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	4413      	add	r3, r2
 8003d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d18:	461a      	mov	r2, r3
 8003d1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003d1e:	6093      	str	r3, [r2, #8]
 8003d20:	e07e      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003d22:	683a      	ldr	r2, [r7, #0]
 8003d24:	4613      	mov	r3, r2
 8003d26:	00db      	lsls	r3, r3, #3
 8003d28:	4413      	add	r3, r2
 8003d2a:	009b      	lsls	r3, r3, #2
 8003d2c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003d30:	687a      	ldr	r2, [r7, #4]
 8003d32:	4413      	add	r3, r2
 8003d34:	3304      	adds	r3, #4
 8003d36:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	69da      	ldr	r2, [r3, #28]
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	0159      	lsls	r1, r3, #5
 8003d40:	69bb      	ldr	r3, [r7, #24]
 8003d42:	440b      	add	r3, r1
 8003d44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003d48:	691b      	ldr	r3, [r3, #16]
 8003d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d4e:	1ad2      	subs	r2, r2, r3
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d114      	bne.n	8003d84 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d109      	bne.n	8003d76 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6818      	ldr	r0, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	2101      	movs	r1, #1
 8003d70:	f003 ff98 	bl	8007ca4 <USB_EP0_OutStart>
 8003d74:	e006      	b.n	8003d84 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	691a      	ldr	r2, [r3, #16]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
 8003d7e:	441a      	add	r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	4619      	mov	r1, r3
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f009 f898 	bl	800cec0 <HAL_PCD_DataOutStageCallback>
 8003d90:	e046      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003d92:	697b      	ldr	r3, [r7, #20]
 8003d94:	4a26      	ldr	r2, [pc, #152]	; (8003e30 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d124      	bne.n	8003de4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003d9a:	693b      	ldr	r3, [r7, #16]
 8003d9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d00a      	beq.n	8003dba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	015a      	lsls	r2, r3, #5
 8003da8:	69bb      	ldr	r3, [r7, #24]
 8003daa:	4413      	add	r3, r2
 8003dac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003db0:	461a      	mov	r2, r3
 8003db2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003db6:	6093      	str	r3, [r2, #8]
 8003db8:	e032      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f003 0320 	and.w	r3, r3, #32
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d008      	beq.n	8003dd6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003dc4:	683b      	ldr	r3, [r7, #0]
 8003dc6:	015a      	lsls	r2, r3, #5
 8003dc8:	69bb      	ldr	r3, [r7, #24]
 8003dca:	4413      	add	r3, r2
 8003dcc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003dd0:	461a      	mov	r2, r3
 8003dd2:	2320      	movs	r3, #32
 8003dd4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	b2db      	uxtb	r3, r3
 8003dda:	4619      	mov	r1, r3
 8003ddc:	6878      	ldr	r0, [r7, #4]
 8003dde:	f009 f86f 	bl	800cec0 <HAL_PCD_DataOutStageCallback>
 8003de2:	e01d      	b.n	8003e20 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d114      	bne.n	8003e14 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003dea:	6879      	ldr	r1, [r7, #4]
 8003dec:	683a      	ldr	r2, [r7, #0]
 8003dee:	4613      	mov	r3, r2
 8003df0:	00db      	lsls	r3, r3, #3
 8003df2:	4413      	add	r3, r2
 8003df4:	009b      	lsls	r3, r3, #2
 8003df6:	440b      	add	r3, r1
 8003df8:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d108      	bne.n	8003e14 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6818      	ldr	r0, [r3, #0]
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	2100      	movs	r1, #0
 8003e10:	f003 ff48 	bl	8007ca4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	b2db      	uxtb	r3, r3
 8003e18:	4619      	mov	r1, r3
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f009 f850 	bl	800cec0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
 8003e2a:	bf00      	nop
 8003e2c:	4f54300a 	.word	0x4f54300a
 8003e30:	4f54310a 	.word	0x4f54310a

08003e34 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
 8003e3c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	333c      	adds	r3, #60	; 0x3c
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	015a      	lsls	r2, r3, #5
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	4413      	add	r3, r2
 8003e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	4a15      	ldr	r2, [pc, #84]	; (8003ebc <PCD_EP_OutSetupPacket_int+0x88>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d90e      	bls.n	8003e88 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d009      	beq.n	8003e88 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	015a      	lsls	r2, r3, #5
 8003e78:	693b      	ldr	r3, [r7, #16]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e80:	461a      	mov	r2, r3
 8003e82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003e86:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003e88:	6878      	ldr	r0, [r7, #4]
 8003e8a:	f009 f807 	bl	800ce9c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	4a0a      	ldr	r2, [pc, #40]	; (8003ebc <PCD_EP_OutSetupPacket_int+0x88>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d90c      	bls.n	8003eb0 <PCD_EP_OutSetupPacket_int+0x7c>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d108      	bne.n	8003eb0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6818      	ldr	r0, [r3, #0]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003ea8:	461a      	mov	r2, r3
 8003eaa:	2101      	movs	r1, #1
 8003eac:	f003 fefa 	bl	8007ca4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003eb0:	2300      	movs	r3, #0
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3718      	adds	r7, #24
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	4f54300a 	.word	0x4f54300a

08003ec0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8003ec0:	b480      	push	{r7}
 8003ec2:	b085      	sub	sp, #20
 8003ec4:	af00      	add	r7, sp, #0
 8003ec6:	6078      	str	r0, [r7, #4]
 8003ec8:	460b      	mov	r3, r1
 8003eca:	70fb      	strb	r3, [r7, #3]
 8003ecc:	4613      	mov	r3, r2
 8003ece:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ed6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8003ed8:	78fb      	ldrb	r3, [r7, #3]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d107      	bne.n	8003eee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8003ede:	883b      	ldrh	r3, [r7, #0]
 8003ee0:	0419      	lsls	r1, r3, #16
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	68ba      	ldr	r2, [r7, #8]
 8003ee8:	430a      	orrs	r2, r1
 8003eea:	629a      	str	r2, [r3, #40]	; 0x28
 8003eec:	e028      	b.n	8003f40 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ef4:	0c1b      	lsrs	r3, r3, #16
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	4413      	add	r3, r2
 8003efa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003efc:	2300      	movs	r3, #0
 8003efe:	73fb      	strb	r3, [r7, #15]
 8003f00:	e00d      	b.n	8003f1e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	7bfb      	ldrb	r3, [r7, #15]
 8003f08:	3340      	adds	r3, #64	; 0x40
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	4413      	add	r3, r2
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	0c1b      	lsrs	r3, r3, #16
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	4413      	add	r3, r2
 8003f16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	3301      	adds	r3, #1
 8003f1c:	73fb      	strb	r3, [r7, #15]
 8003f1e:	7bfa      	ldrb	r2, [r7, #15]
 8003f20:	78fb      	ldrb	r3, [r7, #3]
 8003f22:	3b01      	subs	r3, #1
 8003f24:	429a      	cmp	r2, r3
 8003f26:	d3ec      	bcc.n	8003f02 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8003f28:	883b      	ldrh	r3, [r7, #0]
 8003f2a:	0418      	lsls	r0, r3, #16
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	6819      	ldr	r1, [r3, #0]
 8003f30:	78fb      	ldrb	r3, [r7, #3]
 8003f32:	3b01      	subs	r3, #1
 8003f34:	68ba      	ldr	r2, [r7, #8]
 8003f36:	4302      	orrs	r2, r0
 8003f38:	3340      	adds	r3, #64	; 0x40
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8003f40:	2300      	movs	r3, #0
}
 8003f42:	4618      	mov	r0, r3
 8003f44:	3714      	adds	r7, #20
 8003f46:	46bd      	mov	sp, r7
 8003f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f4c:	4770      	bx	lr

08003f4e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8003f4e:	b480      	push	{r7}
 8003f50:	b083      	sub	sp, #12
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	6078      	str	r0, [r7, #4]
 8003f56:	460b      	mov	r3, r1
 8003f58:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	887a      	ldrh	r2, [r7, #2]
 8003f60:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003f62:	2300      	movs	r3, #0
}
 8003f64:	4618      	mov	r0, r3
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b085      	sub	sp, #20
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2201      	movs	r2, #1
 8003f82:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	699b      	ldr	r3, [r3, #24]
 8003f92:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f9e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fa2:	f043 0303 	orr.w	r3, r3, #3
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8003faa:	2300      	movs	r3, #0
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	3714      	adds	r7, #20
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	b084      	sub	sp, #16
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
 8003fc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d101      	bne.n	8003fcc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e0cc      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003fcc:	4b68      	ldr	r3, [pc, #416]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	f003 030f 	and.w	r3, r3, #15
 8003fd4:	683a      	ldr	r2, [r7, #0]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d90c      	bls.n	8003ff4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fda:	4b65      	ldr	r3, [pc, #404]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fdc:	683a      	ldr	r2, [r7, #0]
 8003fde:	b2d2      	uxtb	r2, r2
 8003fe0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fe2:	4b63      	ldr	r3, [pc, #396]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 030f 	and.w	r3, r3, #15
 8003fea:	683a      	ldr	r2, [r7, #0]
 8003fec:	429a      	cmp	r2, r3
 8003fee:	d001      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ff0:	2301      	movs	r3, #1
 8003ff2:	e0b8      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	f003 0302 	and.w	r3, r3, #2
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d020      	beq.n	8004042 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f003 0304 	and.w	r3, r3, #4
 8004008:	2b00      	cmp	r3, #0
 800400a:	d005      	beq.n	8004018 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800400c:	4b59      	ldr	r3, [pc, #356]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800400e:	689b      	ldr	r3, [r3, #8]
 8004010:	4a58      	ldr	r2, [pc, #352]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004012:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004016:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f003 0308 	and.w	r3, r3, #8
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004024:	4b53      	ldr	r3, [pc, #332]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004026:	689b      	ldr	r3, [r3, #8]
 8004028:	4a52      	ldr	r2, [pc, #328]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800402a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800402e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004030:	4b50      	ldr	r3, [pc, #320]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004032:	689b      	ldr	r3, [r3, #8]
 8004034:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	494d      	ldr	r1, [pc, #308]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800403e:	4313      	orrs	r3, r2
 8004040:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0301 	and.w	r3, r3, #1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d044      	beq.n	80040d8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	685b      	ldr	r3, [r3, #4]
 8004052:	2b01      	cmp	r3, #1
 8004054:	d107      	bne.n	8004066 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004056:	4b47      	ldr	r3, [pc, #284]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800405e:	2b00      	cmp	r3, #0
 8004060:	d119      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004062:	2301      	movs	r3, #1
 8004064:	e07f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	2b02      	cmp	r3, #2
 800406c:	d003      	beq.n	8004076 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004072:	2b03      	cmp	r3, #3
 8004074:	d107      	bne.n	8004086 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004076:	4b3f      	ldr	r3, [pc, #252]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d109      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	e06f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004086:	4b3b      	ldr	r3, [pc, #236]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	f003 0302 	and.w	r3, r3, #2
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e067      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004096:	4b37      	ldr	r3, [pc, #220]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	f023 0203 	bic.w	r2, r3, #3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	4934      	ldr	r1, [pc, #208]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 80040a4:	4313      	orrs	r3, r2
 80040a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040a8:	f7fd ff9e 	bl	8001fe8 <HAL_GetTick>
 80040ac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040ae:	e00a      	b.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040b0:	f7fd ff9a 	bl	8001fe8 <HAL_GetTick>
 80040b4:	4602      	mov	r2, r0
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	1ad3      	subs	r3, r2, r3
 80040ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80040be:	4293      	cmp	r3, r2
 80040c0:	d901      	bls.n	80040c6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80040c2:	2303      	movs	r3, #3
 80040c4:	e04f      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040c6:	4b2b      	ldr	r3, [pc, #172]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 020c 	and.w	r2, r3, #12
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	685b      	ldr	r3, [r3, #4]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	429a      	cmp	r2, r3
 80040d6:	d1eb      	bne.n	80040b0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80040d8:	4b25      	ldr	r3, [pc, #148]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f003 030f 	and.w	r3, r3, #15
 80040e0:	683a      	ldr	r2, [r7, #0]
 80040e2:	429a      	cmp	r2, r3
 80040e4:	d20c      	bcs.n	8004100 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80040e6:	4b22      	ldr	r3, [pc, #136]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040e8:	683a      	ldr	r2, [r7, #0]
 80040ea:	b2d2      	uxtb	r2, r2
 80040ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80040ee:	4b20      	ldr	r3, [pc, #128]	; (8004170 <HAL_RCC_ClockConfig+0x1b8>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 030f 	and.w	r3, r3, #15
 80040f6:	683a      	ldr	r2, [r7, #0]
 80040f8:	429a      	cmp	r2, r3
 80040fa:	d001      	beq.n	8004100 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e032      	b.n	8004166 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	f003 0304 	and.w	r3, r3, #4
 8004108:	2b00      	cmp	r3, #0
 800410a:	d008      	beq.n	800411e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800410c:	4b19      	ldr	r3, [pc, #100]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800410e:	689b      	ldr	r3, [r3, #8]
 8004110:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68db      	ldr	r3, [r3, #12]
 8004118:	4916      	ldr	r1, [pc, #88]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800411a:	4313      	orrs	r3, r2
 800411c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0308 	and.w	r3, r3, #8
 8004126:	2b00      	cmp	r3, #0
 8004128:	d009      	beq.n	800413e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800412a:	4b12      	ldr	r3, [pc, #72]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	691b      	ldr	r3, [r3, #16]
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	490e      	ldr	r1, [pc, #56]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 800413a:	4313      	orrs	r3, r2
 800413c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800413e:	f000 fdc7 	bl	8004cd0 <HAL_RCC_GetSysClockFreq>
 8004142:	4602      	mov	r2, r0
 8004144:	4b0b      	ldr	r3, [pc, #44]	; (8004174 <HAL_RCC_ClockConfig+0x1bc>)
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	091b      	lsrs	r3, r3, #4
 800414a:	f003 030f 	and.w	r3, r3, #15
 800414e:	490a      	ldr	r1, [pc, #40]	; (8004178 <HAL_RCC_ClockConfig+0x1c0>)
 8004150:	5ccb      	ldrb	r3, [r1, r3]
 8004152:	fa22 f303 	lsr.w	r3, r2, r3
 8004156:	4a09      	ldr	r2, [pc, #36]	; (800417c <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800415a:	4b09      	ldr	r3, [pc, #36]	; (8004180 <HAL_RCC_ClockConfig+0x1c8>)
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4618      	mov	r0, r3
 8004160:	f7fd fefe 	bl	8001f60 <HAL_InitTick>

  return HAL_OK;
 8004164:	2300      	movs	r3, #0
}
 8004166:	4618      	mov	r0, r3
 8004168:	3710      	adds	r7, #16
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	40023c00 	.word	0x40023c00
 8004174:	40023800 	.word	0x40023800
 8004178:	08011790 	.word	0x08011790
 800417c:	20000000 	.word	0x20000000
 8004180:	20000004 	.word	0x20000004

08004184 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004184:	b480      	push	{r7}
 8004186:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004188:	4b03      	ldr	r3, [pc, #12]	; (8004198 <HAL_RCC_GetHCLKFreq+0x14>)
 800418a:	681b      	ldr	r3, [r3, #0]
}
 800418c:	4618      	mov	r0, r3
 800418e:	46bd      	mov	sp, r7
 8004190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004194:	4770      	bx	lr
 8004196:	bf00      	nop
 8004198:	20000000 	.word	0x20000000

0800419c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800419c:	b580      	push	{r7, lr}
 800419e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80041a0:	f7ff fff0 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041a4:	4602      	mov	r2, r0
 80041a6:	4b05      	ldr	r3, [pc, #20]	; (80041bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a8:	689b      	ldr	r3, [r3, #8]
 80041aa:	0a9b      	lsrs	r3, r3, #10
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	4903      	ldr	r1, [pc, #12]	; (80041c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041b2:	5ccb      	ldrb	r3, [r1, r3]
 80041b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b8:	4618      	mov	r0, r3
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40023800 	.word	0x40023800
 80041c0:	080117a0 	.word	0x080117a0

080041c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041c4:	b580      	push	{r7, lr}
 80041c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80041c8:	f7ff ffdc 	bl	8004184 <HAL_RCC_GetHCLKFreq>
 80041cc:	4602      	mov	r2, r0
 80041ce:	4b05      	ldr	r3, [pc, #20]	; (80041e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041d0:	689b      	ldr	r3, [r3, #8]
 80041d2:	0b5b      	lsrs	r3, r3, #13
 80041d4:	f003 0307 	and.w	r3, r3, #7
 80041d8:	4903      	ldr	r1, [pc, #12]	; (80041e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041da:	5ccb      	ldrb	r3, [r1, r3]
 80041dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	40023800 	.word	0x40023800
 80041e8:	080117a0 	.word	0x080117a0

080041ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b08c      	sub	sp, #48	; 0x30
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 80041fc:	2300      	movs	r3, #0
 80041fe:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8004200:	2300      	movs	r3, #0
 8004202:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8004204:	2300      	movs	r3, #0
 8004206:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8004208:	2300      	movs	r3, #0
 800420a:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 800420c:	2300      	movs	r3, #0
 800420e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8004214:	2300      	movs	r3, #0
 8004216:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f003 0301 	and.w	r3, r3, #1
 8004220:	2b00      	cmp	r3, #0
 8004222:	d010      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8004224:	4b6f      	ldr	r3, [pc, #444]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004226:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800422a:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004232:	496c      	ldr	r1, [pc, #432]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004234:	4313      	orrs	r3, r2
 8004236:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800423e:	2b00      	cmp	r3, #0
 8004240:	d101      	bne.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8004242:	2301      	movs	r3, #1
 8004244:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	2b00      	cmp	r3, #0
 8004250:	d010      	beq.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8004252:	4b64      	ldr	r3, [pc, #400]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004258:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004260:	4960      	ldr	r1, [pc, #384]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004262:	4313      	orrs	r3, r2
 8004264:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800426c:	2b00      	cmp	r3, #0
 800426e:	d101      	bne.n	8004274 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8004270:	2301      	movs	r3, #1
 8004272:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f003 0304 	and.w	r3, r3, #4
 800427c:	2b00      	cmp	r3, #0
 800427e:	d017      	beq.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004280:	4b58      	ldr	r3, [pc, #352]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004282:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004286:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800428e:	4955      	ldr	r1, [pc, #340]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004290:	4313      	orrs	r3, r2
 8004292:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800429e:	d101      	bne.n	80042a4 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80042a0:	2301      	movs	r3, #1
 80042a2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d101      	bne.n	80042b0 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80042ac:	2301      	movs	r3, #1
 80042ae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f003 0308 	and.w	r3, r3, #8
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d017      	beq.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80042bc:	4b49      	ldr	r3, [pc, #292]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042be:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80042c2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042ca:	4946      	ldr	r1, [pc, #280]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80042cc:	4313      	orrs	r3, r2
 80042ce:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042da:	d101      	bne.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80042dc:	2301      	movs	r3, #1
 80042de:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d101      	bne.n	80042ec <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80042e8:	2301      	movs	r3, #1
 80042ea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	f003 0320 	and.w	r3, r3, #32
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	f000 808a 	beq.w	800440e <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80042fa:	2300      	movs	r3, #0
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	4b39      	ldr	r3, [pc, #228]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004302:	4a38      	ldr	r2, [pc, #224]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004304:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004308:	6413      	str	r3, [r2, #64]	; 0x40
 800430a:	4b36      	ldr	r3, [pc, #216]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004312:	60bb      	str	r3, [r7, #8]
 8004314:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004316:	4b34      	ldr	r3, [pc, #208]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	4a33      	ldr	r2, [pc, #204]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800431c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004320:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004322:	f7fd fe61 	bl	8001fe8 <HAL_GetTick>
 8004326:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004328:	e008      	b.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800432a:	f7fd fe5d 	bl	8001fe8 <HAL_GetTick>
 800432e:	4602      	mov	r2, r0
 8004330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004332:	1ad3      	subs	r3, r2, r3
 8004334:	2b02      	cmp	r3, #2
 8004336:	d901      	bls.n	800433c <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8004338:	2303      	movs	r3, #3
 800433a:	e278      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800433c:	4b2a      	ldr	r3, [pc, #168]	; (80043e8 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0f0      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004348:	4b26      	ldr	r3, [pc, #152]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800434a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800434c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004350:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004352:	6a3b      	ldr	r3, [r7, #32]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d02f      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800435c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004360:	6a3a      	ldr	r2, [r7, #32]
 8004362:	429a      	cmp	r2, r3
 8004364:	d028      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004366:	4b1f      	ldr	r3, [pc, #124]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004368:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800436a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800436e:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004370:	4b1e      	ldr	r3, [pc, #120]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004372:	2201      	movs	r2, #1
 8004374:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004376:	4b1d      	ldr	r3, [pc, #116]	; (80043ec <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8004378:	2200      	movs	r2, #0
 800437a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800437c:	4a19      	ldr	r2, [pc, #100]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004382:	4b18      	ldr	r3, [pc, #96]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8004384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004386:	f003 0301 	and.w	r3, r3, #1
 800438a:	2b01      	cmp	r3, #1
 800438c:	d114      	bne.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800438e:	f7fd fe2b 	bl	8001fe8 <HAL_GetTick>
 8004392:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004394:	e00a      	b.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004396:	f7fd fe27 	bl	8001fe8 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d901      	bls.n	80043ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80043a8:	2303      	movs	r3, #3
 80043aa:	e240      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ac:	4b0d      	ldr	r3, [pc, #52]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80043ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80043b0:	f003 0302 	and.w	r3, r3, #2
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d0ee      	beq.n	8004396 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80043c0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80043c4:	d114      	bne.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80043c6:	4b07      	ldr	r3, [pc, #28]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80043c8:	689b      	ldr	r3, [r3, #8]
 80043ca:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80043d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043da:	4902      	ldr	r1, [pc, #8]	; (80043e4 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80043dc:	4313      	orrs	r3, r2
 80043de:	608b      	str	r3, [r1, #8]
 80043e0:	e00c      	b.n	80043fc <HAL_RCCEx_PeriphCLKConfig+0x210>
 80043e2:	bf00      	nop
 80043e4:	40023800 	.word	0x40023800
 80043e8:	40007000 	.word	0x40007000
 80043ec:	42470e40 	.word	0x42470e40
 80043f0:	4b4a      	ldr	r3, [pc, #296]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	4a49      	ldr	r2, [pc, #292]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043f6:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80043fa:	6093      	str	r3, [r2, #8]
 80043fc:	4b47      	ldr	r3, [pc, #284]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80043fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004404:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004408:	4944      	ldr	r1, [pc, #272]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800440a:	4313      	orrs	r3, r2
 800440c:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 0310 	and.w	r3, r3, #16
 8004416:	2b00      	cmp	r3, #0
 8004418:	d004      	beq.n	8004424 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8004420:	4b3f      	ldr	r3, [pc, #252]	; (8004520 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8004422:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800442c:	2b00      	cmp	r3, #0
 800442e:	d00a      	beq.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8004430:	4b3a      	ldr	r3, [pc, #232]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004432:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004436:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800443e:	4937      	ldr	r1, [pc, #220]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004440:	4313      	orrs	r3, r2
 8004442:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800444e:	2b00      	cmp	r3, #0
 8004450:	d00a      	beq.n	8004468 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004452:	4b32      	ldr	r3, [pc, #200]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004454:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004458:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004460:	492e      	ldr	r1, [pc, #184]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004462:	4313      	orrs	r3, r2
 8004464:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004470:	2b00      	cmp	r3, #0
 8004472:	d011      	beq.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004474:	4b29      	ldr	r3, [pc, #164]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004476:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800447a:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004482:	4926      	ldr	r1, [pc, #152]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8004484:	4313      	orrs	r3, r2
 8004486:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800448e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004492:	d101      	bne.n	8004498 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8004494:	2301      	movs	r3, #1
 8004496:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d00a      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80044a4:	4b1d      	ldr	r3, [pc, #116]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044aa:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044b2:	491a      	ldr	r1, [pc, #104]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044b4:	4313      	orrs	r3, r2
 80044b6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d011      	beq.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80044c6:	4b15      	ldr	r3, [pc, #84]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044cc:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044d4:	4911      	ldr	r1, [pc, #68]	; (800451c <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80044d6:	4313      	orrs	r3, r2
 80044d8:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80044e0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80044e4:	d101      	bne.n	80044ea <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80044e6:	2301      	movs	r3, #1
 80044e8:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80044ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d005      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x310>
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044f8:	f040 80ff 	bne.w	80046fa <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80044fc:	4b09      	ldr	r3, [pc, #36]	; (8004524 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004502:	f7fd fd71 	bl	8001fe8 <HAL_GetTick>
 8004506:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004508:	e00e      	b.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800450a:	f7fd fd6d 	bl	8001fe8 <HAL_GetTick>
 800450e:	4602      	mov	r2, r0
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	1ad3      	subs	r3, r2, r3
 8004514:	2b02      	cmp	r3, #2
 8004516:	d907      	bls.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004518:	2303      	movs	r3, #3
 800451a:	e188      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
 800451c:	40023800 	.word	0x40023800
 8004520:	424711e0 	.word	0x424711e0
 8004524:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004528:	4b7e      	ldr	r3, [pc, #504]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004530:	2b00      	cmp	r3, #0
 8004532:	d1ea      	bne.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f003 0301 	and.w	r3, r3, #1
 800453c:	2b00      	cmp	r3, #0
 800453e:	d003      	beq.n	8004548 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004544:	2b00      	cmp	r3, #0
 8004546:	d009      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8004550:	2b00      	cmp	r3, #0
 8004552:	d028      	beq.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004558:	2b00      	cmp	r3, #0
 800455a:	d124      	bne.n	80045a6 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800455c:	4b71      	ldr	r3, [pc, #452]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800455e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004562:	0c1b      	lsrs	r3, r3, #16
 8004564:	f003 0303 	and.w	r3, r3, #3
 8004568:	3301      	adds	r3, #1
 800456a:	005b      	lsls	r3, r3, #1
 800456c:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800456e:	4b6d      	ldr	r3, [pc, #436]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004570:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004574:	0e1b      	lsrs	r3, r3, #24
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	685a      	ldr	r2, [r3, #4]
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	689b      	ldr	r3, [r3, #8]
 8004584:	019b      	lsls	r3, r3, #6
 8004586:	431a      	orrs	r2, r3
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	085b      	lsrs	r3, r3, #1
 800458c:	3b01      	subs	r3, #1
 800458e:	041b      	lsls	r3, r3, #16
 8004590:	431a      	orrs	r2, r3
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	061b      	lsls	r3, r3, #24
 8004596:	431a      	orrs	r2, r3
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	695b      	ldr	r3, [r3, #20]
 800459c:	071b      	lsls	r3, r3, #28
 800459e:	4961      	ldr	r1, [pc, #388]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80045a0:	4313      	orrs	r3, r2
 80045a2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f003 0304 	and.w	r3, r3, #4
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d004      	beq.n	80045bc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80045ba:	d00a      	beq.n	80045d2 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d035      	beq.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80045d0:	d130      	bne.n	8004634 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80045d2:	4b54      	ldr	r3, [pc, #336]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80045d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045d8:	0c1b      	lsrs	r3, r3, #16
 80045da:	f003 0303 	and.w	r3, r3, #3
 80045de:	3301      	adds	r3, #1
 80045e0:	005b      	lsls	r3, r3, #1
 80045e2:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80045e4:	4b4f      	ldr	r3, [pc, #316]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80045e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80045ea:	0f1b      	lsrs	r3, r3, #28
 80045ec:	f003 0307 	and.w	r3, r3, #7
 80045f0:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685a      	ldr	r2, [r3, #4]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	689b      	ldr	r3, [r3, #8]
 80045fa:	019b      	lsls	r3, r3, #6
 80045fc:	431a      	orrs	r2, r3
 80045fe:	69fb      	ldr	r3, [r7, #28]
 8004600:	085b      	lsrs	r3, r3, #1
 8004602:	3b01      	subs	r3, #1
 8004604:	041b      	lsls	r3, r3, #16
 8004606:	431a      	orrs	r2, r3
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	691b      	ldr	r3, [r3, #16]
 800460c:	061b      	lsls	r3, r3, #24
 800460e:	431a      	orrs	r2, r3
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	071b      	lsls	r3, r3, #28
 8004614:	4943      	ldr	r1, [pc, #268]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8004616:	4313      	orrs	r3, r2
 8004618:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800461c:	4b41      	ldr	r3, [pc, #260]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800461e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004622:	f023 021f 	bic.w	r2, r3, #31
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800462a:	3b01      	subs	r3, #1
 800462c:	493d      	ldr	r1, [pc, #244]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800462e:	4313      	orrs	r3, r2
 8004630:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800463c:	2b00      	cmp	r3, #0
 800463e:	d029      	beq.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004644:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8004648:	d124      	bne.n	8004694 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800464a:	4b36      	ldr	r3, [pc, #216]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800464c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004650:	0c1b      	lsrs	r3, r3, #16
 8004652:	f003 0303 	and.w	r3, r3, #3
 8004656:	3301      	adds	r3, #1
 8004658:	005b      	lsls	r3, r3, #1
 800465a:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800465c:	4b31      	ldr	r3, [pc, #196]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800465e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004662:	0f1b      	lsrs	r3, r3, #28
 8004664:	f003 0307 	and.w	r3, r3, #7
 8004668:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	689b      	ldr	r3, [r3, #8]
 8004672:	019b      	lsls	r3, r3, #6
 8004674:	431a      	orrs	r2, r3
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	68db      	ldr	r3, [r3, #12]
 800467a:	085b      	lsrs	r3, r3, #1
 800467c:	3b01      	subs	r3, #1
 800467e:	041b      	lsls	r3, r3, #16
 8004680:	431a      	orrs	r2, r3
 8004682:	69bb      	ldr	r3, [r7, #24]
 8004684:	061b      	lsls	r3, r3, #24
 8004686:	431a      	orrs	r2, r3
 8004688:	697b      	ldr	r3, [r7, #20]
 800468a:	071b      	lsls	r3, r3, #28
 800468c:	4925      	ldr	r1, [pc, #148]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800468e:	4313      	orrs	r3, r2
 8004690:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800469c:	2b00      	cmp	r3, #0
 800469e:	d016      	beq.n	80046ce <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	685a      	ldr	r2, [r3, #4]
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	019b      	lsls	r3, r3, #6
 80046aa:	431a      	orrs	r2, r3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	085b      	lsrs	r3, r3, #1
 80046b2:	3b01      	subs	r3, #1
 80046b4:	041b      	lsls	r3, r3, #16
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	061b      	lsls	r3, r3, #24
 80046be:	431a      	orrs	r2, r3
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	695b      	ldr	r3, [r3, #20]
 80046c4:	071b      	lsls	r3, r3, #28
 80046c6:	4917      	ldr	r1, [pc, #92]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80046ce:	4b16      	ldr	r3, [pc, #88]	; (8004728 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80046d0:	2201      	movs	r2, #1
 80046d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80046d4:	f7fd fc88 	bl	8001fe8 <HAL_GetTick>
 80046d8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046da:	e008      	b.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80046dc:	f7fd fc84 	bl	8001fe8 <HAL_GetTick>
 80046e0:	4602      	mov	r2, r0
 80046e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046e4:	1ad3      	subs	r3, r2, r3
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d901      	bls.n	80046ee <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80046ea:	2303      	movs	r3, #3
 80046ec:	e09f      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80046ee:	4b0d      	ldr	r3, [pc, #52]	; (8004724 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d0f0      	beq.n	80046dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80046fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	f040 8095 	bne.w	800482c <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8004702:	4b0a      	ldr	r3, [pc, #40]	; (800472c <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004708:	f7fd fc6e 	bl	8001fe8 <HAL_GetTick>
 800470c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800470e:	e00f      	b.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8004710:	f7fd fc6a 	bl	8001fe8 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d908      	bls.n	8004730 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e085      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
 8004722:	bf00      	nop
 8004724:	40023800 	.word	0x40023800
 8004728:	42470068 	.word	0x42470068
 800472c:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004730:	4b41      	ldr	r3, [pc, #260]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004738:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800473c:	d0e8      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f003 0304 	and.w	r3, r3, #4
 8004746:	2b00      	cmp	r3, #0
 8004748:	d003      	beq.n	8004752 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800474e:	2b00      	cmp	r3, #0
 8004750:	d009      	beq.n	8004766 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800475a:	2b00      	cmp	r3, #0
 800475c:	d02b      	beq.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004762:	2b00      	cmp	r3, #0
 8004764:	d127      	bne.n	80047b6 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8004766:	4b34      	ldr	r3, [pc, #208]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004768:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800476c:	0c1b      	lsrs	r3, r3, #16
 800476e:	f003 0303 	and.w	r3, r3, #3
 8004772:	3301      	adds	r3, #1
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	699a      	ldr	r2, [r3, #24]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	69db      	ldr	r3, [r3, #28]
 8004780:	019b      	lsls	r3, r3, #6
 8004782:	431a      	orrs	r2, r3
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	085b      	lsrs	r3, r3, #1
 8004788:	3b01      	subs	r3, #1
 800478a:	041b      	lsls	r3, r3, #16
 800478c:	431a      	orrs	r2, r3
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004792:	061b      	lsls	r3, r3, #24
 8004794:	4928      	ldr	r1, [pc, #160]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004796:	4313      	orrs	r3, r2
 8004798:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800479c:	4b26      	ldr	r3, [pc, #152]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800479e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80047a2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047aa:	3b01      	subs	r3, #1
 80047ac:	021b      	lsls	r3, r3, #8
 80047ae:	4922      	ldr	r1, [pc, #136]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d01d      	beq.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x612>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047c6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80047ca:	d118      	bne.n	80047fe <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80047cc:	4b1a      	ldr	r3, [pc, #104]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80047ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80047d2:	0e1b      	lsrs	r3, r3, #24
 80047d4:	f003 030f 	and.w	r3, r3, #15
 80047d8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	699a      	ldr	r2, [r3, #24]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	019b      	lsls	r3, r3, #6
 80047e4:	431a      	orrs	r2, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	6a1b      	ldr	r3, [r3, #32]
 80047ea:	085b      	lsrs	r3, r3, #1
 80047ec:	3b01      	subs	r3, #1
 80047ee:	041b      	lsls	r3, r3, #16
 80047f0:	431a      	orrs	r2, r3
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	061b      	lsls	r3, r3, #24
 80047f6:	4910      	ldr	r1, [pc, #64]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80047f8:	4313      	orrs	r3, r2
 80047fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80047fe:	4b0f      	ldr	r3, [pc, #60]	; (800483c <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8004800:	2201      	movs	r2, #1
 8004802:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004804:	f7fd fbf0 	bl	8001fe8 <HAL_GetTick>
 8004808:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800480a:	e008      	b.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800480c:	f7fd fbec 	bl	8001fe8 <HAL_GetTick>
 8004810:	4602      	mov	r2, r0
 8004812:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004814:	1ad3      	subs	r3, r2, r3
 8004816:	2b02      	cmp	r3, #2
 8004818:	d901      	bls.n	800481e <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800481a:	2303      	movs	r3, #3
 800481c:	e007      	b.n	800482e <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800481e:	4b06      	ldr	r3, [pc, #24]	; (8004838 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004826:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800482a:	d1ef      	bne.n	800480c <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 800482c:	2300      	movs	r3, #0
}
 800482e:	4618      	mov	r0, r3
 8004830:	3730      	adds	r7, #48	; 0x30
 8004832:	46bd      	mov	sp, r7
 8004834:	bd80      	pop	{r7, pc}
 8004836:	bf00      	nop
 8004838:	40023800 	.word	0x40023800
 800483c:	42470070 	.word	0x42470070

08004840 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004840:	b480      	push	{r7}
 8004842:	b089      	sub	sp, #36	; 0x24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800484c:	2300      	movs	r3, #0
 800484e:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004850:	2300      	movs	r3, #0
 8004852:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004858:	2300      	movs	r3, #0
 800485a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800485c:	2300      	movs	r3, #0
 800485e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	3b01      	subs	r3, #1
 8004864:	2b07      	cmp	r3, #7
 8004866:	f200 8224 	bhi.w	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800486a:	a201      	add	r2, pc, #4	; (adr r2, 8004870 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 800486c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004870:	08004a73 	.word	0x08004a73
 8004874:	08004b9d 	.word	0x08004b9d
 8004878:	08004cb3 	.word	0x08004cb3
 800487c:	08004891 	.word	0x08004891
 8004880:	08004cb3 	.word	0x08004cb3
 8004884:	08004cb3 	.word	0x08004cb3
 8004888:	08004cb3 	.word	0x08004cb3
 800488c:	08004891 	.word	0x08004891
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8004890:	4ba8      	ldr	r3, [pc, #672]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004892:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004896:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 800489e:	613b      	str	r3, [r7, #16]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048a6:	f000 80d6 	beq.w	8004a56 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80048b0:	f200 80dd 	bhi.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048ba:	f000 809f 	beq.w	80049fc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80048be:	693b      	ldr	r3, [r7, #16]
 80048c0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80048c4:	f200 80d3 	bhi.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80048c8:	693b      	ldr	r3, [r7, #16]
 80048ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048ce:	d05b      	beq.n	8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80048d6:	f200 80ca 	bhi.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80048e0:	f000 80b6 	beq.w	8004a50 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80048e4:	693b      	ldr	r3, [r7, #16]
 80048e6:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80048ea:	f200 80c0 	bhi.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80048ee:	693b      	ldr	r3, [r7, #16]
 80048f0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048f4:	f000 8082 	beq.w	80049fc <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048fe:	f200 80b6 	bhi.w	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8004902:	693b      	ldr	r3, [r7, #16]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d004      	beq.n	8004912 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 8004908:	693b      	ldr	r3, [r7, #16]
 800490a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800490e:	d03b      	beq.n	8004988 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8004910:	e0ad      	b.n	8004a6e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004912:	4b88      	ldr	r3, [pc, #544]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004914:	685b      	ldr	r3, [r3, #4]
 8004916:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800491a:	2b00      	cmp	r3, #0
 800491c:	d109      	bne.n	8004932 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 800491e:	4b85      	ldr	r3, [pc, #532]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004924:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004928:	4a83      	ldr	r2, [pc, #524]	; (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800492a:	fbb2 f3f3 	udiv	r3, r2, r3
 800492e:	61bb      	str	r3, [r7, #24]
 8004930:	e008      	b.n	8004944 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8004932:	4b80      	ldr	r3, [pc, #512]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004938:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800493c:	4a7f      	ldr	r2, [pc, #508]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 800493e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004942:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8004944:	4b7b      	ldr	r3, [pc, #492]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800494a:	0e1b      	lsrs	r3, r3, #24
 800494c:	f003 030f 	and.w	r3, r3, #15
 8004950:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8004952:	4b78      	ldr	r3, [pc, #480]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004954:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004958:	099b      	lsrs	r3, r3, #6
 800495a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800495e:	69ba      	ldr	r2, [r7, #24]
 8004960:	fb03 f202 	mul.w	r2, r3, r2
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	fbb2 f3f3 	udiv	r3, r2, r3
 800496a:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 800496c:	4b71      	ldr	r3, [pc, #452]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800496e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	f003 031f 	and.w	r3, r3, #31
 8004978:	3301      	adds	r3, #1
 800497a:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 800497c:	69fa      	ldr	r2, [r7, #28]
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	fbb2 f3f3 	udiv	r3, r2, r3
 8004984:	61fb      	str	r3, [r7, #28]
          break;
 8004986:	e073      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004988:	4b6a      	ldr	r3, [pc, #424]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800498a:	685b      	ldr	r3, [r3, #4]
 800498c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004990:	2b00      	cmp	r3, #0
 8004992:	d109      	bne.n	80049a8 <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004994:	4b67      	ldr	r3, [pc, #412]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004996:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800499a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800499e:	4a66      	ldr	r2, [pc, #408]	; (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80049a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80049a4:	61bb      	str	r3, [r7, #24]
 80049a6:	e008      	b.n	80049ba <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80049a8:	4b62      	ldr	r3, [pc, #392]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80049aa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ae:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80049b2:	4a62      	ldr	r2, [pc, #392]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80049b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049b8:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80049ba:	4b5e      	ldr	r3, [pc, #376]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80049bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049c0:	0e1b      	lsrs	r3, r3, #24
 80049c2:	f003 030f 	and.w	r3, r3, #15
 80049c6:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 80049c8:	4b5a      	ldr	r3, [pc, #360]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80049ca:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80049ce:	099b      	lsrs	r3, r3, #6
 80049d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	fb03 f202 	mul.w	r2, r3, r2
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80049e0:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80049e2:	4b54      	ldr	r3, [pc, #336]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80049e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80049e8:	f003 031f 	and.w	r3, r3, #31
 80049ec:	3301      	adds	r3, #1
 80049ee:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80049f0:	69fa      	ldr	r2, [r7, #28]
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f8:	61fb      	str	r3, [r7, #28]
          break;
 80049fa:	e039      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 80049fc:	4b4d      	ldr	r3, [pc, #308]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d108      	bne.n	8004a1a <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004a08:	4b4a      	ldr	r3, [pc, #296]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a0a:	685b      	ldr	r3, [r3, #4]
 8004a0c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a10:	4a49      	ldr	r2, [pc, #292]	; (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a16:	61bb      	str	r3, [r7, #24]
 8004a18:	e007      	b.n	8004a2a <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8004a1a:	4b46      	ldr	r3, [pc, #280]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004a22:	4a46      	ldr	r2, [pc, #280]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004a24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a28:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8004a2a:	4b42      	ldr	r3, [pc, #264]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a2c:	685b      	ldr	r3, [r3, #4]
 8004a2e:	0f1b      	lsrs	r3, r3, #28
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 8004a36:	4b3f      	ldr	r3, [pc, #252]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	099b      	lsrs	r3, r3, #6
 8004a3c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a40:	69ba      	ldr	r2, [r7, #24]
 8004a42:	fb03 f202 	mul.w	r2, r3, r2
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a4c:	61fb      	str	r3, [r7, #28]
          break;
 8004a4e:	e00f      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8004a50:	4b3b      	ldr	r3, [pc, #236]	; (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004a52:	61fb      	str	r3, [r7, #28]
          break;
 8004a54:	e00c      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8004a56:	4b37      	ldr	r3, [pc, #220]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d102      	bne.n	8004a68 <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8004a62:	4b35      	ldr	r3, [pc, #212]	; (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004a64:	61fb      	str	r3, [r7, #28]
          break;
 8004a66:	e003      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8004a68:	4b34      	ldr	r3, [pc, #208]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004a6a:	61fb      	str	r3, [r7, #28]
          break;
 8004a6c:	e000      	b.n	8004a70 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8004a6e:	bf00      	nop
        }
      }
      break;
 8004a70:	e11f      	b.n	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8004a72:	4b30      	ldr	r3, [pc, #192]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004a74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004a78:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004a84:	d079      	beq.n	8004b7a <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8004a8c:	f200 8082 	bhi.w	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a96:	d03c      	beq.n	8004b12 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004a9e:	d879      	bhi.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d006      	beq.n	8004ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004aac:	d172      	bne.n	8004b94 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004aae:	4b24      	ldr	r3, [pc, #144]	; (8004b40 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8004ab0:	61fb      	str	r3, [r7, #28]
          break;
 8004ab2:	e072      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004ab4:	4b1f      	ldr	r3, [pc, #124]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004ab6:	685b      	ldr	r3, [r3, #4]
 8004ab8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004abc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004ac0:	d109      	bne.n	8004ad6 <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004ac2:	4b1c      	ldr	r3, [pc, #112]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004ac8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004acc:	4a1b      	ldr	r2, [pc, #108]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad2:	61bb      	str	r3, [r7, #24]
 8004ad4:	e008      	b.n	8004ae8 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004ad6:	4b17      	ldr	r3, [pc, #92]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004ad8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004adc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004ae0:	4a15      	ldr	r2, [pc, #84]	; (8004b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8004ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ae6:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004ae8:	4b12      	ldr	r3, [pc, #72]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004aea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004aee:	099b      	lsrs	r3, r3, #6
 8004af0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	fb02 f303 	mul.w	r3, r2, r3
 8004afa:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004afc:	4b0d      	ldr	r3, [pc, #52]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004afe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b02:	0f1b      	lsrs	r3, r3, #28
 8004b04:	f003 0307 	and.w	r3, r3, #7
 8004b08:	68ba      	ldr	r2, [r7, #8]
 8004b0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b0e:	61fb      	str	r3, [r7, #28]
          break;
 8004b10:	e043      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004b12:	4b08      	ldr	r3, [pc, #32]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b1e:	d111      	bne.n	8004b44 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004b20:	4b04      	ldr	r3, [pc, #16]	; (8004b34 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8004b22:	685b      	ldr	r3, [r3, #4]
 8004b24:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b28:	4a04      	ldr	r2, [pc, #16]	; (8004b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8004b2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b2e:	61bb      	str	r3, [r7, #24]
 8004b30:	e010      	b.n	8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8004b32:	bf00      	nop
 8004b34:	40023800 	.word	0x40023800
 8004b38:	00f42400 	.word	0x00f42400
 8004b3c:	007a1200 	.word	0x007a1200
 8004b40:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004b44:	4b5e      	ldr	r3, [pc, #376]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b4c:	4a5d      	ldr	r2, [pc, #372]	; (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004b4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b52:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004b54:	4b5a      	ldr	r3, [pc, #360]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004b56:	685b      	ldr	r3, [r3, #4]
 8004b58:	099b      	lsrs	r3, r3, #6
 8004b5a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	fb02 f303 	mul.w	r3, r2, r3
 8004b64:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004b66:	4b56      	ldr	r3, [pc, #344]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004b68:	685b      	ldr	r3, [r3, #4]
 8004b6a:	0f1b      	lsrs	r3, r3, #28
 8004b6c:	f003 0307 	and.w	r3, r3, #7
 8004b70:	68ba      	ldr	r2, [r7, #8]
 8004b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b76:	61fb      	str	r3, [r7, #28]
          break;
 8004b78:	e00f      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004b7a:	4b51      	ldr	r3, [pc, #324]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b82:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004b86:	d102      	bne.n	8004b8e <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8004b88:	4b4f      	ldr	r3, [pc, #316]	; (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004b8a:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004b8c:	e005      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8004b8e:	4b4d      	ldr	r3, [pc, #308]	; (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004b90:	61fb      	str	r3, [r7, #28]
          break;
 8004b92:	e002      	b.n	8004b9a <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	61fb      	str	r3, [r7, #28]
          break;
 8004b98:	bf00      	nop
        }
      }
      break;
 8004b9a:	e08a      	b.n	8004cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8004b9c:	4b48      	ldr	r3, [pc, #288]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004b9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004ba2:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8004ba6:	60fb      	str	r3, [r7, #12]
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004bae:	d06f      	beq.n	8004c90 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8004bb6:	d878      	bhi.n	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bbe:	d03c      	beq.n	8004c3a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004bc6:	d870      	bhi.n	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d006      	beq.n	8004bdc <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004bd4:	d169      	bne.n	8004caa <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004bd6:	4b3d      	ldr	r3, [pc, #244]	; (8004ccc <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8004bd8:	61fb      	str	r3, [r7, #28]
          break;
 8004bda:	e069      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004bdc:	4b38      	ldr	r3, [pc, #224]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004be4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004be8:	d109      	bne.n	8004bfe <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004bea:	4b35      	ldr	r3, [pc, #212]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004bf0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004bf4:	4a34      	ldr	r2, [pc, #208]	; (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004bf6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bfa:	61bb      	str	r3, [r7, #24]
 8004bfc:	e008      	b.n	8004c10 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004bfe:	4b30      	ldr	r3, [pc, #192]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c00:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c04:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c08:	4a2e      	ldr	r2, [pc, #184]	; (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004c0a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c0e:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004c10:	4b2b      	ldr	r3, [pc, #172]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c12:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c16:	099b      	lsrs	r3, r3, #6
 8004c18:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c1c:	69bb      	ldr	r3, [r7, #24]
 8004c1e:	fb02 f303 	mul.w	r3, r2, r3
 8004c22:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004c24:	4b26      	ldr	r3, [pc, #152]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c26:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004c2a:	0f1b      	lsrs	r3, r3, #28
 8004c2c:	f003 0307 	and.w	r3, r3, #7
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c36:	61fb      	str	r3, [r7, #28]
          break;
 8004c38:	e03a      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c3a:	4b21      	ldr	r3, [pc, #132]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c42:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c46:	d108      	bne.n	8004c5a <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c48:	4b1d      	ldr	r3, [pc, #116]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c4a:	685b      	ldr	r3, [r3, #4]
 8004c4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c50:	4a1d      	ldr	r2, [pc, #116]	; (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004c52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c56:	61bb      	str	r3, [r7, #24]
 8004c58:	e007      	b.n	8004c6a <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8004c5a:	4b19      	ldr	r3, [pc, #100]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c5c:	685b      	ldr	r3, [r3, #4]
 8004c5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004c62:	4a18      	ldr	r2, [pc, #96]	; (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004c64:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c68:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8004c6a:	4b15      	ldr	r3, [pc, #84]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c6c:	685b      	ldr	r3, [r3, #4]
 8004c6e:	099b      	lsrs	r3, r3, #6
 8004c70:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c74:	69bb      	ldr	r3, [r7, #24]
 8004c76:	fb02 f303 	mul.w	r3, r2, r3
 8004c7a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8004c7c:	4b10      	ldr	r3, [pc, #64]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	0f1b      	lsrs	r3, r3, #28
 8004c82:	f003 0307 	and.w	r3, r3, #7
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c8c:	61fb      	str	r3, [r7, #28]
          break;
 8004c8e:	e00f      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004c90:	4b0b      	ldr	r3, [pc, #44]	; (8004cc0 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004c98:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004c9c:	d102      	bne.n	8004ca4 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8004c9e:	4b0a      	ldr	r3, [pc, #40]	; (8004cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8004ca0:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8004ca2:	e005      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8004ca4:	4b07      	ldr	r3, [pc, #28]	; (8004cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8004ca6:	61fb      	str	r3, [r7, #28]
          break;
 8004ca8:	e002      	b.n	8004cb0 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	61fb      	str	r3, [r7, #28]
          break;
 8004cae:	bf00      	nop
        }
      }
      break;
 8004cb0:	bf00      	nop
    }
  }
  return frequency;
 8004cb2:	69fb      	ldr	r3, [r7, #28]
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3724      	adds	r7, #36	; 0x24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr
 8004cc0:	40023800 	.word	0x40023800
 8004cc4:	00f42400 	.word	0x00f42400
 8004cc8:	007a1200 	.word	0x007a1200
 8004ccc:	00bb8000 	.word	0x00bb8000

08004cd0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004cd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004cd4:	b0ae      	sub	sp, #184	; 0xb8
 8004cd6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8004cde:	2300      	movs	r3, #0
 8004ce0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004ce4:	2300      	movs	r3, #0
 8004ce6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004cea:	2300      	movs	r3, #0
 8004cec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004cf6:	4bcb      	ldr	r3, [pc, #812]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004cf8:	689b      	ldr	r3, [r3, #8]
 8004cfa:	f003 030c 	and.w	r3, r3, #12
 8004cfe:	2b0c      	cmp	r3, #12
 8004d00:	f200 8206 	bhi.w	8005110 <HAL_RCC_GetSysClockFreq+0x440>
 8004d04:	a201      	add	r2, pc, #4	; (adr r2, 8004d0c <HAL_RCC_GetSysClockFreq+0x3c>)
 8004d06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d0a:	bf00      	nop
 8004d0c:	08004d41 	.word	0x08004d41
 8004d10:	08005111 	.word	0x08005111
 8004d14:	08005111 	.word	0x08005111
 8004d18:	08005111 	.word	0x08005111
 8004d1c:	08004d49 	.word	0x08004d49
 8004d20:	08005111 	.word	0x08005111
 8004d24:	08005111 	.word	0x08005111
 8004d28:	08005111 	.word	0x08005111
 8004d2c:	08004d51 	.word	0x08004d51
 8004d30:	08005111 	.word	0x08005111
 8004d34:	08005111 	.word	0x08005111
 8004d38:	08005111 	.word	0x08005111
 8004d3c:	08004f41 	.word	0x08004f41
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004d40:	4bb9      	ldr	r3, [pc, #740]	; (8005028 <HAL_RCC_GetSysClockFreq+0x358>)
 8004d42:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8004d46:	e1e7      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004d48:	4bb8      	ldr	r3, [pc, #736]	; (800502c <HAL_RCC_GetSysClockFreq+0x35c>)
 8004d4a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004d4e:	e1e3      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004d50:	4bb4      	ldr	r3, [pc, #720]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004d58:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004d5c:	4bb1      	ldr	r3, [pc, #708]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d071      	beq.n	8004e4c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004d68:	4bae      	ldr	r3, [pc, #696]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	099b      	lsrs	r3, r3, #6
 8004d6e:	2200      	movs	r2, #0
 8004d70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004d74:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004d78:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004d7c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d80:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004d84:	2300      	movs	r3, #0
 8004d86:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004d8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004d8e:	4622      	mov	r2, r4
 8004d90:	462b      	mov	r3, r5
 8004d92:	f04f 0000 	mov.w	r0, #0
 8004d96:	f04f 0100 	mov.w	r1, #0
 8004d9a:	0159      	lsls	r1, r3, #5
 8004d9c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004da0:	0150      	lsls	r0, r2, #5
 8004da2:	4602      	mov	r2, r0
 8004da4:	460b      	mov	r3, r1
 8004da6:	4621      	mov	r1, r4
 8004da8:	1a51      	subs	r1, r2, r1
 8004daa:	6439      	str	r1, [r7, #64]	; 0x40
 8004dac:	4629      	mov	r1, r5
 8004dae:	eb63 0301 	sbc.w	r3, r3, r1
 8004db2:	647b      	str	r3, [r7, #68]	; 0x44
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	f04f 0300 	mov.w	r3, #0
 8004dbc:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8004dc0:	4649      	mov	r1, r9
 8004dc2:	018b      	lsls	r3, r1, #6
 8004dc4:	4641      	mov	r1, r8
 8004dc6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004dca:	4641      	mov	r1, r8
 8004dcc:	018a      	lsls	r2, r1, #6
 8004dce:	4641      	mov	r1, r8
 8004dd0:	1a51      	subs	r1, r2, r1
 8004dd2:	63b9      	str	r1, [r7, #56]	; 0x38
 8004dd4:	4649      	mov	r1, r9
 8004dd6:	eb63 0301 	sbc.w	r3, r3, r1
 8004dda:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ddc:	f04f 0200 	mov.w	r2, #0
 8004de0:	f04f 0300 	mov.w	r3, #0
 8004de4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004de8:	4649      	mov	r1, r9
 8004dea:	00cb      	lsls	r3, r1, #3
 8004dec:	4641      	mov	r1, r8
 8004dee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004df2:	4641      	mov	r1, r8
 8004df4:	00ca      	lsls	r2, r1, #3
 8004df6:	4610      	mov	r0, r2
 8004df8:	4619      	mov	r1, r3
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	4622      	mov	r2, r4
 8004dfe:	189b      	adds	r3, r3, r2
 8004e00:	633b      	str	r3, [r7, #48]	; 0x30
 8004e02:	462b      	mov	r3, r5
 8004e04:	460a      	mov	r2, r1
 8004e06:	eb42 0303 	adc.w	r3, r2, r3
 8004e0a:	637b      	str	r3, [r7, #52]	; 0x34
 8004e0c:	f04f 0200 	mov.w	r2, #0
 8004e10:	f04f 0300 	mov.w	r3, #0
 8004e14:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e18:	4629      	mov	r1, r5
 8004e1a:	024b      	lsls	r3, r1, #9
 8004e1c:	4621      	mov	r1, r4
 8004e1e:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004e22:	4621      	mov	r1, r4
 8004e24:	024a      	lsls	r2, r1, #9
 8004e26:	4610      	mov	r0, r2
 8004e28:	4619      	mov	r1, r3
 8004e2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004e2e:	2200      	movs	r2, #0
 8004e30:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004e34:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004e38:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8004e3c:	f7fb ff1c 	bl	8000c78 <__aeabi_uldivmod>
 8004e40:	4602      	mov	r2, r0
 8004e42:	460b      	mov	r3, r1
 8004e44:	4613      	mov	r3, r2
 8004e46:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004e4a:	e067      	b.n	8004f1c <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e4c:	4b75      	ldr	r3, [pc, #468]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	099b      	lsrs	r3, r3, #6
 8004e52:	2200      	movs	r2, #0
 8004e54:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004e58:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8004e5c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004e60:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e64:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e66:	2300      	movs	r3, #0
 8004e68:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004e6a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8004e6e:	4622      	mov	r2, r4
 8004e70:	462b      	mov	r3, r5
 8004e72:	f04f 0000 	mov.w	r0, #0
 8004e76:	f04f 0100 	mov.w	r1, #0
 8004e7a:	0159      	lsls	r1, r3, #5
 8004e7c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e80:	0150      	lsls	r0, r2, #5
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4621      	mov	r1, r4
 8004e88:	1a51      	subs	r1, r2, r1
 8004e8a:	62b9      	str	r1, [r7, #40]	; 0x28
 8004e8c:	4629      	mov	r1, r5
 8004e8e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e92:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e94:	f04f 0200 	mov.w	r2, #0
 8004e98:	f04f 0300 	mov.w	r3, #0
 8004e9c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8004ea0:	4649      	mov	r1, r9
 8004ea2:	018b      	lsls	r3, r1, #6
 8004ea4:	4641      	mov	r1, r8
 8004ea6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004eaa:	4641      	mov	r1, r8
 8004eac:	018a      	lsls	r2, r1, #6
 8004eae:	4641      	mov	r1, r8
 8004eb0:	ebb2 0a01 	subs.w	sl, r2, r1
 8004eb4:	4649      	mov	r1, r9
 8004eb6:	eb63 0b01 	sbc.w	fp, r3, r1
 8004eba:	f04f 0200 	mov.w	r2, #0
 8004ebe:	f04f 0300 	mov.w	r3, #0
 8004ec2:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004ec6:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004eca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004ece:	4692      	mov	sl, r2
 8004ed0:	469b      	mov	fp, r3
 8004ed2:	4623      	mov	r3, r4
 8004ed4:	eb1a 0303 	adds.w	r3, sl, r3
 8004ed8:	623b      	str	r3, [r7, #32]
 8004eda:	462b      	mov	r3, r5
 8004edc:	eb4b 0303 	adc.w	r3, fp, r3
 8004ee0:	627b      	str	r3, [r7, #36]	; 0x24
 8004ee2:	f04f 0200 	mov.w	r2, #0
 8004ee6:	f04f 0300 	mov.w	r3, #0
 8004eea:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8004eee:	4629      	mov	r1, r5
 8004ef0:	028b      	lsls	r3, r1, #10
 8004ef2:	4621      	mov	r1, r4
 8004ef4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ef8:	4621      	mov	r1, r4
 8004efa:	028a      	lsls	r2, r1, #10
 8004efc:	4610      	mov	r0, r2
 8004efe:	4619      	mov	r1, r3
 8004f00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004f04:	2200      	movs	r2, #0
 8004f06:	673b      	str	r3, [r7, #112]	; 0x70
 8004f08:	677a      	str	r2, [r7, #116]	; 0x74
 8004f0a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8004f0e:	f7fb feb3 	bl	8000c78 <__aeabi_uldivmod>
 8004f12:	4602      	mov	r2, r0
 8004f14:	460b      	mov	r3, r1
 8004f16:	4613      	mov	r3, r2
 8004f18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004f1c:	4b41      	ldr	r3, [pc, #260]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	0c1b      	lsrs	r3, r3, #16
 8004f22:	f003 0303 	and.w	r3, r3, #3
 8004f26:	3301      	adds	r3, #1
 8004f28:	005b      	lsls	r3, r3, #1
 8004f2a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8004f2e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004f32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f3a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004f3e:	e0eb      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004f40:	4b38      	ldr	r3, [pc, #224]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f42:	685b      	ldr	r3, [r3, #4]
 8004f44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004f48:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004f4c:	4b35      	ldr	r3, [pc, #212]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d06b      	beq.n	8005030 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f58:	4b32      	ldr	r3, [pc, #200]	; (8005024 <HAL_RCC_GetSysClockFreq+0x354>)
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	099b      	lsrs	r3, r3, #6
 8004f5e:	2200      	movs	r2, #0
 8004f60:	66bb      	str	r3, [r7, #104]	; 0x68
 8004f62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004f64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f6a:	663b      	str	r3, [r7, #96]	; 0x60
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	667b      	str	r3, [r7, #100]	; 0x64
 8004f70:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004f74:	4622      	mov	r2, r4
 8004f76:	462b      	mov	r3, r5
 8004f78:	f04f 0000 	mov.w	r0, #0
 8004f7c:	f04f 0100 	mov.w	r1, #0
 8004f80:	0159      	lsls	r1, r3, #5
 8004f82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f86:	0150      	lsls	r0, r2, #5
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	4621      	mov	r1, r4
 8004f8e:	1a51      	subs	r1, r2, r1
 8004f90:	61b9      	str	r1, [r7, #24]
 8004f92:	4629      	mov	r1, r5
 8004f94:	eb63 0301 	sbc.w	r3, r3, r1
 8004f98:	61fb      	str	r3, [r7, #28]
 8004f9a:	f04f 0200 	mov.w	r2, #0
 8004f9e:	f04f 0300 	mov.w	r3, #0
 8004fa2:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004fa6:	4659      	mov	r1, fp
 8004fa8:	018b      	lsls	r3, r1, #6
 8004faa:	4651      	mov	r1, sl
 8004fac:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004fb0:	4651      	mov	r1, sl
 8004fb2:	018a      	lsls	r2, r1, #6
 8004fb4:	4651      	mov	r1, sl
 8004fb6:	ebb2 0801 	subs.w	r8, r2, r1
 8004fba:	4659      	mov	r1, fp
 8004fbc:	eb63 0901 	sbc.w	r9, r3, r1
 8004fc0:	f04f 0200 	mov.w	r2, #0
 8004fc4:	f04f 0300 	mov.w	r3, #0
 8004fc8:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004fcc:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004fd0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004fd4:	4690      	mov	r8, r2
 8004fd6:	4699      	mov	r9, r3
 8004fd8:	4623      	mov	r3, r4
 8004fda:	eb18 0303 	adds.w	r3, r8, r3
 8004fde:	613b      	str	r3, [r7, #16]
 8004fe0:	462b      	mov	r3, r5
 8004fe2:	eb49 0303 	adc.w	r3, r9, r3
 8004fe6:	617b      	str	r3, [r7, #20]
 8004fe8:	f04f 0200 	mov.w	r2, #0
 8004fec:	f04f 0300 	mov.w	r3, #0
 8004ff0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004ff4:	4629      	mov	r1, r5
 8004ff6:	024b      	lsls	r3, r1, #9
 8004ff8:	4621      	mov	r1, r4
 8004ffa:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ffe:	4621      	mov	r1, r4
 8005000:	024a      	lsls	r2, r1, #9
 8005002:	4610      	mov	r0, r2
 8005004:	4619      	mov	r1, r3
 8005006:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800500a:	2200      	movs	r2, #0
 800500c:	65bb      	str	r3, [r7, #88]	; 0x58
 800500e:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005010:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005014:	f7fb fe30 	bl	8000c78 <__aeabi_uldivmod>
 8005018:	4602      	mov	r2, r0
 800501a:	460b      	mov	r3, r1
 800501c:	4613      	mov	r3, r2
 800501e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005022:	e065      	b.n	80050f0 <HAL_RCC_GetSysClockFreq+0x420>
 8005024:	40023800 	.word	0x40023800
 8005028:	00f42400 	.word	0x00f42400
 800502c:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005030:	4b3d      	ldr	r3, [pc, #244]	; (8005128 <HAL_RCC_GetSysClockFreq+0x458>)
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	099b      	lsrs	r3, r3, #6
 8005036:	2200      	movs	r2, #0
 8005038:	4618      	mov	r0, r3
 800503a:	4611      	mov	r1, r2
 800503c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005040:	653b      	str	r3, [r7, #80]	; 0x50
 8005042:	2300      	movs	r3, #0
 8005044:	657b      	str	r3, [r7, #84]	; 0x54
 8005046:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800504a:	4642      	mov	r2, r8
 800504c:	464b      	mov	r3, r9
 800504e:	f04f 0000 	mov.w	r0, #0
 8005052:	f04f 0100 	mov.w	r1, #0
 8005056:	0159      	lsls	r1, r3, #5
 8005058:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800505c:	0150      	lsls	r0, r2, #5
 800505e:	4602      	mov	r2, r0
 8005060:	460b      	mov	r3, r1
 8005062:	4641      	mov	r1, r8
 8005064:	1a51      	subs	r1, r2, r1
 8005066:	60b9      	str	r1, [r7, #8]
 8005068:	4649      	mov	r1, r9
 800506a:	eb63 0301 	sbc.w	r3, r3, r1
 800506e:	60fb      	str	r3, [r7, #12]
 8005070:	f04f 0200 	mov.w	r2, #0
 8005074:	f04f 0300 	mov.w	r3, #0
 8005078:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800507c:	4659      	mov	r1, fp
 800507e:	018b      	lsls	r3, r1, #6
 8005080:	4651      	mov	r1, sl
 8005082:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005086:	4651      	mov	r1, sl
 8005088:	018a      	lsls	r2, r1, #6
 800508a:	4651      	mov	r1, sl
 800508c:	1a54      	subs	r4, r2, r1
 800508e:	4659      	mov	r1, fp
 8005090:	eb63 0501 	sbc.w	r5, r3, r1
 8005094:	f04f 0200 	mov.w	r2, #0
 8005098:	f04f 0300 	mov.w	r3, #0
 800509c:	00eb      	lsls	r3, r5, #3
 800509e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80050a2:	00e2      	lsls	r2, r4, #3
 80050a4:	4614      	mov	r4, r2
 80050a6:	461d      	mov	r5, r3
 80050a8:	4643      	mov	r3, r8
 80050aa:	18e3      	adds	r3, r4, r3
 80050ac:	603b      	str	r3, [r7, #0]
 80050ae:	464b      	mov	r3, r9
 80050b0:	eb45 0303 	adc.w	r3, r5, r3
 80050b4:	607b      	str	r3, [r7, #4]
 80050b6:	f04f 0200 	mov.w	r2, #0
 80050ba:	f04f 0300 	mov.w	r3, #0
 80050be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80050c2:	4629      	mov	r1, r5
 80050c4:	028b      	lsls	r3, r1, #10
 80050c6:	4621      	mov	r1, r4
 80050c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80050cc:	4621      	mov	r1, r4
 80050ce:	028a      	lsls	r2, r1, #10
 80050d0:	4610      	mov	r0, r2
 80050d2:	4619      	mov	r1, r3
 80050d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80050d8:	2200      	movs	r2, #0
 80050da:	64bb      	str	r3, [r7, #72]	; 0x48
 80050dc:	64fa      	str	r2, [r7, #76]	; 0x4c
 80050de:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80050e2:	f7fb fdc9 	bl	8000c78 <__aeabi_uldivmod>
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	4613      	mov	r3, r2
 80050ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80050f0:	4b0d      	ldr	r3, [pc, #52]	; (8005128 <HAL_RCC_GetSysClockFreq+0x458>)
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	0f1b      	lsrs	r3, r3, #28
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80050fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005102:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005106:	fbb2 f3f3 	udiv	r3, r2, r3
 800510a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800510e:	e003      	b.n	8005118 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005110:	4b06      	ldr	r3, [pc, #24]	; (800512c <HAL_RCC_GetSysClockFreq+0x45c>)
 8005112:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005116:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005118:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 800511c:	4618      	mov	r0, r3
 800511e:	37b8      	adds	r7, #184	; 0xb8
 8005120:	46bd      	mov	sp, r7
 8005122:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005126:	bf00      	nop
 8005128:	40023800 	.word	0x40023800
 800512c:	00f42400 	.word	0x00f42400

08005130 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e28d      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	f000 8083 	beq.w	8005256 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005150:	4b94      	ldr	r3, [pc, #592]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 030c 	and.w	r3, r3, #12
 8005158:	2b04      	cmp	r3, #4
 800515a:	d019      	beq.n	8005190 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800515c:	4b91      	ldr	r3, [pc, #580]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005164:	2b08      	cmp	r3, #8
 8005166:	d106      	bne.n	8005176 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005168:	4b8e      	ldr	r3, [pc, #568]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 800516a:	685b      	ldr	r3, [r3, #4]
 800516c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005170:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005174:	d00c      	beq.n	8005190 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005176:	4b8b      	ldr	r3, [pc, #556]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005178:	689b      	ldr	r3, [r3, #8]
 800517a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800517e:	2b0c      	cmp	r3, #12
 8005180:	d112      	bne.n	80051a8 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005182:	4b88      	ldr	r3, [pc, #544]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800518a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800518e:	d10b      	bne.n	80051a8 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005190:	4b84      	ldr	r3, [pc, #528]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005198:	2b00      	cmp	r3, #0
 800519a:	d05b      	beq.n	8005254 <HAL_RCC_OscConfig+0x124>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	685b      	ldr	r3, [r3, #4]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d157      	bne.n	8005254 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80051a4:	2301      	movs	r3, #1
 80051a6:	e25a      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	685b      	ldr	r3, [r3, #4]
 80051ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80051b0:	d106      	bne.n	80051c0 <HAL_RCC_OscConfig+0x90>
 80051b2:	4b7c      	ldr	r3, [pc, #496]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	4a7b      	ldr	r2, [pc, #492]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051bc:	6013      	str	r3, [r2, #0]
 80051be:	e01d      	b.n	80051fc <HAL_RCC_OscConfig+0xcc>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	685b      	ldr	r3, [r3, #4]
 80051c4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80051c8:	d10c      	bne.n	80051e4 <HAL_RCC_OscConfig+0xb4>
 80051ca:	4b76      	ldr	r3, [pc, #472]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a75      	ldr	r2, [pc, #468]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051d0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051d4:	6013      	str	r3, [r2, #0]
 80051d6:	4b73      	ldr	r3, [pc, #460]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4a72      	ldr	r2, [pc, #456]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	e00b      	b.n	80051fc <HAL_RCC_OscConfig+0xcc>
 80051e4:	4b6f      	ldr	r3, [pc, #444]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	4a6e      	ldr	r2, [pc, #440]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051ea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051ee:	6013      	str	r3, [r2, #0]
 80051f0:	4b6c      	ldr	r3, [pc, #432]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	4a6b      	ldr	r2, [pc, #428]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80051f6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	2b00      	cmp	r3, #0
 8005202:	d013      	beq.n	800522c <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005204:	f7fc fef0 	bl	8001fe8 <HAL_GetTick>
 8005208:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800520a:	e008      	b.n	800521e <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800520c:	f7fc feec 	bl	8001fe8 <HAL_GetTick>
 8005210:	4602      	mov	r2, r0
 8005212:	693b      	ldr	r3, [r7, #16]
 8005214:	1ad3      	subs	r3, r2, r3
 8005216:	2b64      	cmp	r3, #100	; 0x64
 8005218:	d901      	bls.n	800521e <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800521a:	2303      	movs	r3, #3
 800521c:	e21f      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800521e:	4b61      	ldr	r3, [pc, #388]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005226:	2b00      	cmp	r3, #0
 8005228:	d0f0      	beq.n	800520c <HAL_RCC_OscConfig+0xdc>
 800522a:	e014      	b.n	8005256 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800522c:	f7fc fedc 	bl	8001fe8 <HAL_GetTick>
 8005230:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005232:	e008      	b.n	8005246 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005234:	f7fc fed8 	bl	8001fe8 <HAL_GetTick>
 8005238:	4602      	mov	r2, r0
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	1ad3      	subs	r3, r2, r3
 800523e:	2b64      	cmp	r3, #100	; 0x64
 8005240:	d901      	bls.n	8005246 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005242:	2303      	movs	r3, #3
 8005244:	e20b      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005246:	4b57      	ldr	r3, [pc, #348]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800524e:	2b00      	cmp	r3, #0
 8005250:	d1f0      	bne.n	8005234 <HAL_RCC_OscConfig+0x104>
 8005252:	e000      	b.n	8005256 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005254:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b00      	cmp	r3, #0
 8005260:	d06f      	beq.n	8005342 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005262:	4b50      	ldr	r3, [pc, #320]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 030c 	and.w	r3, r3, #12
 800526a:	2b00      	cmp	r3, #0
 800526c:	d017      	beq.n	800529e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800526e:	4b4d      	ldr	r3, [pc, #308]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005270:	689b      	ldr	r3, [r3, #8]
 8005272:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005276:	2b08      	cmp	r3, #8
 8005278:	d105      	bne.n	8005286 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800527a:	4b4a      	ldr	r3, [pc, #296]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d00b      	beq.n	800529e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005286:	4b47      	ldr	r3, [pc, #284]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800528e:	2b0c      	cmp	r3, #12
 8005290:	d11c      	bne.n	80052cc <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005292:	4b44      	ldr	r3, [pc, #272]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800529a:	2b00      	cmp	r3, #0
 800529c:	d116      	bne.n	80052cc <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800529e:	4b41      	ldr	r3, [pc, #260]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0302 	and.w	r3, r3, #2
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d005      	beq.n	80052b6 <HAL_RCC_OscConfig+0x186>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	68db      	ldr	r3, [r3, #12]
 80052ae:	2b01      	cmp	r3, #1
 80052b0:	d001      	beq.n	80052b6 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80052b2:	2301      	movs	r3, #1
 80052b4:	e1d3      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052b6:	4b3b      	ldr	r3, [pc, #236]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	691b      	ldr	r3, [r3, #16]
 80052c2:	00db      	lsls	r3, r3, #3
 80052c4:	4937      	ldr	r1, [pc, #220]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80052c6:	4313      	orrs	r3, r2
 80052c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80052ca:	e03a      	b.n	8005342 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d020      	beq.n	8005316 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052d4:	4b34      	ldr	r3, [pc, #208]	; (80053a8 <HAL_RCC_OscConfig+0x278>)
 80052d6:	2201      	movs	r2, #1
 80052d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052da:	f7fc fe85 	bl	8001fe8 <HAL_GetTick>
 80052de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052e0:	e008      	b.n	80052f4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052e2:	f7fc fe81 	bl	8001fe8 <HAL_GetTick>
 80052e6:	4602      	mov	r2, r0
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	1ad3      	subs	r3, r2, r3
 80052ec:	2b02      	cmp	r3, #2
 80052ee:	d901      	bls.n	80052f4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80052f0:	2303      	movs	r3, #3
 80052f2:	e1b4      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052f4:	4b2b      	ldr	r3, [pc, #172]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0302 	and.w	r3, r3, #2
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d0f0      	beq.n	80052e2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005300:	4b28      	ldr	r3, [pc, #160]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	691b      	ldr	r3, [r3, #16]
 800530c:	00db      	lsls	r3, r3, #3
 800530e:	4925      	ldr	r1, [pc, #148]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005310:	4313      	orrs	r3, r2
 8005312:	600b      	str	r3, [r1, #0]
 8005314:	e015      	b.n	8005342 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005316:	4b24      	ldr	r3, [pc, #144]	; (80053a8 <HAL_RCC_OscConfig+0x278>)
 8005318:	2200      	movs	r2, #0
 800531a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800531c:	f7fc fe64 	bl	8001fe8 <HAL_GetTick>
 8005320:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005322:	e008      	b.n	8005336 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005324:	f7fc fe60 	bl	8001fe8 <HAL_GetTick>
 8005328:	4602      	mov	r2, r0
 800532a:	693b      	ldr	r3, [r7, #16]
 800532c:	1ad3      	subs	r3, r2, r3
 800532e:	2b02      	cmp	r3, #2
 8005330:	d901      	bls.n	8005336 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005332:	2303      	movs	r3, #3
 8005334:	e193      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005336:	4b1b      	ldr	r3, [pc, #108]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f003 0302 	and.w	r3, r3, #2
 800533e:	2b00      	cmp	r3, #0
 8005340:	d1f0      	bne.n	8005324 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f003 0308 	and.w	r3, r3, #8
 800534a:	2b00      	cmp	r3, #0
 800534c:	d036      	beq.n	80053bc <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	695b      	ldr	r3, [r3, #20]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d016      	beq.n	8005384 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005356:	4b15      	ldr	r3, [pc, #84]	; (80053ac <HAL_RCC_OscConfig+0x27c>)
 8005358:	2201      	movs	r2, #1
 800535a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800535c:	f7fc fe44 	bl	8001fe8 <HAL_GetTick>
 8005360:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005362:	e008      	b.n	8005376 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005364:	f7fc fe40 	bl	8001fe8 <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	2b02      	cmp	r3, #2
 8005370:	d901      	bls.n	8005376 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005372:	2303      	movs	r3, #3
 8005374:	e173      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005376:	4b0b      	ldr	r3, [pc, #44]	; (80053a4 <HAL_RCC_OscConfig+0x274>)
 8005378:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800537a:	f003 0302 	and.w	r3, r3, #2
 800537e:	2b00      	cmp	r3, #0
 8005380:	d0f0      	beq.n	8005364 <HAL_RCC_OscConfig+0x234>
 8005382:	e01b      	b.n	80053bc <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005384:	4b09      	ldr	r3, [pc, #36]	; (80053ac <HAL_RCC_OscConfig+0x27c>)
 8005386:	2200      	movs	r2, #0
 8005388:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800538a:	f7fc fe2d 	bl	8001fe8 <HAL_GetTick>
 800538e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005390:	e00e      	b.n	80053b0 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005392:	f7fc fe29 	bl	8001fe8 <HAL_GetTick>
 8005396:	4602      	mov	r2, r0
 8005398:	693b      	ldr	r3, [r7, #16]
 800539a:	1ad3      	subs	r3, r2, r3
 800539c:	2b02      	cmp	r3, #2
 800539e:	d907      	bls.n	80053b0 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80053a0:	2303      	movs	r3, #3
 80053a2:	e15c      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
 80053a4:	40023800 	.word	0x40023800
 80053a8:	42470000 	.word	0x42470000
 80053ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80053b0:	4b8a      	ldr	r3, [pc, #552]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80053b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80053b4:	f003 0302 	and.w	r3, r3, #2
 80053b8:	2b00      	cmp	r3, #0
 80053ba:	d1ea      	bne.n	8005392 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	f003 0304 	and.w	r3, r3, #4
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	f000 8097 	beq.w	80054f8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80053ca:	2300      	movs	r3, #0
 80053cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80053ce:	4b83      	ldr	r3, [pc, #524]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80053d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d10f      	bne.n	80053fa <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053da:	2300      	movs	r3, #0
 80053dc:	60bb      	str	r3, [r7, #8]
 80053de:	4b7f      	ldr	r3, [pc, #508]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80053e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e2:	4a7e      	ldr	r2, [pc, #504]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80053e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053e8:	6413      	str	r3, [r2, #64]	; 0x40
 80053ea:	4b7c      	ldr	r3, [pc, #496]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80053ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053f2:	60bb      	str	r3, [r7, #8]
 80053f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053f6:	2301      	movs	r3, #1
 80053f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053fa:	4b79      	ldr	r3, [pc, #484]	; (80055e0 <HAL_RCC_OscConfig+0x4b0>)
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005402:	2b00      	cmp	r3, #0
 8005404:	d118      	bne.n	8005438 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005406:	4b76      	ldr	r3, [pc, #472]	; (80055e0 <HAL_RCC_OscConfig+0x4b0>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	4a75      	ldr	r2, [pc, #468]	; (80055e0 <HAL_RCC_OscConfig+0x4b0>)
 800540c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005410:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005412:	f7fc fde9 	bl	8001fe8 <HAL_GetTick>
 8005416:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005418:	e008      	b.n	800542c <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800541a:	f7fc fde5 	bl	8001fe8 <HAL_GetTick>
 800541e:	4602      	mov	r2, r0
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	2b02      	cmp	r3, #2
 8005426:	d901      	bls.n	800542c <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005428:	2303      	movs	r3, #3
 800542a:	e118      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800542c:	4b6c      	ldr	r3, [pc, #432]	; (80055e0 <HAL_RCC_OscConfig+0x4b0>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005434:	2b00      	cmp	r3, #0
 8005436:	d0f0      	beq.n	800541a <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	2b01      	cmp	r3, #1
 800543e:	d106      	bne.n	800544e <HAL_RCC_OscConfig+0x31e>
 8005440:	4b66      	ldr	r3, [pc, #408]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005442:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005444:	4a65      	ldr	r2, [pc, #404]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005446:	f043 0301 	orr.w	r3, r3, #1
 800544a:	6713      	str	r3, [r2, #112]	; 0x70
 800544c:	e01c      	b.n	8005488 <HAL_RCC_OscConfig+0x358>
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	2b05      	cmp	r3, #5
 8005454:	d10c      	bne.n	8005470 <HAL_RCC_OscConfig+0x340>
 8005456:	4b61      	ldr	r3, [pc, #388]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005458:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800545a:	4a60      	ldr	r2, [pc, #384]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 800545c:	f043 0304 	orr.w	r3, r3, #4
 8005460:	6713      	str	r3, [r2, #112]	; 0x70
 8005462:	4b5e      	ldr	r3, [pc, #376]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005466:	4a5d      	ldr	r2, [pc, #372]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005468:	f043 0301 	orr.w	r3, r3, #1
 800546c:	6713      	str	r3, [r2, #112]	; 0x70
 800546e:	e00b      	b.n	8005488 <HAL_RCC_OscConfig+0x358>
 8005470:	4b5a      	ldr	r3, [pc, #360]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005472:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005474:	4a59      	ldr	r2, [pc, #356]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005476:	f023 0301 	bic.w	r3, r3, #1
 800547a:	6713      	str	r3, [r2, #112]	; 0x70
 800547c:	4b57      	ldr	r3, [pc, #348]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 800547e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005480:	4a56      	ldr	r2, [pc, #344]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005482:	f023 0304 	bic.w	r3, r3, #4
 8005486:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	689b      	ldr	r3, [r3, #8]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d015      	beq.n	80054bc <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005490:	f7fc fdaa 	bl	8001fe8 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005496:	e00a      	b.n	80054ae <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005498:	f7fc fda6 	bl	8001fe8 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d901      	bls.n	80054ae <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80054aa:	2303      	movs	r3, #3
 80054ac:	e0d7      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80054ae:	4b4b      	ldr	r3, [pc, #300]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80054b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054b2:	f003 0302 	and.w	r3, r3, #2
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d0ee      	beq.n	8005498 <HAL_RCC_OscConfig+0x368>
 80054ba:	e014      	b.n	80054e6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054bc:	f7fc fd94 	bl	8001fe8 <HAL_GetTick>
 80054c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054c2:	e00a      	b.n	80054da <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80054c4:	f7fc fd90 	bl	8001fe8 <HAL_GetTick>
 80054c8:	4602      	mov	r2, r0
 80054ca:	693b      	ldr	r3, [r7, #16]
 80054cc:	1ad3      	subs	r3, r2, r3
 80054ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80054d2:	4293      	cmp	r3, r2
 80054d4:	d901      	bls.n	80054da <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80054d6:	2303      	movs	r3, #3
 80054d8:	e0c1      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054da:	4b40      	ldr	r3, [pc, #256]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80054dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80054de:	f003 0302 	and.w	r3, r3, #2
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d1ee      	bne.n	80054c4 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054e6:	7dfb      	ldrb	r3, [r7, #23]
 80054e8:	2b01      	cmp	r3, #1
 80054ea:	d105      	bne.n	80054f8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054ec:	4b3b      	ldr	r3, [pc, #236]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80054ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054f0:	4a3a      	ldr	r2, [pc, #232]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80054f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	699b      	ldr	r3, [r3, #24]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f000 80ad 	beq.w	800565c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005502:	4b36      	ldr	r3, [pc, #216]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 030c 	and.w	r3, r3, #12
 800550a:	2b08      	cmp	r3, #8
 800550c:	d060      	beq.n	80055d0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	699b      	ldr	r3, [r3, #24]
 8005512:	2b02      	cmp	r3, #2
 8005514:	d145      	bne.n	80055a2 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005516:	4b33      	ldr	r3, [pc, #204]	; (80055e4 <HAL_RCC_OscConfig+0x4b4>)
 8005518:	2200      	movs	r2, #0
 800551a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800551c:	f7fc fd64 	bl	8001fe8 <HAL_GetTick>
 8005520:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005522:	e008      	b.n	8005536 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005524:	f7fc fd60 	bl	8001fe8 <HAL_GetTick>
 8005528:	4602      	mov	r2, r0
 800552a:	693b      	ldr	r3, [r7, #16]
 800552c:	1ad3      	subs	r3, r2, r3
 800552e:	2b02      	cmp	r3, #2
 8005530:	d901      	bls.n	8005536 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005532:	2303      	movs	r3, #3
 8005534:	e093      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005536:	4b29      	ldr	r3, [pc, #164]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1f0      	bne.n	8005524 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69da      	ldr	r2, [r3, #28]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a1b      	ldr	r3, [r3, #32]
 800554a:	431a      	orrs	r2, r3
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005550:	019b      	lsls	r3, r3, #6
 8005552:	431a      	orrs	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005558:	085b      	lsrs	r3, r3, #1
 800555a:	3b01      	subs	r3, #1
 800555c:	041b      	lsls	r3, r3, #16
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005564:	061b      	lsls	r3, r3, #24
 8005566:	431a      	orrs	r2, r3
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800556c:	071b      	lsls	r3, r3, #28
 800556e:	491b      	ldr	r1, [pc, #108]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005570:	4313      	orrs	r3, r2
 8005572:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005574:	4b1b      	ldr	r3, [pc, #108]	; (80055e4 <HAL_RCC_OscConfig+0x4b4>)
 8005576:	2201      	movs	r2, #1
 8005578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800557a:	f7fc fd35 	bl	8001fe8 <HAL_GetTick>
 800557e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005580:	e008      	b.n	8005594 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005582:	f7fc fd31 	bl	8001fe8 <HAL_GetTick>
 8005586:	4602      	mov	r2, r0
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e064      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005594:	4b11      	ldr	r3, [pc, #68]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800559c:	2b00      	cmp	r3, #0
 800559e:	d0f0      	beq.n	8005582 <HAL_RCC_OscConfig+0x452>
 80055a0:	e05c      	b.n	800565c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80055a2:	4b10      	ldr	r3, [pc, #64]	; (80055e4 <HAL_RCC_OscConfig+0x4b4>)
 80055a4:	2200      	movs	r2, #0
 80055a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055a8:	f7fc fd1e 	bl	8001fe8 <HAL_GetTick>
 80055ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055ae:	e008      	b.n	80055c2 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80055b0:	f7fc fd1a 	bl	8001fe8 <HAL_GetTick>
 80055b4:	4602      	mov	r2, r0
 80055b6:	693b      	ldr	r3, [r7, #16]
 80055b8:	1ad3      	subs	r3, r2, r3
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d901      	bls.n	80055c2 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80055be:	2303      	movs	r3, #3
 80055c0:	e04d      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80055c2:	4b06      	ldr	r3, [pc, #24]	; (80055dc <HAL_RCC_OscConfig+0x4ac>)
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d1f0      	bne.n	80055b0 <HAL_RCC_OscConfig+0x480>
 80055ce:	e045      	b.n	800565c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	699b      	ldr	r3, [r3, #24]
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d107      	bne.n	80055e8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e040      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
 80055dc:	40023800 	.word	0x40023800
 80055e0:	40007000 	.word	0x40007000
 80055e4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055e8:	4b1f      	ldr	r3, [pc, #124]	; (8005668 <HAL_RCC_OscConfig+0x538>)
 80055ea:	685b      	ldr	r3, [r3, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	2b01      	cmp	r3, #1
 80055f4:	d030      	beq.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005600:	429a      	cmp	r2, r3
 8005602:	d129      	bne.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800560e:	429a      	cmp	r2, r3
 8005610:	d122      	bne.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005612:	68fa      	ldr	r2, [r7, #12]
 8005614:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005618:	4013      	ands	r3, r2
 800561a:	687a      	ldr	r2, [r7, #4]
 800561c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800561e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005620:	4293      	cmp	r3, r2
 8005622:	d119      	bne.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562e:	085b      	lsrs	r3, r3, #1
 8005630:	3b01      	subs	r3, #1
 8005632:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005634:	429a      	cmp	r2, r3
 8005636:	d10f      	bne.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005642:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005644:	429a      	cmp	r2, r3
 8005646:	d107      	bne.n	8005658 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005652:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005654:	429a      	cmp	r2, r3
 8005656:	d001      	beq.n	800565c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e000      	b.n	800565e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3718      	adds	r7, #24
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
 8005666:	bf00      	nop
 8005668:	40023800 	.word	0x40023800

0800566c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d101      	bne.n	800567e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800567a:	2301      	movs	r3, #1
 800567c:	e07b      	b.n	8005776 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005682:	2b00      	cmp	r3, #0
 8005684:	d108      	bne.n	8005698 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800568e:	d009      	beq.n	80056a4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	61da      	str	r2, [r3, #28]
 8005696:	e005      	b.n	80056a4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	2200      	movs	r2, #0
 800569c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2200      	movs	r2, #0
 80056a2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	2200      	movs	r2, #0
 80056a8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80056b0:	b2db      	uxtb	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80056be:	6878      	ldr	r0, [r7, #4]
 80056c0:	f7fc fa08 	bl	8001ad4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	2202      	movs	r2, #2
 80056c8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056da:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	691b      	ldr	r3, [r3, #16]
 80056fc:	f003 0302 	and.w	r3, r3, #2
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	695b      	ldr	r3, [r3, #20]
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	431a      	orrs	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	699b      	ldr	r3, [r3, #24]
 8005710:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005714:	431a      	orrs	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	69db      	ldr	r3, [r3, #28]
 800571a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800571e:	431a      	orrs	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005728:	ea42 0103 	orr.w	r1, r2, r3
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005730:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	430a      	orrs	r2, r1
 800573a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	0c1b      	lsrs	r3, r3, #16
 8005742:	f003 0104 	and.w	r1, r3, #4
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574a:	f003 0210 	and.w	r2, r3, #16
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	430a      	orrs	r2, r1
 8005754:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	69da      	ldr	r2, [r3, #28]
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005764:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2201      	movs	r2, #1
 8005770:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3708      	adds	r7, #8
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}

0800577e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800577e:	b580      	push	{r7, lr}
 8005780:	b082      	sub	sp, #8
 8005782:	af00      	add	r7, sp, #0
 8005784:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e041      	b.n	8005814 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b00      	cmp	r3, #0
 800579a:	d106      	bne.n	80057aa <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2200      	movs	r2, #0
 80057a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057a4:	6878      	ldr	r0, [r7, #4]
 80057a6:	f7fc f9dd 	bl	8001b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2202      	movs	r2, #2
 80057ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681a      	ldr	r2, [r3, #0]
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	3304      	adds	r3, #4
 80057ba:	4619      	mov	r1, r3
 80057bc:	4610      	mov	r0, r2
 80057be:	f000 fa2f 	bl	8005c20 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	2201      	movs	r2, #1
 80057c6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	2201      	movs	r2, #1
 80057ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2201      	movs	r2, #1
 80057e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2201      	movs	r2, #1
 80057ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2201      	movs	r2, #1
 80057f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	2201      	movs	r2, #1
 80057fe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2201      	movs	r2, #1
 8005806:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	2201      	movs	r2, #1
 800580e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005812:	2300      	movs	r3, #0
}
 8005814:	4618      	mov	r0, r3
 8005816:	3708      	adds	r7, #8
 8005818:	46bd      	mov	sp, r7
 800581a:	bd80      	pop	{r7, pc}

0800581c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	b082      	sub	sp, #8
 8005820:	af00      	add	r7, sp, #0
 8005822:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	691b      	ldr	r3, [r3, #16]
 800582a:	f003 0302 	and.w	r3, r3, #2
 800582e:	2b02      	cmp	r3, #2
 8005830:	d122      	bne.n	8005878 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	68db      	ldr	r3, [r3, #12]
 8005838:	f003 0302 	and.w	r3, r3, #2
 800583c:	2b02      	cmp	r3, #2
 800583e:	d11b      	bne.n	8005878 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	f06f 0202 	mvn.w	r2, #2
 8005848:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2201      	movs	r2, #1
 800584e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	699b      	ldr	r3, [r3, #24]
 8005856:	f003 0303 	and.w	r3, r3, #3
 800585a:	2b00      	cmp	r3, #0
 800585c:	d003      	beq.n	8005866 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f000 f9bf 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 8005864:	e005      	b.n	8005872 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005866:	6878      	ldr	r0, [r7, #4]
 8005868:	f000 f9b1 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800586c:	6878      	ldr	r0, [r7, #4]
 800586e:	f000 f9c2 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	2200      	movs	r2, #0
 8005876:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	691b      	ldr	r3, [r3, #16]
 800587e:	f003 0304 	and.w	r3, r3, #4
 8005882:	2b04      	cmp	r3, #4
 8005884:	d122      	bne.n	80058cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	f003 0304 	and.w	r3, r3, #4
 8005890:	2b04      	cmp	r3, #4
 8005892:	d11b      	bne.n	80058cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f06f 0204 	mvn.w	r2, #4
 800589c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2202      	movs	r2, #2
 80058a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	699b      	ldr	r3, [r3, #24]
 80058aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d003      	beq.n	80058ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f000 f995 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 80058b8:	e005      	b.n	80058c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058ba:	6878      	ldr	r0, [r7, #4]
 80058bc:	f000 f987 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 f998 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2200      	movs	r2, #0
 80058ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	f003 0308 	and.w	r3, r3, #8
 80058d6:	2b08      	cmp	r3, #8
 80058d8:	d122      	bne.n	8005920 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	f003 0308 	and.w	r3, r3, #8
 80058e4:	2b08      	cmp	r3, #8
 80058e6:	d11b      	bne.n	8005920 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	681b      	ldr	r3, [r3, #0]
 80058ec:	f06f 0208 	mvn.w	r2, #8
 80058f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	2204      	movs	r2, #4
 80058f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	69db      	ldr	r3, [r3, #28]
 80058fe:	f003 0303 	and.w	r3, r3, #3
 8005902:	2b00      	cmp	r3, #0
 8005904:	d003      	beq.n	800590e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f000 f96b 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 800590c:	e005      	b.n	800591a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f95d 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005914:	6878      	ldr	r0, [r7, #4]
 8005916:	f000 f96e 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	691b      	ldr	r3, [r3, #16]
 8005926:	f003 0310 	and.w	r3, r3, #16
 800592a:	2b10      	cmp	r3, #16
 800592c:	d122      	bne.n	8005974 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	f003 0310 	and.w	r3, r3, #16
 8005938:	2b10      	cmp	r3, #16
 800593a:	d11b      	bne.n	8005974 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	f06f 0210 	mvn.w	r2, #16
 8005944:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2208      	movs	r2, #8
 800594a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005956:	2b00      	cmp	r3, #0
 8005958:	d003      	beq.n	8005962 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f941 	bl	8005be2 <HAL_TIM_IC_CaptureCallback>
 8005960:	e005      	b.n	800596e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005962:	6878      	ldr	r0, [r7, #4]
 8005964:	f000 f933 	bl	8005bce <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f000 f944 	bl	8005bf6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	2200      	movs	r2, #0
 8005972:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	691b      	ldr	r3, [r3, #16]
 800597a:	f003 0301 	and.w	r3, r3, #1
 800597e:	2b01      	cmp	r3, #1
 8005980:	d10e      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	f003 0301 	and.w	r3, r3, #1
 800598c:	2b01      	cmp	r3, #1
 800598e:	d107      	bne.n	80059a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f06f 0201 	mvn.w	r2, #1
 8005998:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800599a:	6878      	ldr	r0, [r7, #4]
 800599c:	f000 f90d 	bl	8005bba <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	691b      	ldr	r3, [r3, #16]
 80059a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059aa:	2b80      	cmp	r3, #128	; 0x80
 80059ac:	d10e      	bne.n	80059cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	68db      	ldr	r3, [r3, #12]
 80059b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059b8:	2b80      	cmp	r3, #128	; 0x80
 80059ba:	d107      	bne.n	80059cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80059c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f000 faea 	bl	8005fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	691b      	ldr	r3, [r3, #16]
 80059d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059d6:	2b40      	cmp	r3, #64	; 0x40
 80059d8:	d10e      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	68db      	ldr	r3, [r3, #12]
 80059e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059e4:	2b40      	cmp	r3, #64	; 0x40
 80059e6:	d107      	bne.n	80059f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80059f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f909 	bl	8005c0a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	691b      	ldr	r3, [r3, #16]
 80059fe:	f003 0320 	and.w	r3, r3, #32
 8005a02:	2b20      	cmp	r3, #32
 8005a04:	d10e      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	68db      	ldr	r3, [r3, #12]
 8005a0c:	f003 0320 	and.w	r3, r3, #32
 8005a10:	2b20      	cmp	r3, #32
 8005a12:	d107      	bne.n	8005a24 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f06f 0220 	mvn.w	r2, #32
 8005a1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a1e:	6878      	ldr	r0, [r7, #4]
 8005a20:	f000 fab4 	bl	8005f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a24:	bf00      	nop
 8005a26:	3708      	adds	r7, #8
 8005a28:	46bd      	mov	sp, r7
 8005a2a:	bd80      	pop	{r7, pc}

08005a2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a36:	2300      	movs	r3, #0
 8005a38:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a40:	2b01      	cmp	r3, #1
 8005a42:	d101      	bne.n	8005a48 <HAL_TIM_ConfigClockSource+0x1c>
 8005a44:	2302      	movs	r3, #2
 8005a46:	e0b4      	b.n	8005bb2 <HAL_TIM_ConfigClockSource+0x186>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2202      	movs	r2, #2
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005a66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a6e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	68ba      	ldr	r2, [r7, #8]
 8005a76:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005a78:	683b      	ldr	r3, [r7, #0]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a80:	d03e      	beq.n	8005b00 <HAL_TIM_ConfigClockSource+0xd4>
 8005a82:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005a86:	f200 8087 	bhi.w	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005a8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8e:	f000 8086 	beq.w	8005b9e <HAL_TIM_ConfigClockSource+0x172>
 8005a92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a96:	d87f      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005a98:	2b70      	cmp	r3, #112	; 0x70
 8005a9a:	d01a      	beq.n	8005ad2 <HAL_TIM_ConfigClockSource+0xa6>
 8005a9c:	2b70      	cmp	r3, #112	; 0x70
 8005a9e:	d87b      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa0:	2b60      	cmp	r3, #96	; 0x60
 8005aa2:	d050      	beq.n	8005b46 <HAL_TIM_ConfigClockSource+0x11a>
 8005aa4:	2b60      	cmp	r3, #96	; 0x60
 8005aa6:	d877      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005aa8:	2b50      	cmp	r3, #80	; 0x50
 8005aaa:	d03c      	beq.n	8005b26 <HAL_TIM_ConfigClockSource+0xfa>
 8005aac:	2b50      	cmp	r3, #80	; 0x50
 8005aae:	d873      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab0:	2b40      	cmp	r3, #64	; 0x40
 8005ab2:	d058      	beq.n	8005b66 <HAL_TIM_ConfigClockSource+0x13a>
 8005ab4:	2b40      	cmp	r3, #64	; 0x40
 8005ab6:	d86f      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ab8:	2b30      	cmp	r3, #48	; 0x30
 8005aba:	d064      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005abc:	2b30      	cmp	r3, #48	; 0x30
 8005abe:	d86b      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac0:	2b20      	cmp	r3, #32
 8005ac2:	d060      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005ac4:	2b20      	cmp	r3, #32
 8005ac6:	d867      	bhi.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d05c      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005acc:	2b10      	cmp	r3, #16
 8005ace:	d05a      	beq.n	8005b86 <HAL_TIM_ConfigClockSource+0x15a>
 8005ad0:	e062      	b.n	8005b98 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	6899      	ldr	r1, [r3, #8]
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	685a      	ldr	r2, [r3, #4]
 8005ade:	683b      	ldr	r3, [r7, #0]
 8005ae0:	68db      	ldr	r3, [r3, #12]
 8005ae2:	f000 f9b7 	bl	8005e54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	689b      	ldr	r3, [r3, #8]
 8005aec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005af4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68ba      	ldr	r2, [r7, #8]
 8005afc:	609a      	str	r2, [r3, #8]
      break;
 8005afe:	e04f      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	685a      	ldr	r2, [r3, #4]
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	68db      	ldr	r3, [r3, #12]
 8005b10:	f000 f9a0 	bl	8005e54 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	689a      	ldr	r2, [r3, #8]
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b22:	609a      	str	r2, [r3, #8]
      break;
 8005b24:	e03c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6818      	ldr	r0, [r3, #0]
 8005b2a:	683b      	ldr	r3, [r7, #0]
 8005b2c:	6859      	ldr	r1, [r3, #4]
 8005b2e:	683b      	ldr	r3, [r7, #0]
 8005b30:	68db      	ldr	r3, [r3, #12]
 8005b32:	461a      	mov	r2, r3
 8005b34:	f000 f914 	bl	8005d60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	2150      	movs	r1, #80	; 0x50
 8005b3e:	4618      	mov	r0, r3
 8005b40:	f000 f96d 	bl	8005e1e <TIM_ITRx_SetConfig>
      break;
 8005b44:	e02c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	6818      	ldr	r0, [r3, #0]
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	6859      	ldr	r1, [r3, #4]
 8005b4e:	683b      	ldr	r3, [r7, #0]
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	461a      	mov	r2, r3
 8005b54:	f000 f933 	bl	8005dbe <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	2160      	movs	r1, #96	; 0x60
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f000 f95d 	bl	8005e1e <TIM_ITRx_SetConfig>
      break;
 8005b64:	e01c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6818      	ldr	r0, [r3, #0]
 8005b6a:	683b      	ldr	r3, [r7, #0]
 8005b6c:	6859      	ldr	r1, [r3, #4]
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	68db      	ldr	r3, [r3, #12]
 8005b72:	461a      	mov	r2, r3
 8005b74:	f000 f8f4 	bl	8005d60 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	2140      	movs	r1, #64	; 0x40
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f000 f94d 	bl	8005e1e <TIM_ITRx_SetConfig>
      break;
 8005b84:	e00c      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681a      	ldr	r2, [r3, #0]
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4619      	mov	r1, r3
 8005b90:	4610      	mov	r0, r2
 8005b92:	f000 f944 	bl	8005e1e <TIM_ITRx_SetConfig>
      break;
 8005b96:	e003      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005b98:	2301      	movs	r3, #1
 8005b9a:	73fb      	strb	r3, [r7, #15]
      break;
 8005b9c:	e000      	b.n	8005ba0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005b9e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005bc2:	bf00      	nop
 8005bc4:	370c      	adds	r7, #12
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bcc:	4770      	bx	lr

08005bce <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bce:	b480      	push	{r7}
 8005bd0:	b083      	sub	sp, #12
 8005bd2:	af00      	add	r7, sp, #0
 8005bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bd6:	bf00      	nop
 8005bd8:	370c      	adds	r7, #12
 8005bda:	46bd      	mov	sp, r7
 8005bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be0:	4770      	bx	lr

08005be2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005be2:	b480      	push	{r7}
 8005be4:	b083      	sub	sp, #12
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005bea:	bf00      	nop
 8005bec:	370c      	adds	r7, #12
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr

08005bf6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005bf6:	b480      	push	{r7}
 8005bf8:	b083      	sub	sp, #12
 8005bfa:	af00      	add	r7, sp, #0
 8005bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005bfe:	bf00      	nop
 8005c00:	370c      	adds	r7, #12
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr

08005c0a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c0a:	b480      	push	{r7}
 8005c0c:	b083      	sub	sp, #12
 8005c0e:	af00      	add	r7, sp, #0
 8005c10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c12:	bf00      	nop
 8005c14:	370c      	adds	r7, #12
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
	...

08005c20 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005c20:	b480      	push	{r7}
 8005c22:	b085      	sub	sp, #20
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
 8005c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	4a40      	ldr	r2, [pc, #256]	; (8005d34 <TIM_Base_SetConfig+0x114>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d013      	beq.n	8005c60 <TIM_Base_SetConfig+0x40>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c3e:	d00f      	beq.n	8005c60 <TIM_Base_SetConfig+0x40>
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	4a3d      	ldr	r2, [pc, #244]	; (8005d38 <TIM_Base_SetConfig+0x118>)
 8005c44:	4293      	cmp	r3, r2
 8005c46:	d00b      	beq.n	8005c60 <TIM_Base_SetConfig+0x40>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	4a3c      	ldr	r2, [pc, #240]	; (8005d3c <TIM_Base_SetConfig+0x11c>)
 8005c4c:	4293      	cmp	r3, r2
 8005c4e:	d007      	beq.n	8005c60 <TIM_Base_SetConfig+0x40>
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	4a3b      	ldr	r2, [pc, #236]	; (8005d40 <TIM_Base_SetConfig+0x120>)
 8005c54:	4293      	cmp	r3, r2
 8005c56:	d003      	beq.n	8005c60 <TIM_Base_SetConfig+0x40>
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	4a3a      	ldr	r2, [pc, #232]	; (8005d44 <TIM_Base_SetConfig+0x124>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d108      	bne.n	8005c72 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c66:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	68fa      	ldr	r2, [r7, #12]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	4a2f      	ldr	r2, [pc, #188]	; (8005d34 <TIM_Base_SetConfig+0x114>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d02b      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c80:	d027      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	4a2c      	ldr	r2, [pc, #176]	; (8005d38 <TIM_Base_SetConfig+0x118>)
 8005c86:	4293      	cmp	r3, r2
 8005c88:	d023      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	4a2b      	ldr	r2, [pc, #172]	; (8005d3c <TIM_Base_SetConfig+0x11c>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d01f      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	4a2a      	ldr	r2, [pc, #168]	; (8005d40 <TIM_Base_SetConfig+0x120>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d01b      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	4a29      	ldr	r2, [pc, #164]	; (8005d44 <TIM_Base_SetConfig+0x124>)
 8005c9e:	4293      	cmp	r3, r2
 8005ca0:	d017      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	4a28      	ldr	r2, [pc, #160]	; (8005d48 <TIM_Base_SetConfig+0x128>)
 8005ca6:	4293      	cmp	r3, r2
 8005ca8:	d013      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	4a27      	ldr	r2, [pc, #156]	; (8005d4c <TIM_Base_SetConfig+0x12c>)
 8005cae:	4293      	cmp	r3, r2
 8005cb0:	d00f      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a26      	ldr	r2, [pc, #152]	; (8005d50 <TIM_Base_SetConfig+0x130>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d00b      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	4a25      	ldr	r2, [pc, #148]	; (8005d54 <TIM_Base_SetConfig+0x134>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d007      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a24      	ldr	r2, [pc, #144]	; (8005d58 <TIM_Base_SetConfig+0x138>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d003      	beq.n	8005cd2 <TIM_Base_SetConfig+0xb2>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a23      	ldr	r2, [pc, #140]	; (8005d5c <TIM_Base_SetConfig+0x13c>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	689a      	ldr	r2, [r3, #8]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a0a      	ldr	r2, [pc, #40]	; (8005d34 <TIM_Base_SetConfig+0x114>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d003      	beq.n	8005d18 <TIM_Base_SetConfig+0xf8>
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	4a0c      	ldr	r2, [pc, #48]	; (8005d44 <TIM_Base_SetConfig+0x124>)
 8005d14:	4293      	cmp	r3, r2
 8005d16:	d103      	bne.n	8005d20 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	691a      	ldr	r2, [r3, #16]
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	615a      	str	r2, [r3, #20]
}
 8005d26:	bf00      	nop
 8005d28:	3714      	adds	r7, #20
 8005d2a:	46bd      	mov	sp, r7
 8005d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d30:	4770      	bx	lr
 8005d32:	bf00      	nop
 8005d34:	40010000 	.word	0x40010000
 8005d38:	40000400 	.word	0x40000400
 8005d3c:	40000800 	.word	0x40000800
 8005d40:	40000c00 	.word	0x40000c00
 8005d44:	40010400 	.word	0x40010400
 8005d48:	40014000 	.word	0x40014000
 8005d4c:	40014400 	.word	0x40014400
 8005d50:	40014800 	.word	0x40014800
 8005d54:	40001800 	.word	0x40001800
 8005d58:	40001c00 	.word	0x40001c00
 8005d5c:	40002000 	.word	0x40002000

08005d60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d60:	b480      	push	{r7}
 8005d62:	b087      	sub	sp, #28
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	60f8      	str	r0, [r7, #12]
 8005d68:	60b9      	str	r1, [r7, #8]
 8005d6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1b      	ldr	r3, [r3, #32]
 8005d70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	6a1b      	ldr	r3, [r3, #32]
 8005d76:	f023 0201 	bic.w	r2, r3, #1
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005d84:	693b      	ldr	r3, [r7, #16]
 8005d86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005d8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	011b      	lsls	r3, r3, #4
 8005d90:	693a      	ldr	r2, [r7, #16]
 8005d92:	4313      	orrs	r3, r2
 8005d94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005d96:	697b      	ldr	r3, [r7, #20]
 8005d98:	f023 030a 	bic.w	r3, r3, #10
 8005d9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005d9e:	697a      	ldr	r2, [r7, #20]
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	693a      	ldr	r2, [r7, #16]
 8005daa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	697a      	ldr	r2, [r7, #20]
 8005db0:	621a      	str	r2, [r3, #32]
}
 8005db2:	bf00      	nop
 8005db4:	371c      	adds	r7, #28
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dbe:	b480      	push	{r7}
 8005dc0:	b087      	sub	sp, #28
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	60f8      	str	r0, [r7, #12]
 8005dc6:	60b9      	str	r1, [r7, #8]
 8005dc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	6a1b      	ldr	r3, [r3, #32]
 8005dce:	f023 0210 	bic.w	r2, r3, #16
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	699b      	ldr	r3, [r3, #24]
 8005dda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	6a1b      	ldr	r3, [r3, #32]
 8005de0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005de2:	697b      	ldr	r3, [r7, #20]
 8005de4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005de8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	031b      	lsls	r3, r3, #12
 8005dee:	697a      	ldr	r2, [r7, #20]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005df4:	693b      	ldr	r3, [r7, #16]
 8005df6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005dfa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005dfc:	68bb      	ldr	r3, [r7, #8]
 8005dfe:	011b      	lsls	r3, r3, #4
 8005e00:	693a      	ldr	r2, [r7, #16]
 8005e02:	4313      	orrs	r3, r2
 8005e04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e0c:	68fb      	ldr	r3, [r7, #12]
 8005e0e:	693a      	ldr	r2, [r7, #16]
 8005e10:	621a      	str	r2, [r3, #32]
}
 8005e12:	bf00      	nop
 8005e14:	371c      	adds	r7, #28
 8005e16:	46bd      	mov	sp, r7
 8005e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1c:	4770      	bx	lr

08005e1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e1e:	b480      	push	{r7}
 8005e20:	b085      	sub	sp, #20
 8005e22:	af00      	add	r7, sp, #0
 8005e24:	6078      	str	r0, [r7, #4]
 8005e26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	689b      	ldr	r3, [r3, #8]
 8005e2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e36:	683a      	ldr	r2, [r7, #0]
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	4313      	orrs	r3, r2
 8005e3c:	f043 0307 	orr.w	r3, r3, #7
 8005e40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	68fa      	ldr	r2, [r7, #12]
 8005e46:	609a      	str	r2, [r3, #8]
}
 8005e48:	bf00      	nop
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b087      	sub	sp, #28
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	60f8      	str	r0, [r7, #12]
 8005e5c:	60b9      	str	r1, [r7, #8]
 8005e5e:	607a      	str	r2, [r7, #4]
 8005e60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e68:	697b      	ldr	r3, [r7, #20]
 8005e6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e70:	683b      	ldr	r3, [r7, #0]
 8005e72:	021a      	lsls	r2, r3, #8
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	431a      	orrs	r2, r3
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	697a      	ldr	r2, [r7, #20]
 8005e7e:	4313      	orrs	r3, r2
 8005e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	609a      	str	r2, [r3, #8]
}
 8005e88:	bf00      	nop
 8005e8a:	371c      	adds	r7, #28
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e92:	4770      	bx	lr

08005e94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005e94:	b480      	push	{r7}
 8005e96:	b085      	sub	sp, #20
 8005e98:	af00      	add	r7, sp, #0
 8005e9a:	6078      	str	r0, [r7, #4]
 8005e9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d101      	bne.n	8005eac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ea8:	2302      	movs	r3, #2
 8005eaa:	e05a      	b.n	8005f62 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	2202      	movs	r2, #2
 8005eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	689b      	ldr	r3, [r3, #8]
 8005eca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ed2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ed4:	683b      	ldr	r3, [r7, #0]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	4a21      	ldr	r2, [pc, #132]	; (8005f70 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005eec:	4293      	cmp	r3, r2
 8005eee:	d022      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ef8:	d01d      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4a1d      	ldr	r2, [pc, #116]	; (8005f74 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d018      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	4a1b      	ldr	r2, [pc, #108]	; (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d013      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	4a1a      	ldr	r2, [pc, #104]	; (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005f14:	4293      	cmp	r3, r2
 8005f16:	d00e      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a18      	ldr	r2, [pc, #96]	; (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d009      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a17      	ldr	r2, [pc, #92]	; (8005f84 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d004      	beq.n	8005f36 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	4a15      	ldr	r2, [pc, #84]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d10c      	bne.n	8005f50 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	68ba      	ldr	r2, [r7, #8]
 8005f44:	4313      	orrs	r3, r2
 8005f46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	68ba      	ldr	r2, [r7, #8]
 8005f4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3714      	adds	r7, #20
 8005f66:	46bd      	mov	sp, r7
 8005f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	40010000 	.word	0x40010000
 8005f74:	40000400 	.word	0x40000400
 8005f78:	40000800 	.word	0x40000800
 8005f7c:	40000c00 	.word	0x40000c00
 8005f80:	40010400 	.word	0x40010400
 8005f84:	40014000 	.word	0x40014000
 8005f88:	40001800 	.word	0x40001800

08005f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fb4:	b580      	push	{r7, lr}
 8005fb6:	b082      	sub	sp, #8
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d101      	bne.n	8005fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fc2:	2301      	movs	r3, #1
 8005fc4:	e03f      	b.n	8006046 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fcc:	b2db      	uxtb	r3, r3
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d106      	bne.n	8005fe0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fda:	6878      	ldr	r0, [r7, #4]
 8005fdc:	f7fb fde8 	bl	8001bb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2224      	movs	r2, #36	; 0x24
 8005fe4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	68da      	ldr	r2, [r3, #12]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005ff6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f000 f829 	bl	8006050 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	691a      	ldr	r2, [r3, #16]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800600c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	695a      	ldr	r2, [r3, #20]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800601c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	68da      	ldr	r2, [r3, #12]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800602c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2200      	movs	r2, #0
 8006032:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2220      	movs	r2, #32
 8006038:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2220      	movs	r2, #32
 8006040:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006044:	2300      	movs	r3, #0
}
 8006046:	4618      	mov	r0, r3
 8006048:	3708      	adds	r7, #8
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
	...

08006050 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006054:	b0c0      	sub	sp, #256	; 0x100
 8006056:	af00      	add	r7, sp, #0
 8006058:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800605c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	691b      	ldr	r3, [r3, #16]
 8006064:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006068:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800606c:	68d9      	ldr	r1, [r3, #12]
 800606e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	ea40 0301 	orr.w	r3, r0, r1
 8006078:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800607a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800607e:	689a      	ldr	r2, [r3, #8]
 8006080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006084:	691b      	ldr	r3, [r3, #16]
 8006086:	431a      	orrs	r2, r3
 8006088:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800608c:	695b      	ldr	r3, [r3, #20]
 800608e:	431a      	orrs	r2, r3
 8006090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006094:	69db      	ldr	r3, [r3, #28]
 8006096:	4313      	orrs	r3, r2
 8006098:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800609c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	68db      	ldr	r3, [r3, #12]
 80060a4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80060a8:	f021 010c 	bic.w	r1, r1, #12
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80060b6:	430b      	orrs	r3, r1
 80060b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	695b      	ldr	r3, [r3, #20]
 80060c2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80060c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ca:	6999      	ldr	r1, [r3, #24]
 80060cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060d0:	681a      	ldr	r2, [r3, #0]
 80060d2:	ea40 0301 	orr.w	r3, r0, r1
 80060d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060dc:	681a      	ldr	r2, [r3, #0]
 80060de:	4b8f      	ldr	r3, [pc, #572]	; (800631c <UART_SetConfig+0x2cc>)
 80060e0:	429a      	cmp	r2, r3
 80060e2:	d005      	beq.n	80060f0 <UART_SetConfig+0xa0>
 80060e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060e8:	681a      	ldr	r2, [r3, #0]
 80060ea:	4b8d      	ldr	r3, [pc, #564]	; (8006320 <UART_SetConfig+0x2d0>)
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d104      	bne.n	80060fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060f0:	f7fe f868 	bl	80041c4 <HAL_RCC_GetPCLK2Freq>
 80060f4:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80060f8:	e003      	b.n	8006102 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060fa:	f7fe f84f 	bl	800419c <HAL_RCC_GetPCLK1Freq>
 80060fe:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006102:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006106:	69db      	ldr	r3, [r3, #28]
 8006108:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800610c:	f040 810c 	bne.w	8006328 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006110:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006114:	2200      	movs	r2, #0
 8006116:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800611a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800611e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006122:	4622      	mov	r2, r4
 8006124:	462b      	mov	r3, r5
 8006126:	1891      	adds	r1, r2, r2
 8006128:	65b9      	str	r1, [r7, #88]	; 0x58
 800612a:	415b      	adcs	r3, r3
 800612c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800612e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006132:	4621      	mov	r1, r4
 8006134:	eb12 0801 	adds.w	r8, r2, r1
 8006138:	4629      	mov	r1, r5
 800613a:	eb43 0901 	adc.w	r9, r3, r1
 800613e:	f04f 0200 	mov.w	r2, #0
 8006142:	f04f 0300 	mov.w	r3, #0
 8006146:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800614a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800614e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006152:	4690      	mov	r8, r2
 8006154:	4699      	mov	r9, r3
 8006156:	4623      	mov	r3, r4
 8006158:	eb18 0303 	adds.w	r3, r8, r3
 800615c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006160:	462b      	mov	r3, r5
 8006162:	eb49 0303 	adc.w	r3, r9, r3
 8006166:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800616a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800616e:	685b      	ldr	r3, [r3, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006176:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800617a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800617e:	460b      	mov	r3, r1
 8006180:	18db      	adds	r3, r3, r3
 8006182:	653b      	str	r3, [r7, #80]	; 0x50
 8006184:	4613      	mov	r3, r2
 8006186:	eb42 0303 	adc.w	r3, r2, r3
 800618a:	657b      	str	r3, [r7, #84]	; 0x54
 800618c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006190:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006194:	f7fa fd70 	bl	8000c78 <__aeabi_uldivmod>
 8006198:	4602      	mov	r2, r0
 800619a:	460b      	mov	r3, r1
 800619c:	4b61      	ldr	r3, [pc, #388]	; (8006324 <UART_SetConfig+0x2d4>)
 800619e:	fba3 2302 	umull	r2, r3, r3, r2
 80061a2:	095b      	lsrs	r3, r3, #5
 80061a4:	011c      	lsls	r4, r3, #4
 80061a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80061aa:	2200      	movs	r2, #0
 80061ac:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80061b0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80061b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80061b8:	4642      	mov	r2, r8
 80061ba:	464b      	mov	r3, r9
 80061bc:	1891      	adds	r1, r2, r2
 80061be:	64b9      	str	r1, [r7, #72]	; 0x48
 80061c0:	415b      	adcs	r3, r3
 80061c2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80061c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80061c8:	4641      	mov	r1, r8
 80061ca:	eb12 0a01 	adds.w	sl, r2, r1
 80061ce:	4649      	mov	r1, r9
 80061d0:	eb43 0b01 	adc.w	fp, r3, r1
 80061d4:	f04f 0200 	mov.w	r2, #0
 80061d8:	f04f 0300 	mov.w	r3, #0
 80061dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061e8:	4692      	mov	sl, r2
 80061ea:	469b      	mov	fp, r3
 80061ec:	4643      	mov	r3, r8
 80061ee:	eb1a 0303 	adds.w	r3, sl, r3
 80061f2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061f6:	464b      	mov	r3, r9
 80061f8:	eb4b 0303 	adc.w	r3, fp, r3
 80061fc:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006204:	685b      	ldr	r3, [r3, #4]
 8006206:	2200      	movs	r2, #0
 8006208:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800620c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006210:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006214:	460b      	mov	r3, r1
 8006216:	18db      	adds	r3, r3, r3
 8006218:	643b      	str	r3, [r7, #64]	; 0x40
 800621a:	4613      	mov	r3, r2
 800621c:	eb42 0303 	adc.w	r3, r2, r3
 8006220:	647b      	str	r3, [r7, #68]	; 0x44
 8006222:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006226:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800622a:	f7fa fd25 	bl	8000c78 <__aeabi_uldivmod>
 800622e:	4602      	mov	r2, r0
 8006230:	460b      	mov	r3, r1
 8006232:	4611      	mov	r1, r2
 8006234:	4b3b      	ldr	r3, [pc, #236]	; (8006324 <UART_SetConfig+0x2d4>)
 8006236:	fba3 2301 	umull	r2, r3, r3, r1
 800623a:	095b      	lsrs	r3, r3, #5
 800623c:	2264      	movs	r2, #100	; 0x64
 800623e:	fb02 f303 	mul.w	r3, r2, r3
 8006242:	1acb      	subs	r3, r1, r3
 8006244:	00db      	lsls	r3, r3, #3
 8006246:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800624a:	4b36      	ldr	r3, [pc, #216]	; (8006324 <UART_SetConfig+0x2d4>)
 800624c:	fba3 2302 	umull	r2, r3, r3, r2
 8006250:	095b      	lsrs	r3, r3, #5
 8006252:	005b      	lsls	r3, r3, #1
 8006254:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006258:	441c      	add	r4, r3
 800625a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800625e:	2200      	movs	r2, #0
 8006260:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006264:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006268:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800626c:	4642      	mov	r2, r8
 800626e:	464b      	mov	r3, r9
 8006270:	1891      	adds	r1, r2, r2
 8006272:	63b9      	str	r1, [r7, #56]	; 0x38
 8006274:	415b      	adcs	r3, r3
 8006276:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006278:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800627c:	4641      	mov	r1, r8
 800627e:	1851      	adds	r1, r2, r1
 8006280:	6339      	str	r1, [r7, #48]	; 0x30
 8006282:	4649      	mov	r1, r9
 8006284:	414b      	adcs	r3, r1
 8006286:	637b      	str	r3, [r7, #52]	; 0x34
 8006288:	f04f 0200 	mov.w	r2, #0
 800628c:	f04f 0300 	mov.w	r3, #0
 8006290:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006294:	4659      	mov	r1, fp
 8006296:	00cb      	lsls	r3, r1, #3
 8006298:	4651      	mov	r1, sl
 800629a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800629e:	4651      	mov	r1, sl
 80062a0:	00ca      	lsls	r2, r1, #3
 80062a2:	4610      	mov	r0, r2
 80062a4:	4619      	mov	r1, r3
 80062a6:	4603      	mov	r3, r0
 80062a8:	4642      	mov	r2, r8
 80062aa:	189b      	adds	r3, r3, r2
 80062ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80062b0:	464b      	mov	r3, r9
 80062b2:	460a      	mov	r2, r1
 80062b4:	eb42 0303 	adc.w	r3, r2, r3
 80062b8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80062bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	2200      	movs	r2, #0
 80062c4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80062c8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80062cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80062d0:	460b      	mov	r3, r1
 80062d2:	18db      	adds	r3, r3, r3
 80062d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80062d6:	4613      	mov	r3, r2
 80062d8:	eb42 0303 	adc.w	r3, r2, r3
 80062dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80062e6:	f7fa fcc7 	bl	8000c78 <__aeabi_uldivmod>
 80062ea:	4602      	mov	r2, r0
 80062ec:	460b      	mov	r3, r1
 80062ee:	4b0d      	ldr	r3, [pc, #52]	; (8006324 <UART_SetConfig+0x2d4>)
 80062f0:	fba3 1302 	umull	r1, r3, r3, r2
 80062f4:	095b      	lsrs	r3, r3, #5
 80062f6:	2164      	movs	r1, #100	; 0x64
 80062f8:	fb01 f303 	mul.w	r3, r1, r3
 80062fc:	1ad3      	subs	r3, r2, r3
 80062fe:	00db      	lsls	r3, r3, #3
 8006300:	3332      	adds	r3, #50	; 0x32
 8006302:	4a08      	ldr	r2, [pc, #32]	; (8006324 <UART_SetConfig+0x2d4>)
 8006304:	fba2 2303 	umull	r2, r3, r2, r3
 8006308:	095b      	lsrs	r3, r3, #5
 800630a:	f003 0207 	and.w	r2, r3, #7
 800630e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	4422      	add	r2, r4
 8006316:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006318:	e105      	b.n	8006526 <UART_SetConfig+0x4d6>
 800631a:	bf00      	nop
 800631c:	40011000 	.word	0x40011000
 8006320:	40011400 	.word	0x40011400
 8006324:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006328:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800632c:	2200      	movs	r2, #0
 800632e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006332:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006336:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800633a:	4642      	mov	r2, r8
 800633c:	464b      	mov	r3, r9
 800633e:	1891      	adds	r1, r2, r2
 8006340:	6239      	str	r1, [r7, #32]
 8006342:	415b      	adcs	r3, r3
 8006344:	627b      	str	r3, [r7, #36]	; 0x24
 8006346:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800634a:	4641      	mov	r1, r8
 800634c:	1854      	adds	r4, r2, r1
 800634e:	4649      	mov	r1, r9
 8006350:	eb43 0501 	adc.w	r5, r3, r1
 8006354:	f04f 0200 	mov.w	r2, #0
 8006358:	f04f 0300 	mov.w	r3, #0
 800635c:	00eb      	lsls	r3, r5, #3
 800635e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006362:	00e2      	lsls	r2, r4, #3
 8006364:	4614      	mov	r4, r2
 8006366:	461d      	mov	r5, r3
 8006368:	4643      	mov	r3, r8
 800636a:	18e3      	adds	r3, r4, r3
 800636c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006370:	464b      	mov	r3, r9
 8006372:	eb45 0303 	adc.w	r3, r5, r3
 8006376:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800637a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	2200      	movs	r2, #0
 8006382:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006386:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800638a:	f04f 0200 	mov.w	r2, #0
 800638e:	f04f 0300 	mov.w	r3, #0
 8006392:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006396:	4629      	mov	r1, r5
 8006398:	008b      	lsls	r3, r1, #2
 800639a:	4621      	mov	r1, r4
 800639c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063a0:	4621      	mov	r1, r4
 80063a2:	008a      	lsls	r2, r1, #2
 80063a4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80063a8:	f7fa fc66 	bl	8000c78 <__aeabi_uldivmod>
 80063ac:	4602      	mov	r2, r0
 80063ae:	460b      	mov	r3, r1
 80063b0:	4b60      	ldr	r3, [pc, #384]	; (8006534 <UART_SetConfig+0x4e4>)
 80063b2:	fba3 2302 	umull	r2, r3, r3, r2
 80063b6:	095b      	lsrs	r3, r3, #5
 80063b8:	011c      	lsls	r4, r3, #4
 80063ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80063be:	2200      	movs	r2, #0
 80063c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80063c4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80063c8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80063cc:	4642      	mov	r2, r8
 80063ce:	464b      	mov	r3, r9
 80063d0:	1891      	adds	r1, r2, r2
 80063d2:	61b9      	str	r1, [r7, #24]
 80063d4:	415b      	adcs	r3, r3
 80063d6:	61fb      	str	r3, [r7, #28]
 80063d8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063dc:	4641      	mov	r1, r8
 80063de:	1851      	adds	r1, r2, r1
 80063e0:	6139      	str	r1, [r7, #16]
 80063e2:	4649      	mov	r1, r9
 80063e4:	414b      	adcs	r3, r1
 80063e6:	617b      	str	r3, [r7, #20]
 80063e8:	f04f 0200 	mov.w	r2, #0
 80063ec:	f04f 0300 	mov.w	r3, #0
 80063f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063f4:	4659      	mov	r1, fp
 80063f6:	00cb      	lsls	r3, r1, #3
 80063f8:	4651      	mov	r1, sl
 80063fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063fe:	4651      	mov	r1, sl
 8006400:	00ca      	lsls	r2, r1, #3
 8006402:	4610      	mov	r0, r2
 8006404:	4619      	mov	r1, r3
 8006406:	4603      	mov	r3, r0
 8006408:	4642      	mov	r2, r8
 800640a:	189b      	adds	r3, r3, r2
 800640c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006410:	464b      	mov	r3, r9
 8006412:	460a      	mov	r2, r1
 8006414:	eb42 0303 	adc.w	r3, r2, r3
 8006418:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800641c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006420:	685b      	ldr	r3, [r3, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	67bb      	str	r3, [r7, #120]	; 0x78
 8006426:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006428:	f04f 0200 	mov.w	r2, #0
 800642c:	f04f 0300 	mov.w	r3, #0
 8006430:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006434:	4649      	mov	r1, r9
 8006436:	008b      	lsls	r3, r1, #2
 8006438:	4641      	mov	r1, r8
 800643a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800643e:	4641      	mov	r1, r8
 8006440:	008a      	lsls	r2, r1, #2
 8006442:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006446:	f7fa fc17 	bl	8000c78 <__aeabi_uldivmod>
 800644a:	4602      	mov	r2, r0
 800644c:	460b      	mov	r3, r1
 800644e:	4b39      	ldr	r3, [pc, #228]	; (8006534 <UART_SetConfig+0x4e4>)
 8006450:	fba3 1302 	umull	r1, r3, r3, r2
 8006454:	095b      	lsrs	r3, r3, #5
 8006456:	2164      	movs	r1, #100	; 0x64
 8006458:	fb01 f303 	mul.w	r3, r1, r3
 800645c:	1ad3      	subs	r3, r2, r3
 800645e:	011b      	lsls	r3, r3, #4
 8006460:	3332      	adds	r3, #50	; 0x32
 8006462:	4a34      	ldr	r2, [pc, #208]	; (8006534 <UART_SetConfig+0x4e4>)
 8006464:	fba2 2303 	umull	r2, r3, r2, r3
 8006468:	095b      	lsrs	r3, r3, #5
 800646a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800646e:	441c      	add	r4, r3
 8006470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006474:	2200      	movs	r2, #0
 8006476:	673b      	str	r3, [r7, #112]	; 0x70
 8006478:	677a      	str	r2, [r7, #116]	; 0x74
 800647a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800647e:	4642      	mov	r2, r8
 8006480:	464b      	mov	r3, r9
 8006482:	1891      	adds	r1, r2, r2
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	415b      	adcs	r3, r3
 8006488:	60fb      	str	r3, [r7, #12]
 800648a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800648e:	4641      	mov	r1, r8
 8006490:	1851      	adds	r1, r2, r1
 8006492:	6039      	str	r1, [r7, #0]
 8006494:	4649      	mov	r1, r9
 8006496:	414b      	adcs	r3, r1
 8006498:	607b      	str	r3, [r7, #4]
 800649a:	f04f 0200 	mov.w	r2, #0
 800649e:	f04f 0300 	mov.w	r3, #0
 80064a2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064a6:	4659      	mov	r1, fp
 80064a8:	00cb      	lsls	r3, r1, #3
 80064aa:	4651      	mov	r1, sl
 80064ac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064b0:	4651      	mov	r1, sl
 80064b2:	00ca      	lsls	r2, r1, #3
 80064b4:	4610      	mov	r0, r2
 80064b6:	4619      	mov	r1, r3
 80064b8:	4603      	mov	r3, r0
 80064ba:	4642      	mov	r2, r8
 80064bc:	189b      	adds	r3, r3, r2
 80064be:	66bb      	str	r3, [r7, #104]	; 0x68
 80064c0:	464b      	mov	r3, r9
 80064c2:	460a      	mov	r2, r1
 80064c4:	eb42 0303 	adc.w	r3, r2, r3
 80064c8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80064ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ce:	685b      	ldr	r3, [r3, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	663b      	str	r3, [r7, #96]	; 0x60
 80064d4:	667a      	str	r2, [r7, #100]	; 0x64
 80064d6:	f04f 0200 	mov.w	r2, #0
 80064da:	f04f 0300 	mov.w	r3, #0
 80064de:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80064e2:	4649      	mov	r1, r9
 80064e4:	008b      	lsls	r3, r1, #2
 80064e6:	4641      	mov	r1, r8
 80064e8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064ec:	4641      	mov	r1, r8
 80064ee:	008a      	lsls	r2, r1, #2
 80064f0:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80064f4:	f7fa fbc0 	bl	8000c78 <__aeabi_uldivmod>
 80064f8:	4602      	mov	r2, r0
 80064fa:	460b      	mov	r3, r1
 80064fc:	4b0d      	ldr	r3, [pc, #52]	; (8006534 <UART_SetConfig+0x4e4>)
 80064fe:	fba3 1302 	umull	r1, r3, r3, r2
 8006502:	095b      	lsrs	r3, r3, #5
 8006504:	2164      	movs	r1, #100	; 0x64
 8006506:	fb01 f303 	mul.w	r3, r1, r3
 800650a:	1ad3      	subs	r3, r2, r3
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	3332      	adds	r3, #50	; 0x32
 8006510:	4a08      	ldr	r2, [pc, #32]	; (8006534 <UART_SetConfig+0x4e4>)
 8006512:	fba2 2303 	umull	r2, r3, r2, r3
 8006516:	095b      	lsrs	r3, r3, #5
 8006518:	f003 020f 	and.w	r2, r3, #15
 800651c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	4422      	add	r2, r4
 8006524:	609a      	str	r2, [r3, #8]
}
 8006526:	bf00      	nop
 8006528:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800652c:	46bd      	mov	sp, r7
 800652e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006532:	bf00      	nop
 8006534:	51eb851f 	.word	0x51eb851f

08006538 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006538:	b084      	sub	sp, #16
 800653a:	b580      	push	{r7, lr}
 800653c:	b084      	sub	sp, #16
 800653e:	af00      	add	r7, sp, #0
 8006540:	6078      	str	r0, [r7, #4]
 8006542:	f107 001c 	add.w	r0, r7, #28
 8006546:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800654a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800654c:	2b01      	cmp	r3, #1
 800654e:	d122      	bne.n	8006596 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006554:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8006564:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006568:	687a      	ldr	r2, [r7, #4]
 800656a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800657a:	2b01      	cmp	r3, #1
 800657c:	d105      	bne.n	800658a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	68db      	ldr	r3, [r3, #12]
 8006582:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800658a:	6878      	ldr	r0, [r7, #4]
 800658c:	f001 fbe8 	bl	8007d60 <USB_CoreReset>
 8006590:	4603      	mov	r3, r0
 8006592:	73fb      	strb	r3, [r7, #15]
 8006594:	e01a      	b.n	80065cc <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	68db      	ldr	r3, [r3, #12]
 800659a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80065a2:	6878      	ldr	r0, [r7, #4]
 80065a4:	f001 fbdc 	bl	8007d60 <USB_CoreReset>
 80065a8:	4603      	mov	r3, r0
 80065aa:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80065ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d106      	bne.n	80065c0 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065b6:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	639a      	str	r2, [r3, #56]	; 0x38
 80065be:	e005      	b.n	80065cc <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065c4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80065cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065ce:	2b01      	cmp	r3, #1
 80065d0:	d10b      	bne.n	80065ea <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	f043 0206 	orr.w	r2, r3, #6
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	689b      	ldr	r3, [r3, #8]
 80065e2:	f043 0220 	orr.w	r2, r3, #32
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80065ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80065ec:	4618      	mov	r0, r3
 80065ee:	3710      	adds	r7, #16
 80065f0:	46bd      	mov	sp, r7
 80065f2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80065f6:	b004      	add	sp, #16
 80065f8:	4770      	bx	lr
	...

080065fc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80065fc:	b480      	push	{r7}
 80065fe:	b087      	sub	sp, #28
 8006600:	af00      	add	r7, sp, #0
 8006602:	60f8      	str	r0, [r7, #12]
 8006604:	60b9      	str	r1, [r7, #8]
 8006606:	4613      	mov	r3, r2
 8006608:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800660a:	79fb      	ldrb	r3, [r7, #7]
 800660c:	2b02      	cmp	r3, #2
 800660e:	d165      	bne.n	80066dc <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	4a41      	ldr	r2, [pc, #260]	; (8006718 <USB_SetTurnaroundTime+0x11c>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d906      	bls.n	8006626 <USB_SetTurnaroundTime+0x2a>
 8006618:	68bb      	ldr	r3, [r7, #8]
 800661a:	4a40      	ldr	r2, [pc, #256]	; (800671c <USB_SetTurnaroundTime+0x120>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d202      	bcs.n	8006626 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006620:	230f      	movs	r3, #15
 8006622:	617b      	str	r3, [r7, #20]
 8006624:	e062      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	4a3c      	ldr	r2, [pc, #240]	; (800671c <USB_SetTurnaroundTime+0x120>)
 800662a:	4293      	cmp	r3, r2
 800662c:	d306      	bcc.n	800663c <USB_SetTurnaroundTime+0x40>
 800662e:	68bb      	ldr	r3, [r7, #8]
 8006630:	4a3b      	ldr	r2, [pc, #236]	; (8006720 <USB_SetTurnaroundTime+0x124>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d202      	bcs.n	800663c <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006636:	230e      	movs	r3, #14
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	e057      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800663c:	68bb      	ldr	r3, [r7, #8]
 800663e:	4a38      	ldr	r2, [pc, #224]	; (8006720 <USB_SetTurnaroundTime+0x124>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d306      	bcc.n	8006652 <USB_SetTurnaroundTime+0x56>
 8006644:	68bb      	ldr	r3, [r7, #8]
 8006646:	4a37      	ldr	r2, [pc, #220]	; (8006724 <USB_SetTurnaroundTime+0x128>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d202      	bcs.n	8006652 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800664c:	230d      	movs	r3, #13
 800664e:	617b      	str	r3, [r7, #20]
 8006650:	e04c      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	4a33      	ldr	r2, [pc, #204]	; (8006724 <USB_SetTurnaroundTime+0x128>)
 8006656:	4293      	cmp	r3, r2
 8006658:	d306      	bcc.n	8006668 <USB_SetTurnaroundTime+0x6c>
 800665a:	68bb      	ldr	r3, [r7, #8]
 800665c:	4a32      	ldr	r2, [pc, #200]	; (8006728 <USB_SetTurnaroundTime+0x12c>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d802      	bhi.n	8006668 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006662:	230c      	movs	r3, #12
 8006664:	617b      	str	r3, [r7, #20]
 8006666:	e041      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	4a2f      	ldr	r2, [pc, #188]	; (8006728 <USB_SetTurnaroundTime+0x12c>)
 800666c:	4293      	cmp	r3, r2
 800666e:	d906      	bls.n	800667e <USB_SetTurnaroundTime+0x82>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	4a2e      	ldr	r2, [pc, #184]	; (800672c <USB_SetTurnaroundTime+0x130>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d802      	bhi.n	800667e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006678:	230b      	movs	r3, #11
 800667a:	617b      	str	r3, [r7, #20]
 800667c:	e036      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	4a2a      	ldr	r2, [pc, #168]	; (800672c <USB_SetTurnaroundTime+0x130>)
 8006682:	4293      	cmp	r3, r2
 8006684:	d906      	bls.n	8006694 <USB_SetTurnaroundTime+0x98>
 8006686:	68bb      	ldr	r3, [r7, #8]
 8006688:	4a29      	ldr	r2, [pc, #164]	; (8006730 <USB_SetTurnaroundTime+0x134>)
 800668a:	4293      	cmp	r3, r2
 800668c:	d802      	bhi.n	8006694 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800668e:	230a      	movs	r3, #10
 8006690:	617b      	str	r3, [r7, #20]
 8006692:	e02b      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	4a26      	ldr	r2, [pc, #152]	; (8006730 <USB_SetTurnaroundTime+0x134>)
 8006698:	4293      	cmp	r3, r2
 800669a:	d906      	bls.n	80066aa <USB_SetTurnaroundTime+0xae>
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	4a25      	ldr	r2, [pc, #148]	; (8006734 <USB_SetTurnaroundTime+0x138>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d202      	bcs.n	80066aa <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80066a4:	2309      	movs	r3, #9
 80066a6:	617b      	str	r3, [r7, #20]
 80066a8:	e020      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80066aa:	68bb      	ldr	r3, [r7, #8]
 80066ac:	4a21      	ldr	r2, [pc, #132]	; (8006734 <USB_SetTurnaroundTime+0x138>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d306      	bcc.n	80066c0 <USB_SetTurnaroundTime+0xc4>
 80066b2:	68bb      	ldr	r3, [r7, #8]
 80066b4:	4a20      	ldr	r2, [pc, #128]	; (8006738 <USB_SetTurnaroundTime+0x13c>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d802      	bhi.n	80066c0 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80066ba:	2308      	movs	r3, #8
 80066bc:	617b      	str	r3, [r7, #20]
 80066be:	e015      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	4a1d      	ldr	r2, [pc, #116]	; (8006738 <USB_SetTurnaroundTime+0x13c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d906      	bls.n	80066d6 <USB_SetTurnaroundTime+0xda>
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	4a1c      	ldr	r2, [pc, #112]	; (800673c <USB_SetTurnaroundTime+0x140>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d202      	bcs.n	80066d6 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80066d0:	2307      	movs	r3, #7
 80066d2:	617b      	str	r3, [r7, #20]
 80066d4:	e00a      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80066d6:	2306      	movs	r3, #6
 80066d8:	617b      	str	r3, [r7, #20]
 80066da:	e007      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80066dc:	79fb      	ldrb	r3, [r7, #7]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d102      	bne.n	80066e8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80066e2:	2309      	movs	r3, #9
 80066e4:	617b      	str	r3, [r7, #20]
 80066e6:	e001      	b.n	80066ec <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80066e8:	2309      	movs	r3, #9
 80066ea:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	68db      	ldr	r3, [r3, #12]
 80066f0:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	68da      	ldr	r2, [r3, #12]
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	029b      	lsls	r3, r3, #10
 8006700:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8006704:	431a      	orrs	r2, r3
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800670a:	2300      	movs	r3, #0
}
 800670c:	4618      	mov	r0, r3
 800670e:	371c      	adds	r7, #28
 8006710:	46bd      	mov	sp, r7
 8006712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006716:	4770      	bx	lr
 8006718:	00d8acbf 	.word	0x00d8acbf
 800671c:	00e4e1c0 	.word	0x00e4e1c0
 8006720:	00f42400 	.word	0x00f42400
 8006724:	01067380 	.word	0x01067380
 8006728:	011a499f 	.word	0x011a499f
 800672c:	01312cff 	.word	0x01312cff
 8006730:	014ca43f 	.word	0x014ca43f
 8006734:	016e3600 	.word	0x016e3600
 8006738:	01a6ab1f 	.word	0x01a6ab1f
 800673c:	01e84800 	.word	0x01e84800

08006740 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006740:	b480      	push	{r7}
 8006742:	b083      	sub	sp, #12
 8006744:	af00      	add	r7, sp, #0
 8006746:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f043 0201 	orr.w	r2, r3, #1
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	370c      	adds	r7, #12
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr

08006762 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006762:	b480      	push	{r7}
 8006764:	b083      	sub	sp, #12
 8006766:	af00      	add	r7, sp, #0
 8006768:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	689b      	ldr	r3, [r3, #8]
 800676e:	f023 0201 	bic.w	r2, r3, #1
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006776:	2300      	movs	r3, #0
}
 8006778:	4618      	mov	r0, r3
 800677a:	370c      	adds	r7, #12
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr

08006784 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b084      	sub	sp, #16
 8006788:	af00      	add	r7, sp, #0
 800678a:	6078      	str	r0, [r7, #4]
 800678c:	460b      	mov	r3, r1
 800678e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006790:	2300      	movs	r3, #0
 8006792:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68db      	ldr	r3, [r3, #12]
 8006798:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80067a0:	78fb      	ldrb	r3, [r7, #3]
 80067a2:	2b01      	cmp	r3, #1
 80067a4:	d115      	bne.n	80067d2 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	68db      	ldr	r3, [r3, #12]
 80067aa:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80067b2:	2001      	movs	r0, #1
 80067b4:	f7fb fc24 	bl	8002000 <HAL_Delay>
      ms++;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	3301      	adds	r3, #1
 80067bc:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f001 fa3f 	bl	8007c42 <USB_GetMode>
 80067c4:	4603      	mov	r3, r0
 80067c6:	2b01      	cmp	r3, #1
 80067c8:	d01e      	beq.n	8006808 <USB_SetCurrentMode+0x84>
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	2b31      	cmp	r3, #49	; 0x31
 80067ce:	d9f0      	bls.n	80067b2 <USB_SetCurrentMode+0x2e>
 80067d0:	e01a      	b.n	8006808 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80067d2:	78fb      	ldrb	r3, [r7, #3]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d115      	bne.n	8006804 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	68db      	ldr	r3, [r3, #12]
 80067dc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80067e4:	2001      	movs	r0, #1
 80067e6:	f7fb fc0b 	bl	8002000 <HAL_Delay>
      ms++;
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	3301      	adds	r3, #1
 80067ee:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80067f0:	6878      	ldr	r0, [r7, #4]
 80067f2:	f001 fa26 	bl	8007c42 <USB_GetMode>
 80067f6:	4603      	mov	r3, r0
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d005      	beq.n	8006808 <USB_SetCurrentMode+0x84>
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	2b31      	cmp	r3, #49	; 0x31
 8006800:	d9f0      	bls.n	80067e4 <USB_SetCurrentMode+0x60>
 8006802:	e001      	b.n	8006808 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e005      	b.n	8006814 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2b32      	cmp	r3, #50	; 0x32
 800680c:	d101      	bne.n	8006812 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800680e:	2301      	movs	r3, #1
 8006810:	e000      	b.n	8006814 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006812:	2300      	movs	r3, #0
}
 8006814:	4618      	mov	r0, r3
 8006816:	3710      	adds	r7, #16
 8006818:	46bd      	mov	sp, r7
 800681a:	bd80      	pop	{r7, pc}

0800681c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800681c:	b084      	sub	sp, #16
 800681e:	b580      	push	{r7, lr}
 8006820:	b086      	sub	sp, #24
 8006822:	af00      	add	r7, sp, #0
 8006824:	6078      	str	r0, [r7, #4]
 8006826:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800682a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800682e:	2300      	movs	r3, #0
 8006830:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006836:	2300      	movs	r3, #0
 8006838:	613b      	str	r3, [r7, #16]
 800683a:	e009      	b.n	8006850 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800683c:	687a      	ldr	r2, [r7, #4]
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	3340      	adds	r3, #64	; 0x40
 8006842:	009b      	lsls	r3, r3, #2
 8006844:	4413      	add	r3, r2
 8006846:	2200      	movs	r2, #0
 8006848:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	3301      	adds	r3, #1
 800684e:	613b      	str	r3, [r7, #16]
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	2b0e      	cmp	r3, #14
 8006854:	d9f2      	bls.n	800683c <USB_DevInit+0x20>
  }

#if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006856:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006858:	2b00      	cmp	r3, #0
 800685a:	d11c      	bne.n	8006896 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006862:	685b      	ldr	r3, [r3, #4]
 8006864:	68fa      	ldr	r2, [r7, #12]
 8006866:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800686a:	f043 0302 	orr.w	r3, r3, #2
 800686e:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006874:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	e005      	b.n	80068a2 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80068a2:	68fb      	ldr	r3, [r7, #12]
 80068a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80068a8:	461a      	mov	r2, r3
 80068aa:	2300      	movs	r3, #0
 80068ac:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068b4:	4619      	mov	r1, r3
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80068bc:	461a      	mov	r2, r3
 80068be:	680b      	ldr	r3, [r1, #0]
 80068c0:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80068c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d10c      	bne.n	80068e2 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80068c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d104      	bne.n	80068d8 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80068ce:	2100      	movs	r1, #0
 80068d0:	6878      	ldr	r0, [r7, #4]
 80068d2:	f000 f965 	bl	8006ba0 <USB_SetDevSpeed>
 80068d6:	e008      	b.n	80068ea <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80068d8:	2101      	movs	r1, #1
 80068da:	6878      	ldr	r0, [r7, #4]
 80068dc:	f000 f960 	bl	8006ba0 <USB_SetDevSpeed>
 80068e0:	e003      	b.n	80068ea <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80068e2:	2103      	movs	r1, #3
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 f95b 	bl	8006ba0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80068ea:	2110      	movs	r1, #16
 80068ec:	6878      	ldr	r0, [r7, #4]
 80068ee:	f000 f8f3 	bl	8006ad8 <USB_FlushTxFifo>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80068fc:	6878      	ldr	r0, [r7, #4]
 80068fe:	f000 f91f 	bl	8006b40 <USB_FlushRxFifo>
 8006902:	4603      	mov	r3, r0
 8006904:	2b00      	cmp	r3, #0
 8006906:	d001      	beq.n	800690c <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 8006908:	2301      	movs	r3, #1
 800690a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006912:	461a      	mov	r2, r3
 8006914:	2300      	movs	r3, #0
 8006916:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800691e:	461a      	mov	r2, r3
 8006920:	2300      	movs	r3, #0
 8006922:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800692a:	461a      	mov	r2, r3
 800692c:	2300      	movs	r3, #0
 800692e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006930:	2300      	movs	r3, #0
 8006932:	613b      	str	r3, [r7, #16]
 8006934:	e043      	b.n	80069be <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	015a      	lsls	r2, r3, #5
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	4413      	add	r3, r2
 800693e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006942:	681b      	ldr	r3, [r3, #0]
 8006944:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006948:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800694c:	d118      	bne.n	8006980 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	2b00      	cmp	r3, #0
 8006952:	d10a      	bne.n	800696a <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	015a      	lsls	r2, r3, #5
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	4413      	add	r3, r2
 800695c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006960:	461a      	mov	r2, r3
 8006962:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006966:	6013      	str	r3, [r2, #0]
 8006968:	e013      	b.n	8006992 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	015a      	lsls	r2, r3, #5
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	4413      	add	r3, r2
 8006972:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006976:	461a      	mov	r2, r3
 8006978:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800697c:	6013      	str	r3, [r2, #0]
 800697e:	e008      	b.n	8006992 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006980:	693b      	ldr	r3, [r7, #16]
 8006982:	015a      	lsls	r2, r3, #5
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	4413      	add	r3, r2
 8006988:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800698c:	461a      	mov	r2, r3
 800698e:	2300      	movs	r3, #0
 8006990:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006992:	693b      	ldr	r3, [r7, #16]
 8006994:	015a      	lsls	r2, r3, #5
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	4413      	add	r3, r2
 800699a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800699e:	461a      	mov	r2, r3
 80069a0:	2300      	movs	r3, #0
 80069a2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	015a      	lsls	r2, r3, #5
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	4413      	add	r3, r2
 80069ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80069b0:	461a      	mov	r2, r3
 80069b2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80069b6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	3301      	adds	r3, #1
 80069bc:	613b      	str	r3, [r7, #16]
 80069be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c0:	693a      	ldr	r2, [r7, #16]
 80069c2:	429a      	cmp	r2, r3
 80069c4:	d3b7      	bcc.n	8006936 <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80069c6:	2300      	movs	r3, #0
 80069c8:	613b      	str	r3, [r7, #16]
 80069ca:	e043      	b.n	8006a54 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80069cc:	693b      	ldr	r3, [r7, #16]
 80069ce:	015a      	lsls	r2, r3, #5
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	4413      	add	r3, r2
 80069d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80069de:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80069e2:	d118      	bne.n	8006a16 <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 80069e4:	693b      	ldr	r3, [r7, #16]
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d10a      	bne.n	8006a00 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80069ea:	693b      	ldr	r3, [r7, #16]
 80069ec:	015a      	lsls	r2, r3, #5
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	4413      	add	r3, r2
 80069f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80069f6:	461a      	mov	r2, r3
 80069f8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80069fc:	6013      	str	r3, [r2, #0]
 80069fe:	e013      	b.n	8006a28 <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006a00:	693b      	ldr	r3, [r7, #16]
 8006a02:	015a      	lsls	r2, r3, #5
 8006a04:	68fb      	ldr	r3, [r7, #12]
 8006a06:	4413      	add	r3, r2
 8006a08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a0c:	461a      	mov	r2, r3
 8006a0e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8006a12:	6013      	str	r3, [r2, #0]
 8006a14:	e008      	b.n	8006a28 <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	015a      	lsls	r2, r3, #5
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a22:	461a      	mov	r2, r3
 8006a24:	2300      	movs	r3, #0
 8006a26:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	015a      	lsls	r2, r3, #5
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	4413      	add	r3, r2
 8006a30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a34:	461a      	mov	r2, r3
 8006a36:	2300      	movs	r3, #0
 8006a38:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8006a3a:	693b      	ldr	r3, [r7, #16]
 8006a3c:	015a      	lsls	r2, r3, #5
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	4413      	add	r3, r2
 8006a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006a46:	461a      	mov	r2, r3
 8006a48:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8006a4c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006a4e:	693b      	ldr	r3, [r7, #16]
 8006a50:	3301      	adds	r3, #1
 8006a52:	613b      	str	r3, [r7, #16]
 8006a54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	429a      	cmp	r2, r3
 8006a5a:	d3b7      	bcc.n	80069cc <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006a62:	691b      	ldr	r3, [r3, #16]
 8006a64:	68fa      	ldr	r2, [r7, #12]
 8006a66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8006a6a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a6e:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2200      	movs	r2, #0
 8006a74:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8006a7c:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8006a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d105      	bne.n	8006a90 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	699b      	ldr	r3, [r3, #24]
 8006a88:	f043 0210 	orr.w	r2, r3, #16
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	699a      	ldr	r2, [r3, #24]
 8006a94:	4b0f      	ldr	r3, [pc, #60]	; (8006ad4 <USB_DevInit+0x2b8>)
 8006a96:	4313      	orrs	r3, r2
 8006a98:	687a      	ldr	r2, [r7, #4]
 8006a9a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8006a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d005      	beq.n	8006aae <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	f043 0208 	orr.w	r2, r3, #8
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8006aae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006ab0:	2b01      	cmp	r3, #1
 8006ab2:	d107      	bne.n	8006ac4 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006abc:	f043 0304 	orr.w	r3, r3, #4
 8006ac0:	687a      	ldr	r2, [r7, #4]
 8006ac2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8006ac4:	7dfb      	ldrb	r3, [r7, #23]
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3718      	adds	r7, #24
 8006aca:	46bd      	mov	sp, r7
 8006acc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006ad0:	b004      	add	sp, #16
 8006ad2:	4770      	bx	lr
 8006ad4:	803c3800 	.word	0x803c3800

08006ad8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8006ad8:	b480      	push	{r7}
 8006ada:	b085      	sub	sp, #20
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
 8006ae0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8006ae2:	2300      	movs	r3, #0
 8006ae4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3301      	adds	r3, #1
 8006aea:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006aec:	68fb      	ldr	r3, [r7, #12]
 8006aee:	4a13      	ldr	r2, [pc, #76]	; (8006b3c <USB_FlushTxFifo+0x64>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d901      	bls.n	8006af8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8006af4:	2303      	movs	r3, #3
 8006af6:	e01b      	b.n	8006b30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	691b      	ldr	r3, [r3, #16]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	daf2      	bge.n	8006ae6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8006b00:	2300      	movs	r3, #0
 8006b02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	019b      	lsls	r3, r3, #6
 8006b08:	f043 0220 	orr.w	r2, r3, #32
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	3301      	adds	r3, #1
 8006b14:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	4a08      	ldr	r2, [pc, #32]	; (8006b3c <USB_FlushTxFifo+0x64>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d901      	bls.n	8006b22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e006      	b.n	8006b30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	691b      	ldr	r3, [r3, #16]
 8006b26:	f003 0320 	and.w	r3, r3, #32
 8006b2a:	2b20      	cmp	r3, #32
 8006b2c:	d0f0      	beq.n	8006b10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8006b2e:	2300      	movs	r3, #0
}
 8006b30:	4618      	mov	r0, r3
 8006b32:	3714      	adds	r7, #20
 8006b34:	46bd      	mov	sp, r7
 8006b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b3a:	4770      	bx	lr
 8006b3c:	00030d40 	.word	0x00030d40

08006b40 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8006b40:	b480      	push	{r7}
 8006b42:	b085      	sub	sp, #20
 8006b44:	af00      	add	r7, sp, #0
 8006b46:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006b48:	2300      	movs	r3, #0
 8006b4a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	3301      	adds	r3, #1
 8006b50:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006b52:	68fb      	ldr	r3, [r7, #12]
 8006b54:	4a11      	ldr	r2, [pc, #68]	; (8006b9c <USB_FlushRxFifo+0x5c>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d901      	bls.n	8006b5e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	e018      	b.n	8006b90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	691b      	ldr	r3, [r3, #16]
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	daf2      	bge.n	8006b4c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006b66:	2300      	movs	r3, #0
 8006b68:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	2210      	movs	r2, #16
 8006b6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	3301      	adds	r3, #1
 8006b74:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	4a08      	ldr	r2, [pc, #32]	; (8006b9c <USB_FlushRxFifo+0x5c>)
 8006b7a:	4293      	cmp	r3, r2
 8006b7c:	d901      	bls.n	8006b82 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006b7e:	2303      	movs	r3, #3
 8006b80:	e006      	b.n	8006b90 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	691b      	ldr	r3, [r3, #16]
 8006b86:	f003 0310 	and.w	r3, r3, #16
 8006b8a:	2b10      	cmp	r3, #16
 8006b8c:	d0f0      	beq.n	8006b70 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3714      	adds	r7, #20
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr
 8006b9c:	00030d40 	.word	0x00030d40

08006ba0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006ba0:	b480      	push	{r7}
 8006ba2:	b085      	sub	sp, #20
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
 8006ba8:	460b      	mov	r3, r1
 8006baa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	78fb      	ldrb	r3, [r7, #3]
 8006bba:	68f9      	ldr	r1, [r7, #12]
 8006bbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006bc0:	4313      	orrs	r3, r2
 8006bc2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8006bc4:	2300      	movs	r3, #0
}
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	3714      	adds	r7, #20
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd0:	4770      	bx	lr

08006bd2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	b087      	sub	sp, #28
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f003 0306 	and.w	r3, r3, #6
 8006bea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d102      	bne.n	8006bf8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	75fb      	strb	r3, [r7, #23]
 8006bf6:	e00a      	b.n	8006c0e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	2b02      	cmp	r3, #2
 8006bfc:	d002      	beq.n	8006c04 <USB_GetDevSpeed+0x32>
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	2b06      	cmp	r3, #6
 8006c02:	d102      	bne.n	8006c0a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8006c04:	2302      	movs	r3, #2
 8006c06:	75fb      	strb	r3, [r7, #23]
 8006c08:	e001      	b.n	8006c0e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8006c0a:	230f      	movs	r3, #15
 8006c0c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8006c0e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	371c      	adds	r7, #28
 8006c14:	46bd      	mov	sp, r7
 8006c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c1a:	4770      	bx	lr

08006c1c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	b085      	sub	sp, #20
 8006c20:	af00      	add	r7, sp, #0
 8006c22:	6078      	str	r0, [r7, #4]
 8006c24:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	781b      	ldrb	r3, [r3, #0]
 8006c2e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c30:	683b      	ldr	r3, [r7, #0]
 8006c32:	785b      	ldrb	r3, [r3, #1]
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d13a      	bne.n	8006cae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006c3e:	69da      	ldr	r2, [r3, #28]
 8006c40:	683b      	ldr	r3, [r7, #0]
 8006c42:	781b      	ldrb	r3, [r3, #0]
 8006c44:	f003 030f 	and.w	r3, r3, #15
 8006c48:	2101      	movs	r1, #1
 8006c4a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	68f9      	ldr	r1, [r7, #12]
 8006c52:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006c56:	4313      	orrs	r3, r2
 8006c58:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	015a      	lsls	r2, r3, #5
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	4413      	add	r3, r2
 8006c62:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006c6c:	2b00      	cmp	r3, #0
 8006c6e:	d155      	bne.n	8006d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	015a      	lsls	r2, r3, #5
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	4413      	add	r3, r2
 8006c78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006c7c:	681a      	ldr	r2, [r3, #0]
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	68db      	ldr	r3, [r3, #12]
 8006c82:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	791b      	ldrb	r3, [r3, #4]
 8006c8a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c8c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	059b      	lsls	r3, r3, #22
 8006c92:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006c94:	4313      	orrs	r3, r2
 8006c96:	68ba      	ldr	r2, [r7, #8]
 8006c98:	0151      	lsls	r1, r2, #5
 8006c9a:	68fa      	ldr	r2, [r7, #12]
 8006c9c:	440a      	add	r2, r1
 8006c9e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006ca2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006ca6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006caa:	6013      	str	r3, [r2, #0]
 8006cac:	e036      	b.n	8006d1c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006cb4:	69da      	ldr	r2, [r3, #28]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	781b      	ldrb	r3, [r3, #0]
 8006cba:	f003 030f 	and.w	r3, r3, #15
 8006cbe:	2101      	movs	r1, #1
 8006cc0:	fa01 f303 	lsl.w	r3, r1, r3
 8006cc4:	041b      	lsls	r3, r3, #16
 8006cc6:	68f9      	ldr	r1, [r7, #12]
 8006cc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	015a      	lsls	r2, r3, #5
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	4413      	add	r3, r2
 8006cd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d11a      	bne.n	8006d1c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006ce6:	68bb      	ldr	r3, [r7, #8]
 8006ce8:	015a      	lsls	r2, r3, #5
 8006cea:	68fb      	ldr	r3, [r7, #12]
 8006cec:	4413      	add	r3, r2
 8006cee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	68db      	ldr	r3, [r3, #12]
 8006cf8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	791b      	ldrb	r3, [r3, #4]
 8006d00:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8006d02:	430b      	orrs	r3, r1
 8006d04:	4313      	orrs	r3, r2
 8006d06:	68ba      	ldr	r2, [r7, #8]
 8006d08:	0151      	lsls	r1, r2, #5
 8006d0a:	68fa      	ldr	r2, [r7, #12]
 8006d0c:	440a      	add	r2, r1
 8006d0e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006d12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d1a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8006d1c:	2300      	movs	r3, #0
}
 8006d1e:	4618      	mov	r0, r3
 8006d20:	3714      	adds	r7, #20
 8006d22:	46bd      	mov	sp, r7
 8006d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d28:	4770      	bx	lr
	...

08006d2c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
 8006d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006d3a:	683b      	ldr	r3, [r7, #0]
 8006d3c:	781b      	ldrb	r3, [r3, #0]
 8006d3e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	785b      	ldrb	r3, [r3, #1]
 8006d44:	2b01      	cmp	r3, #1
 8006d46:	d161      	bne.n	8006e0c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006d48:	68bb      	ldr	r3, [r7, #8]
 8006d4a:	015a      	lsls	r2, r3, #5
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	4413      	add	r3, r2
 8006d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006d5a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006d5e:	d11f      	bne.n	8006da0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006d60:	68bb      	ldr	r3, [r7, #8]
 8006d62:	015a      	lsls	r2, r3, #5
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4413      	add	r3, r2
 8006d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	68ba      	ldr	r2, [r7, #8]
 8006d70:	0151      	lsls	r1, r2, #5
 8006d72:	68fa      	ldr	r2, [r7, #12]
 8006d74:	440a      	add	r2, r1
 8006d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d7a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006d7e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	015a      	lsls	r2, r3, #5
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	4413      	add	r3, r2
 8006d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	68ba      	ldr	r2, [r7, #8]
 8006d90:	0151      	lsls	r1, r2, #5
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	440a      	add	r2, r1
 8006d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006d9a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006d9e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006da6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	781b      	ldrb	r3, [r3, #0]
 8006dac:	f003 030f 	and.w	r3, r3, #15
 8006db0:	2101      	movs	r1, #1
 8006db2:	fa01 f303 	lsl.w	r3, r1, r3
 8006db6:	b29b      	uxth	r3, r3
 8006db8:	43db      	mvns	r3, r3
 8006dba:	68f9      	ldr	r1, [r7, #12]
 8006dbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006dc0:	4013      	ands	r3, r2
 8006dc2:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006dca:	69da      	ldr	r2, [r3, #28]
 8006dcc:	683b      	ldr	r3, [r7, #0]
 8006dce:	781b      	ldrb	r3, [r3, #0]
 8006dd0:	f003 030f 	and.w	r3, r3, #15
 8006dd4:	2101      	movs	r1, #1
 8006dd6:	fa01 f303 	lsl.w	r3, r1, r3
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	43db      	mvns	r3, r3
 8006dde:	68f9      	ldr	r1, [r7, #12]
 8006de0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006de4:	4013      	ands	r3, r2
 8006de6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	015a      	lsls	r2, r3, #5
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	4413      	add	r3, r2
 8006df0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006df4:	681a      	ldr	r2, [r3, #0]
 8006df6:	68bb      	ldr	r3, [r7, #8]
 8006df8:	0159      	lsls	r1, r3, #5
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	440b      	add	r3, r1
 8006dfe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006e02:	4619      	mov	r1, r3
 8006e04:	4b35      	ldr	r3, [pc, #212]	; (8006edc <USB_DeactivateEndpoint+0x1b0>)
 8006e06:	4013      	ands	r3, r2
 8006e08:	600b      	str	r3, [r1, #0]
 8006e0a:	e060      	b.n	8006ece <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	015a      	lsls	r2, r3, #5
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	4413      	add	r3, r2
 8006e14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8006e1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006e22:	d11f      	bne.n	8006e64 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006e24:	68bb      	ldr	r3, [r7, #8]
 8006e26:	015a      	lsls	r2, r3, #5
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	4413      	add	r3, r2
 8006e2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	68ba      	ldr	r2, [r7, #8]
 8006e34:	0151      	lsls	r1, r2, #5
 8006e36:	68fa      	ldr	r2, [r7, #12]
 8006e38:	440a      	add	r2, r1
 8006e3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e3e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8006e42:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8006e44:	68bb      	ldr	r3, [r7, #8]
 8006e46:	015a      	lsls	r2, r3, #5
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	4413      	add	r3, r2
 8006e4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	0151      	lsls	r1, r2, #5
 8006e56:	68fa      	ldr	r2, [r7, #12]
 8006e58:	440a      	add	r2, r1
 8006e5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8006e5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006e62:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e6a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	f003 030f 	and.w	r3, r3, #15
 8006e74:	2101      	movs	r1, #1
 8006e76:	fa01 f303 	lsl.w	r3, r1, r3
 8006e7a:	041b      	lsls	r3, r3, #16
 8006e7c:	43db      	mvns	r3, r3
 8006e7e:	68f9      	ldr	r1, [r7, #12]
 8006e80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006e84:	4013      	ands	r3, r2
 8006e86:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006e8e:	69da      	ldr	r2, [r3, #28]
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	781b      	ldrb	r3, [r3, #0]
 8006e94:	f003 030f 	and.w	r3, r3, #15
 8006e98:	2101      	movs	r1, #1
 8006e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8006e9e:	041b      	lsls	r3, r3, #16
 8006ea0:	43db      	mvns	r3, r3
 8006ea2:	68f9      	ldr	r1, [r7, #12]
 8006ea4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	015a      	lsls	r2, r3, #5
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	4413      	add	r3, r2
 8006eb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	68bb      	ldr	r3, [r7, #8]
 8006ebc:	0159      	lsls	r1, r3, #5
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	440b      	add	r3, r1
 8006ec2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006ec6:	4619      	mov	r1, r3
 8006ec8:	4b05      	ldr	r3, [pc, #20]	; (8006ee0 <USB_DeactivateEndpoint+0x1b4>)
 8006eca:	4013      	ands	r3, r2
 8006ecc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006ece:	2300      	movs	r3, #0
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	3714      	adds	r7, #20
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr
 8006edc:	ec337800 	.word	0xec337800
 8006ee0:	eff37800 	.word	0xeff37800

08006ee4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b08a      	sub	sp, #40	; 0x28
 8006ee8:	af02      	add	r7, sp, #8
 8006eea:	60f8      	str	r0, [r7, #12]
 8006eec:	60b9      	str	r1, [r7, #8]
 8006eee:	4613      	mov	r3, r2
 8006ef0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	781b      	ldrb	r3, [r3, #0]
 8006efa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006efc:	68bb      	ldr	r3, [r7, #8]
 8006efe:	785b      	ldrb	r3, [r3, #1]
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	f040 815c 	bne.w	80071be <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8006f06:	68bb      	ldr	r3, [r7, #8]
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d132      	bne.n	8006f74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f0e:	69bb      	ldr	r3, [r7, #24]
 8006f10:	015a      	lsls	r2, r3, #5
 8006f12:	69fb      	ldr	r3, [r7, #28]
 8006f14:	4413      	add	r3, r2
 8006f16:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f1a:	691b      	ldr	r3, [r3, #16]
 8006f1c:	69ba      	ldr	r2, [r7, #24]
 8006f1e:	0151      	lsls	r1, r2, #5
 8006f20:	69fa      	ldr	r2, [r7, #28]
 8006f22:	440a      	add	r2, r1
 8006f24:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f28:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006f2c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006f30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8006f32:	69bb      	ldr	r3, [r7, #24]
 8006f34:	015a      	lsls	r2, r3, #5
 8006f36:	69fb      	ldr	r3, [r7, #28]
 8006f38:	4413      	add	r3, r2
 8006f3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f3e:	691b      	ldr	r3, [r3, #16]
 8006f40:	69ba      	ldr	r2, [r7, #24]
 8006f42:	0151      	lsls	r1, r2, #5
 8006f44:	69fa      	ldr	r2, [r7, #28]
 8006f46:	440a      	add	r2, r1
 8006f48:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f4c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8006f50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f52:	69bb      	ldr	r3, [r7, #24]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f5e:	691b      	ldr	r3, [r3, #16]
 8006f60:	69ba      	ldr	r2, [r7, #24]
 8006f62:	0151      	lsls	r1, r2, #5
 8006f64:	69fa      	ldr	r2, [r7, #28]
 8006f66:	440a      	add	r2, r1
 8006f68:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f6c:	0cdb      	lsrs	r3, r3, #19
 8006f6e:	04db      	lsls	r3, r3, #19
 8006f70:	6113      	str	r3, [r2, #16]
 8006f72:	e074      	b.n	800705e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	015a      	lsls	r2, r3, #5
 8006f78:	69fb      	ldr	r3, [r7, #28]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006f80:	691b      	ldr	r3, [r3, #16]
 8006f82:	69ba      	ldr	r2, [r7, #24]
 8006f84:	0151      	lsls	r1, r2, #5
 8006f86:	69fa      	ldr	r2, [r7, #28]
 8006f88:	440a      	add	r2, r1
 8006f8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006f8e:	0cdb      	lsrs	r3, r3, #19
 8006f90:	04db      	lsls	r3, r3, #19
 8006f92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8006f94:	69bb      	ldr	r3, [r7, #24]
 8006f96:	015a      	lsls	r2, r3, #5
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fa0:	691b      	ldr	r3, [r3, #16]
 8006fa2:	69ba      	ldr	r2, [r7, #24]
 8006fa4:	0151      	lsls	r1, r2, #5
 8006fa6:	69fa      	ldr	r2, [r7, #28]
 8006fa8:	440a      	add	r2, r1
 8006faa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8006fae:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8006fb2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8006fb6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	015a      	lsls	r2, r3, #5
 8006fbc:	69fb      	ldr	r3, [r7, #28]
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006fc4:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	6999      	ldr	r1, [r3, #24]
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	68db      	ldr	r3, [r3, #12]
 8006fce:	440b      	add	r3, r1
 8006fd0:	1e59      	subs	r1, r3, #1
 8006fd2:	68bb      	ldr	r3, [r7, #8]
 8006fd4:	68db      	ldr	r3, [r3, #12]
 8006fd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8006fda:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8006fdc:	4b9d      	ldr	r3, [pc, #628]	; (8007254 <USB_EPStartXfer+0x370>)
 8006fde:	400b      	ands	r3, r1
 8006fe0:	69b9      	ldr	r1, [r7, #24]
 8006fe2:	0148      	lsls	r0, r1, #5
 8006fe4:	69f9      	ldr	r1, [r7, #28]
 8006fe6:	4401      	add	r1, r0
 8006fe8:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8006fec:	4313      	orrs	r3, r2
 8006fee:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	015a      	lsls	r2, r3, #5
 8006ff4:	69fb      	ldr	r3, [r7, #28]
 8006ff6:	4413      	add	r3, r2
 8006ff8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006ffc:	691a      	ldr	r2, [r3, #16]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	699b      	ldr	r3, [r3, #24]
 8007002:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007006:	69b9      	ldr	r1, [r7, #24]
 8007008:	0148      	lsls	r0, r1, #5
 800700a:	69f9      	ldr	r1, [r7, #28]
 800700c:	4401      	add	r1, r0
 800700e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8007012:	4313      	orrs	r3, r2
 8007014:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	791b      	ldrb	r3, [r3, #4]
 800701a:	2b01      	cmp	r3, #1
 800701c:	d11f      	bne.n	800705e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800701e:	69bb      	ldr	r3, [r7, #24]
 8007020:	015a      	lsls	r2, r3, #5
 8007022:	69fb      	ldr	r3, [r7, #28]
 8007024:	4413      	add	r3, r2
 8007026:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800702a:	691b      	ldr	r3, [r3, #16]
 800702c:	69ba      	ldr	r2, [r7, #24]
 800702e:	0151      	lsls	r1, r2, #5
 8007030:	69fa      	ldr	r2, [r7, #28]
 8007032:	440a      	add	r2, r1
 8007034:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007038:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800703c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800703e:	69bb      	ldr	r3, [r7, #24]
 8007040:	015a      	lsls	r2, r3, #5
 8007042:	69fb      	ldr	r3, [r7, #28]
 8007044:	4413      	add	r3, r2
 8007046:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800704a:	691b      	ldr	r3, [r3, #16]
 800704c:	69ba      	ldr	r2, [r7, #24]
 800704e:	0151      	lsls	r1, r2, #5
 8007050:	69fa      	ldr	r2, [r7, #28]
 8007052:	440a      	add	r2, r1
 8007054:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007058:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800705c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800705e:	79fb      	ldrb	r3, [r7, #7]
 8007060:	2b01      	cmp	r3, #1
 8007062:	d14b      	bne.n	80070fc <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007064:	68bb      	ldr	r3, [r7, #8]
 8007066:	695b      	ldr	r3, [r3, #20]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d009      	beq.n	8007080 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800706c:	69bb      	ldr	r3, [r7, #24]
 800706e:	015a      	lsls	r2, r3, #5
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	4413      	add	r3, r2
 8007074:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007078:	461a      	mov	r2, r3
 800707a:	68bb      	ldr	r3, [r7, #8]
 800707c:	695b      	ldr	r3, [r3, #20]
 800707e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8007080:	68bb      	ldr	r3, [r7, #8]
 8007082:	791b      	ldrb	r3, [r3, #4]
 8007084:	2b01      	cmp	r3, #1
 8007086:	d128      	bne.n	80070da <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007088:	69fb      	ldr	r3, [r7, #28]
 800708a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800708e:	689b      	ldr	r3, [r3, #8]
 8007090:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007094:	2b00      	cmp	r3, #0
 8007096:	d110      	bne.n	80070ba <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007098:	69bb      	ldr	r3, [r7, #24]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	69fb      	ldr	r3, [r7, #28]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	69ba      	ldr	r2, [r7, #24]
 80070a8:	0151      	lsls	r1, r2, #5
 80070aa:	69fa      	ldr	r2, [r7, #28]
 80070ac:	440a      	add	r2, r1
 80070ae:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070b2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80070b6:	6013      	str	r3, [r2, #0]
 80070b8:	e00f      	b.n	80070da <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80070ba:	69bb      	ldr	r3, [r7, #24]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	69ba      	ldr	r2, [r7, #24]
 80070ca:	0151      	lsls	r1, r2, #5
 80070cc:	69fa      	ldr	r2, [r7, #28]
 80070ce:	440a      	add	r2, r1
 80070d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070da:	69bb      	ldr	r3, [r7, #24]
 80070dc:	015a      	lsls	r2, r3, #5
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	4413      	add	r3, r2
 80070e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	69ba      	ldr	r2, [r7, #24]
 80070ea:	0151      	lsls	r1, r2, #5
 80070ec:	69fa      	ldr	r2, [r7, #28]
 80070ee:	440a      	add	r2, r1
 80070f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80070f4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80070f8:	6013      	str	r3, [r2, #0]
 80070fa:	e133      	b.n	8007364 <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80070fc:	69bb      	ldr	r3, [r7, #24]
 80070fe:	015a      	lsls	r2, r3, #5
 8007100:	69fb      	ldr	r3, [r7, #28]
 8007102:	4413      	add	r3, r2
 8007104:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	69ba      	ldr	r2, [r7, #24]
 800710c:	0151      	lsls	r1, r2, #5
 800710e:	69fa      	ldr	r2, [r7, #28]
 8007110:	440a      	add	r2, r1
 8007112:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007116:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800711a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800711c:	68bb      	ldr	r3, [r7, #8]
 800711e:	791b      	ldrb	r3, [r3, #4]
 8007120:	2b01      	cmp	r3, #1
 8007122:	d015      	beq.n	8007150 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007124:	68bb      	ldr	r3, [r7, #8]
 8007126:	699b      	ldr	r3, [r3, #24]
 8007128:	2b00      	cmp	r3, #0
 800712a:	f000 811b 	beq.w	8007364 <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	781b      	ldrb	r3, [r3, #0]
 800713a:	f003 030f 	and.w	r3, r3, #15
 800713e:	2101      	movs	r1, #1
 8007140:	fa01 f303 	lsl.w	r3, r1, r3
 8007144:	69f9      	ldr	r1, [r7, #28]
 8007146:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800714a:	4313      	orrs	r3, r2
 800714c:	634b      	str	r3, [r1, #52]	; 0x34
 800714e:	e109      	b.n	8007364 <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007150:	69fb      	ldr	r3, [r7, #28]
 8007152:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007156:	689b      	ldr	r3, [r3, #8]
 8007158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715c:	2b00      	cmp	r3, #0
 800715e:	d110      	bne.n	8007182 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	69fb      	ldr	r3, [r7, #28]
 8007166:	4413      	add	r3, r2
 8007168:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800716c:	681b      	ldr	r3, [r3, #0]
 800716e:	69ba      	ldr	r2, [r7, #24]
 8007170:	0151      	lsls	r1, r2, #5
 8007172:	69fa      	ldr	r2, [r7, #28]
 8007174:	440a      	add	r2, r1
 8007176:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800717a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800717e:	6013      	str	r3, [r2, #0]
 8007180:	e00f      	b.n	80071a2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	015a      	lsls	r2, r3, #5
 8007186:	69fb      	ldr	r3, [r7, #28]
 8007188:	4413      	add	r3, r2
 800718a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	69ba      	ldr	r2, [r7, #24]
 8007192:	0151      	lsls	r1, r2, #5
 8007194:	69fa      	ldr	r2, [r7, #28]
 8007196:	440a      	add	r2, r1
 8007198:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800719c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80071a0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80071a2:	68bb      	ldr	r3, [r7, #8]
 80071a4:	6919      	ldr	r1, [r3, #16]
 80071a6:	68bb      	ldr	r3, [r7, #8]
 80071a8:	781a      	ldrb	r2, [r3, #0]
 80071aa:	68bb      	ldr	r3, [r7, #8]
 80071ac:	699b      	ldr	r3, [r3, #24]
 80071ae:	b298      	uxth	r0, r3
 80071b0:	79fb      	ldrb	r3, [r7, #7]
 80071b2:	9300      	str	r3, [sp, #0]
 80071b4:	4603      	mov	r3, r0
 80071b6:	68f8      	ldr	r0, [r7, #12]
 80071b8:	f000 fade 	bl	8007778 <USB_WritePacket>
 80071bc:	e0d2      	b.n	8007364 <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	015a      	lsls	r2, r3, #5
 80071c2:	69fb      	ldr	r3, [r7, #28]
 80071c4:	4413      	add	r3, r2
 80071c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ca:	691b      	ldr	r3, [r3, #16]
 80071cc:	69ba      	ldr	r2, [r7, #24]
 80071ce:	0151      	lsls	r1, r2, #5
 80071d0:	69fa      	ldr	r2, [r7, #28]
 80071d2:	440a      	add	r2, r1
 80071d4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071d8:	0cdb      	lsrs	r3, r3, #19
 80071da:	04db      	lsls	r3, r3, #19
 80071dc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80071de:	69bb      	ldr	r3, [r7, #24]
 80071e0:	015a      	lsls	r2, r3, #5
 80071e2:	69fb      	ldr	r3, [r7, #28]
 80071e4:	4413      	add	r3, r2
 80071e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	69ba      	ldr	r2, [r7, #24]
 80071ee:	0151      	lsls	r1, r2, #5
 80071f0:	69fa      	ldr	r2, [r7, #28]
 80071f2:	440a      	add	r2, r1
 80071f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80071f8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80071fc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007200:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8007202:	68bb      	ldr	r3, [r7, #8]
 8007204:	699b      	ldr	r3, [r3, #24]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d126      	bne.n	8007258 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800720a:	69bb      	ldr	r3, [r7, #24]
 800720c:	015a      	lsls	r2, r3, #5
 800720e:	69fb      	ldr	r3, [r7, #28]
 8007210:	4413      	add	r3, r2
 8007212:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007216:	691a      	ldr	r2, [r3, #16]
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	68db      	ldr	r3, [r3, #12]
 800721c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007220:	69b9      	ldr	r1, [r7, #24]
 8007222:	0148      	lsls	r0, r1, #5
 8007224:	69f9      	ldr	r1, [r7, #28]
 8007226:	4401      	add	r1, r0
 8007228:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800722c:	4313      	orrs	r3, r2
 800722e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007230:	69bb      	ldr	r3, [r7, #24]
 8007232:	015a      	lsls	r2, r3, #5
 8007234:	69fb      	ldr	r3, [r7, #28]
 8007236:	4413      	add	r3, r2
 8007238:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800723c:	691b      	ldr	r3, [r3, #16]
 800723e:	69ba      	ldr	r2, [r7, #24]
 8007240:	0151      	lsls	r1, r2, #5
 8007242:	69fa      	ldr	r2, [r7, #28]
 8007244:	440a      	add	r2, r1
 8007246:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800724a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800724e:	6113      	str	r3, [r2, #16]
 8007250:	e03a      	b.n	80072c8 <USB_EPStartXfer+0x3e4>
 8007252:	bf00      	nop
 8007254:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	699a      	ldr	r2, [r3, #24]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	68db      	ldr	r3, [r3, #12]
 8007260:	4413      	add	r3, r2
 8007262:	1e5a      	subs	r2, r3, #1
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	68db      	ldr	r3, [r3, #12]
 8007268:	fbb2 f3f3 	udiv	r3, r2, r3
 800726c:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	68db      	ldr	r3, [r3, #12]
 8007272:	8afa      	ldrh	r2, [r7, #22]
 8007274:	fb03 f202 	mul.w	r2, r3, r2
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	015a      	lsls	r2, r3, #5
 8007280:	69fb      	ldr	r3, [r7, #28]
 8007282:	4413      	add	r3, r2
 8007284:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007288:	691a      	ldr	r2, [r3, #16]
 800728a:	8afb      	ldrh	r3, [r7, #22]
 800728c:	04d9      	lsls	r1, r3, #19
 800728e:	4b38      	ldr	r3, [pc, #224]	; (8007370 <USB_EPStartXfer+0x48c>)
 8007290:	400b      	ands	r3, r1
 8007292:	69b9      	ldr	r1, [r7, #24]
 8007294:	0148      	lsls	r0, r1, #5
 8007296:	69f9      	ldr	r1, [r7, #28]
 8007298:	4401      	add	r1, r0
 800729a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800729e:	4313      	orrs	r3, r2
 80072a0:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80072a2:	69bb      	ldr	r3, [r7, #24]
 80072a4:	015a      	lsls	r2, r3, #5
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	4413      	add	r3, r2
 80072aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072ae:	691a      	ldr	r2, [r3, #16]
 80072b0:	68bb      	ldr	r3, [r7, #8]
 80072b2:	69db      	ldr	r3, [r3, #28]
 80072b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80072b8:	69b9      	ldr	r1, [r7, #24]
 80072ba:	0148      	lsls	r0, r1, #5
 80072bc:	69f9      	ldr	r1, [r7, #28]
 80072be:	4401      	add	r1, r0
 80072c0:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80072c4:	4313      	orrs	r3, r2
 80072c6:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80072c8:	79fb      	ldrb	r3, [r7, #7]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d10d      	bne.n	80072ea <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80072ce:	68bb      	ldr	r3, [r7, #8]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	2b00      	cmp	r3, #0
 80072d4:	d009      	beq.n	80072ea <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80072d6:	68bb      	ldr	r3, [r7, #8]
 80072d8:	6919      	ldr	r1, [r3, #16]
 80072da:	69bb      	ldr	r3, [r7, #24]
 80072dc:	015a      	lsls	r2, r3, #5
 80072de:	69fb      	ldr	r3, [r7, #28]
 80072e0:	4413      	add	r3, r2
 80072e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80072e6:	460a      	mov	r2, r1
 80072e8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80072ea:	68bb      	ldr	r3, [r7, #8]
 80072ec:	791b      	ldrb	r3, [r3, #4]
 80072ee:	2b01      	cmp	r3, #1
 80072f0:	d128      	bne.n	8007344 <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80072f2:	69fb      	ldr	r3, [r7, #28]
 80072f4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80072f8:	689b      	ldr	r3, [r3, #8]
 80072fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d110      	bne.n	8007324 <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007302:	69bb      	ldr	r3, [r7, #24]
 8007304:	015a      	lsls	r2, r3, #5
 8007306:	69fb      	ldr	r3, [r7, #28]
 8007308:	4413      	add	r3, r2
 800730a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	69ba      	ldr	r2, [r7, #24]
 8007312:	0151      	lsls	r1, r2, #5
 8007314:	69fa      	ldr	r2, [r7, #28]
 8007316:	440a      	add	r2, r1
 8007318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800731c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007320:	6013      	str	r3, [r2, #0]
 8007322:	e00f      	b.n	8007344 <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	015a      	lsls	r2, r3, #5
 8007328:	69fb      	ldr	r3, [r7, #28]
 800732a:	4413      	add	r3, r2
 800732c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	69ba      	ldr	r2, [r7, #24]
 8007334:	0151      	lsls	r1, r2, #5
 8007336:	69fa      	ldr	r2, [r7, #28]
 8007338:	440a      	add	r2, r1
 800733a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800733e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007342:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8007344:	69bb      	ldr	r3, [r7, #24]
 8007346:	015a      	lsls	r2, r3, #5
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	4413      	add	r3, r2
 800734c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	69ba      	ldr	r2, [r7, #24]
 8007354:	0151      	lsls	r1, r2, #5
 8007356:	69fa      	ldr	r2, [r7, #28]
 8007358:	440a      	add	r2, r1
 800735a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800735e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007362:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3720      	adds	r7, #32
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	1ff80000 	.word	0x1ff80000

08007374 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8007374:	b480      	push	{r7}
 8007376:	b087      	sub	sp, #28
 8007378:	af00      	add	r7, sp, #0
 800737a:	60f8      	str	r0, [r7, #12]
 800737c:	60b9      	str	r1, [r7, #8]
 800737e:	4613      	mov	r3, r2
 8007380:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	781b      	ldrb	r3, [r3, #0]
 800738a:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800738c:	68bb      	ldr	r3, [r7, #8]
 800738e:	785b      	ldrb	r3, [r3, #1]
 8007390:	2b01      	cmp	r3, #1
 8007392:	f040 80ce 	bne.w	8007532 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	699b      	ldr	r3, [r3, #24]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d132      	bne.n	8007404 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800739e:	693b      	ldr	r3, [r7, #16]
 80073a0:	015a      	lsls	r2, r3, #5
 80073a2:	697b      	ldr	r3, [r7, #20]
 80073a4:	4413      	add	r3, r2
 80073a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	693a      	ldr	r2, [r7, #16]
 80073ae:	0151      	lsls	r1, r2, #5
 80073b0:	697a      	ldr	r2, [r7, #20]
 80073b2:	440a      	add	r2, r1
 80073b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073b8:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80073bc:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80073c0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80073c2:	693b      	ldr	r3, [r7, #16]
 80073c4:	015a      	lsls	r2, r3, #5
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	4413      	add	r3, r2
 80073ca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073ce:	691b      	ldr	r3, [r3, #16]
 80073d0:	693a      	ldr	r2, [r7, #16]
 80073d2:	0151      	lsls	r1, r2, #5
 80073d4:	697a      	ldr	r2, [r7, #20]
 80073d6:	440a      	add	r2, r1
 80073d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80073e0:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	015a      	lsls	r2, r3, #5
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	4413      	add	r3, r2
 80073ea:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80073ee:	691b      	ldr	r3, [r3, #16]
 80073f0:	693a      	ldr	r2, [r7, #16]
 80073f2:	0151      	lsls	r1, r2, #5
 80073f4:	697a      	ldr	r2, [r7, #20]
 80073f6:	440a      	add	r2, r1
 80073f8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80073fc:	0cdb      	lsrs	r3, r3, #19
 80073fe:	04db      	lsls	r3, r3, #19
 8007400:	6113      	str	r3, [r2, #16]
 8007402:	e04e      	b.n	80074a2 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8007404:	693b      	ldr	r3, [r7, #16]
 8007406:	015a      	lsls	r2, r3, #5
 8007408:	697b      	ldr	r3, [r7, #20]
 800740a:	4413      	add	r3, r2
 800740c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007410:	691b      	ldr	r3, [r3, #16]
 8007412:	693a      	ldr	r2, [r7, #16]
 8007414:	0151      	lsls	r1, r2, #5
 8007416:	697a      	ldr	r2, [r7, #20]
 8007418:	440a      	add	r2, r1
 800741a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800741e:	0cdb      	lsrs	r3, r3, #19
 8007420:	04db      	lsls	r3, r3, #19
 8007422:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	015a      	lsls	r2, r3, #5
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	4413      	add	r3, r2
 800742c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007430:	691b      	ldr	r3, [r3, #16]
 8007432:	693a      	ldr	r2, [r7, #16]
 8007434:	0151      	lsls	r1, r2, #5
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	440a      	add	r2, r1
 800743a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800743e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007442:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007446:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8007448:	68bb      	ldr	r3, [r7, #8]
 800744a:	699a      	ldr	r2, [r3, #24]
 800744c:	68bb      	ldr	r3, [r7, #8]
 800744e:	68db      	ldr	r3, [r3, #12]
 8007450:	429a      	cmp	r2, r3
 8007452:	d903      	bls.n	800745c <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 8007454:	68bb      	ldr	r3, [r7, #8]
 8007456:	68da      	ldr	r2, [r3, #12]
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	015a      	lsls	r2, r3, #5
 8007460:	697b      	ldr	r3, [r7, #20]
 8007462:	4413      	add	r3, r2
 8007464:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007468:	691b      	ldr	r3, [r3, #16]
 800746a:	693a      	ldr	r2, [r7, #16]
 800746c:	0151      	lsls	r1, r2, #5
 800746e:	697a      	ldr	r2, [r7, #20]
 8007470:	440a      	add	r2, r1
 8007472:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007476:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800747a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	015a      	lsls	r2, r3, #5
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	4413      	add	r3, r2
 8007484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007488:	691a      	ldr	r2, [r3, #16]
 800748a:	68bb      	ldr	r3, [r7, #8]
 800748c:	699b      	ldr	r3, [r3, #24]
 800748e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007492:	6939      	ldr	r1, [r7, #16]
 8007494:	0148      	lsls	r0, r1, #5
 8007496:	6979      	ldr	r1, [r7, #20]
 8007498:	4401      	add	r1, r0
 800749a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800749e:	4313      	orrs	r3, r2
 80074a0:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 80074a2:	79fb      	ldrb	r3, [r7, #7]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d11e      	bne.n	80074e6 <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 80074a8:	68bb      	ldr	r3, [r7, #8]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d009      	beq.n	80074c4 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 80074b0:	693b      	ldr	r3, [r7, #16]
 80074b2:	015a      	lsls	r2, r3, #5
 80074b4:	697b      	ldr	r3, [r7, #20]
 80074b6:	4413      	add	r3, r2
 80074b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074bc:	461a      	mov	r2, r3
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	695b      	ldr	r3, [r3, #20]
 80074c2:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074c4:	693b      	ldr	r3, [r7, #16]
 80074c6:	015a      	lsls	r2, r3, #5
 80074c8:	697b      	ldr	r3, [r7, #20]
 80074ca:	4413      	add	r3, r2
 80074cc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	693a      	ldr	r2, [r7, #16]
 80074d4:	0151      	lsls	r1, r2, #5
 80074d6:	697a      	ldr	r2, [r7, #20]
 80074d8:	440a      	add	r2, r1
 80074da:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80074de:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80074e2:	6013      	str	r3, [r2, #0]
 80074e4:	e097      	b.n	8007616 <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80074e6:	693b      	ldr	r3, [r7, #16]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	693a      	ldr	r2, [r7, #16]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	697a      	ldr	r2, [r7, #20]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007500:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007504:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8007506:	68bb      	ldr	r3, [r7, #8]
 8007508:	699b      	ldr	r3, [r3, #24]
 800750a:	2b00      	cmp	r3, #0
 800750c:	f000 8083 	beq.w	8007616 <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8007510:	697b      	ldr	r3, [r7, #20]
 8007512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007516:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	f003 030f 	and.w	r3, r3, #15
 8007520:	2101      	movs	r1, #1
 8007522:	fa01 f303 	lsl.w	r3, r1, r3
 8007526:	6979      	ldr	r1, [r7, #20]
 8007528:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800752c:	4313      	orrs	r3, r2
 800752e:	634b      	str	r3, [r1, #52]	; 0x34
 8007530:	e071      	b.n	8007616 <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	015a      	lsls	r2, r3, #5
 8007536:	697b      	ldr	r3, [r7, #20]
 8007538:	4413      	add	r3, r2
 800753a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800753e:	691b      	ldr	r3, [r3, #16]
 8007540:	693a      	ldr	r2, [r7, #16]
 8007542:	0151      	lsls	r1, r2, #5
 8007544:	697a      	ldr	r2, [r7, #20]
 8007546:	440a      	add	r2, r1
 8007548:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800754c:	0cdb      	lsrs	r3, r3, #19
 800754e:	04db      	lsls	r3, r3, #19
 8007550:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8007552:	693b      	ldr	r3, [r7, #16]
 8007554:	015a      	lsls	r2, r3, #5
 8007556:	697b      	ldr	r3, [r7, #20]
 8007558:	4413      	add	r3, r2
 800755a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	693a      	ldr	r2, [r7, #16]
 8007562:	0151      	lsls	r1, r2, #5
 8007564:	697a      	ldr	r2, [r7, #20]
 8007566:	440a      	add	r2, r1
 8007568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800756c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8007570:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8007574:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	699b      	ldr	r3, [r3, #24]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d003      	beq.n	8007586 <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800757e:	68bb      	ldr	r3, [r7, #8]
 8007580:	68da      	ldr	r2, [r3, #12]
 8007582:	68bb      	ldr	r3, [r7, #8]
 8007584:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	68da      	ldr	r2, [r3, #12]
 800758a:	68bb      	ldr	r3, [r7, #8]
 800758c:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800758e:	693b      	ldr	r3, [r7, #16]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	4413      	add	r3, r2
 8007596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	693a      	ldr	r2, [r7, #16]
 800759e:	0151      	lsls	r1, r2, #5
 80075a0:	697a      	ldr	r2, [r7, #20]
 80075a2:	440a      	add	r2, r1
 80075a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80075a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80075ac:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075ba:	691a      	ldr	r2, [r3, #16]
 80075bc:	68bb      	ldr	r3, [r7, #8]
 80075be:	69db      	ldr	r3, [r3, #28]
 80075c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80075c4:	6939      	ldr	r1, [r7, #16]
 80075c6:	0148      	lsls	r0, r1, #5
 80075c8:	6979      	ldr	r1, [r7, #20]
 80075ca:	4401      	add	r1, r0
 80075cc:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80075d0:	4313      	orrs	r3, r2
 80075d2:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80075d4:	79fb      	ldrb	r3, [r7, #7]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d10d      	bne.n	80075f6 <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80075da:	68bb      	ldr	r3, [r7, #8]
 80075dc:	691b      	ldr	r3, [r3, #16]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d009      	beq.n	80075f6 <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	6919      	ldr	r1, [r3, #16]
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	015a      	lsls	r2, r3, #5
 80075ea:	697b      	ldr	r3, [r7, #20]
 80075ec:	4413      	add	r3, r2
 80075ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80075f2:	460a      	mov	r2, r1
 80075f4:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80075f6:	693b      	ldr	r3, [r7, #16]
 80075f8:	015a      	lsls	r2, r3, #5
 80075fa:	697b      	ldr	r3, [r7, #20]
 80075fc:	4413      	add	r3, r2
 80075fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	693a      	ldr	r2, [r7, #16]
 8007606:	0151      	lsls	r1, r2, #5
 8007608:	697a      	ldr	r2, [r7, #20]
 800760a:	440a      	add	r2, r1
 800760c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007610:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8007614:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	371c      	adds	r7, #28
 800761c:	46bd      	mov	sp, r7
 800761e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007622:	4770      	bx	lr

08007624 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007624:	b480      	push	{r7}
 8007626:	b087      	sub	sp, #28
 8007628:	af00      	add	r7, sp, #0
 800762a:	6078      	str	r0, [r7, #4]
 800762c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800762e:	2300      	movs	r3, #0
 8007630:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007632:	2300      	movs	r3, #0
 8007634:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800763a:	683b      	ldr	r3, [r7, #0]
 800763c:	785b      	ldrb	r3, [r3, #1]
 800763e:	2b01      	cmp	r3, #1
 8007640:	d14a      	bne.n	80076d8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007642:	683b      	ldr	r3, [r7, #0]
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	015a      	lsls	r2, r3, #5
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	4413      	add	r3, r2
 800764c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007656:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800765a:	f040 8086 	bne.w	800776a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800765e:	683b      	ldr	r3, [r7, #0]
 8007660:	781b      	ldrb	r3, [r3, #0]
 8007662:	015a      	lsls	r2, r3, #5
 8007664:	693b      	ldr	r3, [r7, #16]
 8007666:	4413      	add	r3, r2
 8007668:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	683a      	ldr	r2, [r7, #0]
 8007670:	7812      	ldrb	r2, [r2, #0]
 8007672:	0151      	lsls	r1, r2, #5
 8007674:	693a      	ldr	r2, [r7, #16]
 8007676:	440a      	add	r2, r1
 8007678:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800767c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007680:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	781b      	ldrb	r3, [r3, #0]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007690:	681b      	ldr	r3, [r3, #0]
 8007692:	683a      	ldr	r2, [r7, #0]
 8007694:	7812      	ldrb	r2, [r2, #0]
 8007696:	0151      	lsls	r1, r2, #5
 8007698:	693a      	ldr	r2, [r7, #16]
 800769a:	440a      	add	r2, r1
 800769c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80076a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80076a4:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	3301      	adds	r3, #1
 80076aa:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80076ac:	68fb      	ldr	r3, [r7, #12]
 80076ae:	f242 7210 	movw	r2, #10000	; 0x2710
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d902      	bls.n	80076bc <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 80076b6:	2301      	movs	r3, #1
 80076b8:	75fb      	strb	r3, [r7, #23]
          break;
 80076ba:	e056      	b.n	800776a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80076bc:	683b      	ldr	r3, [r7, #0]
 80076be:	781b      	ldrb	r3, [r3, #0]
 80076c0:	015a      	lsls	r2, r3, #5
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	4413      	add	r3, r2
 80076c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076d4:	d0e7      	beq.n	80076a6 <USB_EPStopXfer+0x82>
 80076d6:	e048      	b.n	800776a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	015a      	lsls	r2, r3, #5
 80076de:	693b      	ldr	r3, [r7, #16]
 80076e0:	4413      	add	r3, r2
 80076e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80076ec:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80076f0:	d13b      	bne.n	800776a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80076f2:	683b      	ldr	r3, [r7, #0]
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	015a      	lsls	r2, r3, #5
 80076f8:	693b      	ldr	r3, [r7, #16]
 80076fa:	4413      	add	r3, r2
 80076fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	683a      	ldr	r2, [r7, #0]
 8007704:	7812      	ldrb	r2, [r2, #0]
 8007706:	0151      	lsls	r1, r2, #5
 8007708:	693a      	ldr	r2, [r7, #16]
 800770a:	440a      	add	r2, r1
 800770c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007710:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8007714:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	781b      	ldrb	r3, [r3, #0]
 800771a:	015a      	lsls	r2, r3, #5
 800771c:	693b      	ldr	r3, [r7, #16]
 800771e:	4413      	add	r3, r2
 8007720:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	683a      	ldr	r2, [r7, #0]
 8007728:	7812      	ldrb	r2, [r2, #0]
 800772a:	0151      	lsls	r1, r2, #5
 800772c:	693a      	ldr	r2, [r7, #16]
 800772e:	440a      	add	r2, r1
 8007730:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007734:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8007738:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	3301      	adds	r3, #1
 800773e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	f242 7210 	movw	r2, #10000	; 0x2710
 8007746:	4293      	cmp	r3, r2
 8007748:	d902      	bls.n	8007750 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800774a:	2301      	movs	r3, #1
 800774c:	75fb      	strb	r3, [r7, #23]
          break;
 800774e:	e00c      	b.n	800776a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	781b      	ldrb	r3, [r3, #0]
 8007754:	015a      	lsls	r2, r3, #5
 8007756:	693b      	ldr	r3, [r7, #16]
 8007758:	4413      	add	r3, r2
 800775a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007764:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007768:	d0e7      	beq.n	800773a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800776a:	7dfb      	ldrb	r3, [r7, #23]
}
 800776c:	4618      	mov	r0, r3
 800776e:	371c      	adds	r7, #28
 8007770:	46bd      	mov	sp, r7
 8007772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007776:	4770      	bx	lr

08007778 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007778:	b480      	push	{r7}
 800777a:	b089      	sub	sp, #36	; 0x24
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	4611      	mov	r1, r2
 8007784:	461a      	mov	r2, r3
 8007786:	460b      	mov	r3, r1
 8007788:	71fb      	strb	r3, [r7, #7]
 800778a:	4613      	mov	r3, r2
 800778c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007796:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800779a:	2b00      	cmp	r3, #0
 800779c:	d123      	bne.n	80077e6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800779e:	88bb      	ldrh	r3, [r7, #4]
 80077a0:	3303      	adds	r3, #3
 80077a2:	089b      	lsrs	r3, r3, #2
 80077a4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80077a6:	2300      	movs	r3, #0
 80077a8:	61bb      	str	r3, [r7, #24]
 80077aa:	e018      	b.n	80077de <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80077ac:	79fb      	ldrb	r3, [r7, #7]
 80077ae:	031a      	lsls	r2, r3, #12
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	4413      	add	r3, r2
 80077b4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80077b8:	461a      	mov	r2, r3
 80077ba:	69fb      	ldr	r3, [r7, #28]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	6013      	str	r3, [r2, #0]
      pSrc++;
 80077c0:	69fb      	ldr	r3, [r7, #28]
 80077c2:	3301      	adds	r3, #1
 80077c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077c6:	69fb      	ldr	r3, [r7, #28]
 80077c8:	3301      	adds	r3, #1
 80077ca:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077cc:	69fb      	ldr	r3, [r7, #28]
 80077ce:	3301      	adds	r3, #1
 80077d0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80077d2:	69fb      	ldr	r3, [r7, #28]
 80077d4:	3301      	adds	r3, #1
 80077d6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	3301      	adds	r3, #1
 80077dc:	61bb      	str	r3, [r7, #24]
 80077de:	69ba      	ldr	r2, [r7, #24]
 80077e0:	693b      	ldr	r3, [r7, #16]
 80077e2:	429a      	cmp	r2, r3
 80077e4:	d3e2      	bcc.n	80077ac <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80077e6:	2300      	movs	r3, #0
}
 80077e8:	4618      	mov	r0, r3
 80077ea:	3724      	adds	r7, #36	; 0x24
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b08b      	sub	sp, #44	; 0x2c
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	60f8      	str	r0, [r7, #12]
 80077fc:	60b9      	str	r1, [r7, #8]
 80077fe:	4613      	mov	r3, r2
 8007800:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800780a:	88fb      	ldrh	r3, [r7, #6]
 800780c:	089b      	lsrs	r3, r3, #2
 800780e:	b29b      	uxth	r3, r3
 8007810:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007812:	88fb      	ldrh	r3, [r7, #6]
 8007814:	f003 0303 	and.w	r3, r3, #3
 8007818:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800781a:	2300      	movs	r3, #0
 800781c:	623b      	str	r3, [r7, #32]
 800781e:	e014      	b.n	800784a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007826:	681a      	ldr	r2, [r3, #0]
 8007828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782a:	601a      	str	r2, [r3, #0]
    pDest++;
 800782c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800782e:	3301      	adds	r3, #1
 8007830:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007834:	3301      	adds	r3, #1
 8007836:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8007838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800783a:	3301      	adds	r3, #1
 800783c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800783e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007840:	3301      	adds	r3, #1
 8007842:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8007844:	6a3b      	ldr	r3, [r7, #32]
 8007846:	3301      	adds	r3, #1
 8007848:	623b      	str	r3, [r7, #32]
 800784a:	6a3a      	ldr	r2, [r7, #32]
 800784c:	697b      	ldr	r3, [r7, #20]
 800784e:	429a      	cmp	r2, r3
 8007850:	d3e6      	bcc.n	8007820 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007852:	8bfb      	ldrh	r3, [r7, #30]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d01e      	beq.n	8007896 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007858:	2300      	movs	r3, #0
 800785a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007862:	461a      	mov	r2, r3
 8007864:	f107 0310 	add.w	r3, r7, #16
 8007868:	6812      	ldr	r2, [r2, #0]
 800786a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800786c:	693a      	ldr	r2, [r7, #16]
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	b2db      	uxtb	r3, r3
 8007872:	00db      	lsls	r3, r3, #3
 8007874:	fa22 f303 	lsr.w	r3, r2, r3
 8007878:	b2da      	uxtb	r2, r3
 800787a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800787c:	701a      	strb	r2, [r3, #0]
      i++;
 800787e:	6a3b      	ldr	r3, [r7, #32]
 8007880:	3301      	adds	r3, #1
 8007882:	623b      	str	r3, [r7, #32]
      pDest++;
 8007884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007886:	3301      	adds	r3, #1
 8007888:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800788a:	8bfb      	ldrh	r3, [r7, #30]
 800788c:	3b01      	subs	r3, #1
 800788e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007890:	8bfb      	ldrh	r3, [r7, #30]
 8007892:	2b00      	cmp	r3, #0
 8007894:	d1ea      	bne.n	800786c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8007898:	4618      	mov	r0, r3
 800789a:	372c      	adds	r7, #44	; 0x2c
 800789c:	46bd      	mov	sp, r7
 800789e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a2:	4770      	bx	lr

080078a4 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b085      	sub	sp, #20
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
 80078ac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80078b8:	683b      	ldr	r3, [r7, #0]
 80078ba:	785b      	ldrb	r3, [r3, #1]
 80078bc:	2b01      	cmp	r3, #1
 80078be:	d12c      	bne.n	800791a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80078c0:	68bb      	ldr	r3, [r7, #8]
 80078c2:	015a      	lsls	r2, r3, #5
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	4413      	add	r3, r2
 80078c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	db12      	blt.n	80078f8 <USB_EPSetStall+0x54>
 80078d2:	68bb      	ldr	r3, [r7, #8]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d00f      	beq.n	80078f8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	015a      	lsls	r2, r3, #5
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	4413      	add	r3, r2
 80078e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	68ba      	ldr	r2, [r7, #8]
 80078e8:	0151      	lsls	r1, r2, #5
 80078ea:	68fa      	ldr	r2, [r7, #12]
 80078ec:	440a      	add	r2, r1
 80078ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80078f2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80078f6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80078f8:	68bb      	ldr	r3, [r7, #8]
 80078fa:	015a      	lsls	r2, r3, #5
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	4413      	add	r3, r2
 8007900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	68ba      	ldr	r2, [r7, #8]
 8007908:	0151      	lsls	r1, r2, #5
 800790a:	68fa      	ldr	r2, [r7, #12]
 800790c:	440a      	add	r2, r1
 800790e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007912:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007916:	6013      	str	r3, [r2, #0]
 8007918:	e02b      	b.n	8007972 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	015a      	lsls	r2, r3, #5
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	4413      	add	r3, r2
 8007922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	2b00      	cmp	r3, #0
 800792a:	db12      	blt.n	8007952 <USB_EPSetStall+0xae>
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	2b00      	cmp	r3, #0
 8007930:	d00f      	beq.n	8007952 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007932:	68bb      	ldr	r3, [r7, #8]
 8007934:	015a      	lsls	r2, r3, #5
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	4413      	add	r3, r2
 800793a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	68ba      	ldr	r2, [r7, #8]
 8007942:	0151      	lsls	r1, r2, #5
 8007944:	68fa      	ldr	r2, [r7, #12]
 8007946:	440a      	add	r2, r1
 8007948:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800794c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007950:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	015a      	lsls	r2, r3, #5
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	4413      	add	r3, r2
 800795a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800795e:	681b      	ldr	r3, [r3, #0]
 8007960:	68ba      	ldr	r2, [r7, #8]
 8007962:	0151      	lsls	r1, r2, #5
 8007964:	68fa      	ldr	r2, [r7, #12]
 8007966:	440a      	add	r2, r1
 8007968:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800796c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007970:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007972:	2300      	movs	r3, #0
}
 8007974:	4618      	mov	r0, r3
 8007976:	3714      	adds	r7, #20
 8007978:	46bd      	mov	sp, r7
 800797a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797e:	4770      	bx	lr

08007980 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8007980:	b480      	push	{r7}
 8007982:	b085      	sub	sp, #20
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800798e:	683b      	ldr	r3, [r7, #0]
 8007990:	781b      	ldrb	r3, [r3, #0]
 8007992:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	785b      	ldrb	r3, [r3, #1]
 8007998:	2b01      	cmp	r3, #1
 800799a:	d128      	bne.n	80079ee <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800799c:	68bb      	ldr	r3, [r7, #8]
 800799e:	015a      	lsls	r2, r3, #5
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	4413      	add	r3, r2
 80079a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	68ba      	ldr	r2, [r7, #8]
 80079ac:	0151      	lsls	r1, r2, #5
 80079ae:	68fa      	ldr	r2, [r7, #12]
 80079b0:	440a      	add	r2, r1
 80079b2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079b6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80079ba:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	791b      	ldrb	r3, [r3, #4]
 80079c0:	2b03      	cmp	r3, #3
 80079c2:	d003      	beq.n	80079cc <USB_EPClearStall+0x4c>
 80079c4:	683b      	ldr	r3, [r7, #0]
 80079c6:	791b      	ldrb	r3, [r3, #4]
 80079c8:	2b02      	cmp	r3, #2
 80079ca:	d138      	bne.n	8007a3e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80079cc:	68bb      	ldr	r3, [r7, #8]
 80079ce:	015a      	lsls	r2, r3, #5
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	4413      	add	r3, r2
 80079d4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	68ba      	ldr	r2, [r7, #8]
 80079dc:	0151      	lsls	r1, r2, #5
 80079de:	68fa      	ldr	r2, [r7, #12]
 80079e0:	440a      	add	r2, r1
 80079e2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80079e6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80079ea:	6013      	str	r3, [r2, #0]
 80079ec:	e027      	b.n	8007a3e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	015a      	lsls	r2, r3, #5
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	4413      	add	r3, r2
 80079f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	68ba      	ldr	r2, [r7, #8]
 80079fe:	0151      	lsls	r1, r2, #5
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	440a      	add	r2, r1
 8007a04:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a08:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007a0c:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	791b      	ldrb	r3, [r3, #4]
 8007a12:	2b03      	cmp	r3, #3
 8007a14:	d003      	beq.n	8007a1e <USB_EPClearStall+0x9e>
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	791b      	ldrb	r3, [r3, #4]
 8007a1a:	2b02      	cmp	r3, #2
 8007a1c:	d10f      	bne.n	8007a3e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	015a      	lsls	r2, r3, #5
 8007a22:	68fb      	ldr	r3, [r7, #12]
 8007a24:	4413      	add	r3, r2
 8007a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	68ba      	ldr	r2, [r7, #8]
 8007a2e:	0151      	lsls	r1, r2, #5
 8007a30:	68fa      	ldr	r2, [r7, #12]
 8007a32:	440a      	add	r2, r1
 8007a34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007a38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a3c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007a3e:	2300      	movs	r3, #0
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3714      	adds	r7, #20
 8007a44:	46bd      	mov	sp, r7
 8007a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4a:	4770      	bx	lr

08007a4c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007a4c:	b480      	push	{r7}
 8007a4e:	b085      	sub	sp, #20
 8007a50:	af00      	add	r7, sp, #0
 8007a52:	6078      	str	r0, [r7, #4]
 8007a54:	460b      	mov	r3, r1
 8007a56:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007a6a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8007a6e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007a70:	68fb      	ldr	r3, [r7, #12]
 8007a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007a76:	681a      	ldr	r2, [r3, #0]
 8007a78:	78fb      	ldrb	r3, [r7, #3]
 8007a7a:	011b      	lsls	r3, r3, #4
 8007a7c:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8007a80:	68f9      	ldr	r1, [r7, #12]
 8007a82:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8007a86:	4313      	orrs	r3, r2
 8007a88:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007a8a:	2300      	movs	r3, #0
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3714      	adds	r7, #20
 8007a90:	46bd      	mov	sp, r7
 8007a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a96:	4770      	bx	lr

08007a98 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007a98:	b480      	push	{r7}
 8007a9a:	b085      	sub	sp, #20
 8007a9c:	af00      	add	r7, sp, #0
 8007a9e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007ab2:	f023 0303 	bic.w	r3, r3, #3
 8007ab6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	68fa      	ldr	r2, [r7, #12]
 8007ac2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007ac6:	f023 0302 	bic.w	r3, r3, #2
 8007aca:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	3714      	adds	r7, #20
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8007ada:	b480      	push	{r7}
 8007adc:	b085      	sub	sp, #20
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	68fa      	ldr	r2, [r7, #12]
 8007af0:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8007af4:	f023 0303 	bic.w	r3, r3, #3
 8007af8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b00:	685b      	ldr	r3, [r3, #4]
 8007b02:	68fa      	ldr	r2, [r7, #12]
 8007b04:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007b08:	f043 0302 	orr.w	r3, r3, #2
 8007b0c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007b0e:	2300      	movs	r3, #0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3714      	adds	r7, #20
 8007b14:	46bd      	mov	sp, r7
 8007b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b1a:	4770      	bx	lr

08007b1c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8007b1c:	b480      	push	{r7}
 8007b1e:	b085      	sub	sp, #20
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	695b      	ldr	r3, [r3, #20]
 8007b28:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	699b      	ldr	r3, [r3, #24]
 8007b2e:	68fa      	ldr	r2, [r7, #12]
 8007b30:	4013      	ands	r3, r2
 8007b32:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007b34:	68fb      	ldr	r3, [r7, #12]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3714      	adds	r7, #20
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b40:	4770      	bx	lr

08007b42 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b42:	b480      	push	{r7}
 8007b44:	b085      	sub	sp, #20
 8007b46:	af00      	add	r7, sp, #0
 8007b48:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b54:	699b      	ldr	r3, [r3, #24]
 8007b56:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b5e:	69db      	ldr	r3, [r3, #28]
 8007b60:	68ba      	ldr	r2, [r7, #8]
 8007b62:	4013      	ands	r3, r2
 8007b64:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	0c1b      	lsrs	r3, r3, #16
}
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	3714      	adds	r7, #20
 8007b6e:	46bd      	mov	sp, r7
 8007b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b74:	4770      	bx	lr

08007b76 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8007b76:	b480      	push	{r7}
 8007b78:	b085      	sub	sp, #20
 8007b7a:	af00      	add	r7, sp, #0
 8007b7c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b88:	699b      	ldr	r3, [r3, #24]
 8007b8a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007b92:	69db      	ldr	r3, [r3, #28]
 8007b94:	68ba      	ldr	r2, [r7, #8]
 8007b96:	4013      	ands	r3, r2
 8007b98:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007b9a:	68bb      	ldr	r3, [r7, #8]
 8007b9c:	b29b      	uxth	r3, r3
}
 8007b9e:	4618      	mov	r0, r3
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr

08007baa <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007baa:	b480      	push	{r7}
 8007bac:	b085      	sub	sp, #20
 8007bae:	af00      	add	r7, sp, #0
 8007bb0:	6078      	str	r0, [r7, #4]
 8007bb2:	460b      	mov	r3, r1
 8007bb4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007bba:	78fb      	ldrb	r3, [r7, #3]
 8007bbc:	015a      	lsls	r2, r3, #5
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	4413      	add	r3, r2
 8007bc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007bc6:	689b      	ldr	r3, [r3, #8]
 8007bc8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bd0:	695b      	ldr	r3, [r3, #20]
 8007bd2:	68ba      	ldr	r2, [r7, #8]
 8007bd4:	4013      	ands	r3, r2
 8007bd6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007bd8:	68bb      	ldr	r3, [r7, #8]
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007be6:	b480      	push	{r7}
 8007be8:	b087      	sub	sp, #28
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	460b      	mov	r3, r1
 8007bf0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007bf6:	697b      	ldr	r3, [r7, #20]
 8007bf8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007bfc:	691b      	ldr	r3, [r3, #16]
 8007bfe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c06:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007c08:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007c0a:	78fb      	ldrb	r3, [r7, #3]
 8007c0c:	f003 030f 	and.w	r3, r3, #15
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	fa22 f303 	lsr.w	r3, r2, r3
 8007c16:	01db      	lsls	r3, r3, #7
 8007c18:	b2db      	uxtb	r3, r3
 8007c1a:	693a      	ldr	r2, [r7, #16]
 8007c1c:	4313      	orrs	r3, r2
 8007c1e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007c20:	78fb      	ldrb	r3, [r7, #3]
 8007c22:	015a      	lsls	r2, r3, #5
 8007c24:	697b      	ldr	r3, [r7, #20]
 8007c26:	4413      	add	r3, r2
 8007c28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	693a      	ldr	r2, [r7, #16]
 8007c30:	4013      	ands	r3, r2
 8007c32:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007c34:	68bb      	ldr	r3, [r7, #8]
}
 8007c36:	4618      	mov	r0, r3
 8007c38:	371c      	adds	r7, #28
 8007c3a:	46bd      	mov	sp, r7
 8007c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c40:	4770      	bx	lr

08007c42 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8007c42:	b480      	push	{r7}
 8007c44:	b083      	sub	sp, #12
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	695b      	ldr	r3, [r3, #20]
 8007c4e:	f003 0301 	and.w	r3, r3, #1
}
 8007c52:	4618      	mov	r0, r3
 8007c54:	370c      	adds	r7, #12
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr

08007c5e <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8007c5e:	b480      	push	{r7}
 8007c60:	b085      	sub	sp, #20
 8007c62:	af00      	add	r7, sp, #0
 8007c64:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	68fa      	ldr	r2, [r7, #12]
 8007c74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8007c78:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8007c7c:	f023 0307 	bic.w	r3, r3, #7
 8007c80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8007c88:	685b      	ldr	r3, [r3, #4]
 8007c8a:	68fa      	ldr	r2, [r7, #12]
 8007c8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8007c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007c94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007c96:	2300      	movs	r3, #0
}
 8007c98:	4618      	mov	r0, r3
 8007c9a:	3714      	adds	r7, #20
 8007c9c:	46bd      	mov	sp, r7
 8007c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca2:	4770      	bx	lr

08007ca4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 8007ca4:	b480      	push	{r7}
 8007ca6:	b087      	sub	sp, #28
 8007ca8:	af00      	add	r7, sp, #0
 8007caa:	60f8      	str	r0, [r7, #12]
 8007cac:	460b      	mov	r3, r1
 8007cae:	607a      	str	r2, [r7, #4]
 8007cb0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	333c      	adds	r3, #60	; 0x3c
 8007cba:	3304      	adds	r3, #4
 8007cbc:	681b      	ldr	r3, [r3, #0]
 8007cbe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	4a26      	ldr	r2, [pc, #152]	; (8007d5c <USB_EP0_OutStart+0xb8>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d90a      	bls.n	8007cde <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007cc8:	697b      	ldr	r3, [r7, #20]
 8007cca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cce:	681b      	ldr	r3, [r3, #0]
 8007cd0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8007cd4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007cd8:	d101      	bne.n	8007cde <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8007cda:	2300      	movs	r3, #0
 8007cdc:	e037      	b.n	8007d4e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007ce4:	461a      	mov	r2, r3
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007cf0:	691b      	ldr	r3, [r3, #16]
 8007cf2:	697a      	ldr	r2, [r7, #20]
 8007cf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007cf8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8007cfc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d04:	691b      	ldr	r3, [r3, #16]
 8007d06:	697a      	ldr	r2, [r7, #20]
 8007d08:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d0c:	f043 0318 	orr.w	r3, r3, #24
 8007d10:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d18:	691b      	ldr	r3, [r3, #16]
 8007d1a:	697a      	ldr	r2, [r7, #20]
 8007d1c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d20:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8007d24:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8007d26:	7afb      	ldrb	r3, [r7, #11]
 8007d28:	2b01      	cmp	r3, #1
 8007d2a:	d10f      	bne.n	8007d4c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8007d2c:	697b      	ldr	r3, [r7, #20]
 8007d2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d32:	461a      	mov	r2, r3
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8007d38:	697b      	ldr	r3, [r7, #20]
 8007d3a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	697a      	ldr	r2, [r7, #20]
 8007d42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8007d46:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8007d4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d4c:	2300      	movs	r3, #0
}
 8007d4e:	4618      	mov	r0, r3
 8007d50:	371c      	adds	r7, #28
 8007d52:	46bd      	mov	sp, r7
 8007d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop
 8007d5c:	4f54300a 	.word	0x4f54300a

08007d60 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007d60:	b480      	push	{r7}
 8007d62:	b085      	sub	sp, #20
 8007d64:	af00      	add	r7, sp, #0
 8007d66:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007d68:	2300      	movs	r3, #0
 8007d6a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	3301      	adds	r3, #1
 8007d70:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	4a13      	ldr	r2, [pc, #76]	; (8007dc4 <USB_CoreReset+0x64>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d901      	bls.n	8007d7e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007d7a:	2303      	movs	r3, #3
 8007d7c:	e01b      	b.n	8007db6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	691b      	ldr	r3, [r3, #16]
 8007d82:	2b00      	cmp	r3, #0
 8007d84:	daf2      	bge.n	8007d6c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007d86:	2300      	movs	r3, #0
 8007d88:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	691b      	ldr	r3, [r3, #16]
 8007d8e:	f043 0201 	orr.w	r2, r3, #1
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	3301      	adds	r3, #1
 8007d9a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4a09      	ldr	r2, [pc, #36]	; (8007dc4 <USB_CoreReset+0x64>)
 8007da0:	4293      	cmp	r3, r2
 8007da2:	d901      	bls.n	8007da8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007da4:	2303      	movs	r3, #3
 8007da6:	e006      	b.n	8007db6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	691b      	ldr	r3, [r3, #16]
 8007dac:	f003 0301 	and.w	r3, r3, #1
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	d0f0      	beq.n	8007d96 <USB_CoreReset+0x36>

  return HAL_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	3714      	adds	r7, #20
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop
 8007dc4:	00030d40 	.word	0x00030d40

08007dc8 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b084      	sub	sp, #16
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
 8007dd0:	460b      	mov	r3, r1
 8007dd2:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007dd4:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007dd8:	f005 fb2a 	bl	800d430 <USBD_static_malloc>
 8007ddc:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d109      	bne.n	8007df8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	32b0      	adds	r2, #176	; 0xb0
 8007dee:	2100      	movs	r1, #0
 8007df0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8007df4:	2302      	movs	r3, #2
 8007df6:	e0d4      	b.n	8007fa2 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8007df8:	f44f 7207 	mov.w	r2, #540	; 0x21c
 8007dfc:	2100      	movs	r1, #0
 8007dfe:	68f8      	ldr	r0, [r7, #12]
 8007e00:	f005 fc8b 	bl	800d71a <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	32b0      	adds	r2, #176	; 0xb0
 8007e0e:	68f9      	ldr	r1, [r7, #12]
 8007e10:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	32b0      	adds	r2, #176	; 0xb0
 8007e1e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	7c1b      	ldrb	r3, [r3, #16]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d138      	bne.n	8007ea2 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007e30:	4b5e      	ldr	r3, [pc, #376]	; (8007fac <USBD_CDC_Init+0x1e4>)
 8007e32:	7819      	ldrb	r1, [r3, #0]
 8007e34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e38:	2202      	movs	r2, #2
 8007e3a:	6878      	ldr	r0, [r7, #4]
 8007e3c:	f005 f987 	bl	800d14e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007e40:	4b5a      	ldr	r3, [pc, #360]	; (8007fac <USBD_CDC_Init+0x1e4>)
 8007e42:	781b      	ldrb	r3, [r3, #0]
 8007e44:	f003 020f 	and.w	r2, r3, #15
 8007e48:	6879      	ldr	r1, [r7, #4]
 8007e4a:	4613      	mov	r3, r2
 8007e4c:	009b      	lsls	r3, r3, #2
 8007e4e:	4413      	add	r3, r2
 8007e50:	009b      	lsls	r3, r3, #2
 8007e52:	440b      	add	r3, r1
 8007e54:	3324      	adds	r3, #36	; 0x24
 8007e56:	2201      	movs	r2, #1
 8007e58:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007e5a:	4b55      	ldr	r3, [pc, #340]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007e5c:	7819      	ldrb	r1, [r3, #0]
 8007e5e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007e62:	2202      	movs	r2, #2
 8007e64:	6878      	ldr	r0, [r7, #4]
 8007e66:	f005 f972 	bl	800d14e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007e6a:	4b51      	ldr	r3, [pc, #324]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007e6c:	781b      	ldrb	r3, [r3, #0]
 8007e6e:	f003 020f 	and.w	r2, r3, #15
 8007e72:	6879      	ldr	r1, [r7, #4]
 8007e74:	4613      	mov	r3, r2
 8007e76:	009b      	lsls	r3, r3, #2
 8007e78:	4413      	add	r3, r2
 8007e7a:	009b      	lsls	r3, r3, #2
 8007e7c:	440b      	add	r3, r1
 8007e7e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007e82:	2201      	movs	r2, #1
 8007e84:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007e86:	4b4b      	ldr	r3, [pc, #300]	; (8007fb4 <USBD_CDC_Init+0x1ec>)
 8007e88:	781b      	ldrb	r3, [r3, #0]
 8007e8a:	f003 020f 	and.w	r2, r3, #15
 8007e8e:	6879      	ldr	r1, [r7, #4]
 8007e90:	4613      	mov	r3, r2
 8007e92:	009b      	lsls	r3, r3, #2
 8007e94:	4413      	add	r3, r2
 8007e96:	009b      	lsls	r3, r3, #2
 8007e98:	440b      	add	r3, r1
 8007e9a:	3326      	adds	r3, #38	; 0x26
 8007e9c:	2210      	movs	r2, #16
 8007e9e:	801a      	strh	r2, [r3, #0]
 8007ea0:	e035      	b.n	8007f0e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007ea2:	4b42      	ldr	r3, [pc, #264]	; (8007fac <USBD_CDC_Init+0x1e4>)
 8007ea4:	7819      	ldrb	r1, [r3, #0]
 8007ea6:	2340      	movs	r3, #64	; 0x40
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f005 f94f 	bl	800d14e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007eb0:	4b3e      	ldr	r3, [pc, #248]	; (8007fac <USBD_CDC_Init+0x1e4>)
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	f003 020f 	and.w	r2, r3, #15
 8007eb8:	6879      	ldr	r1, [r7, #4]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	009b      	lsls	r3, r3, #2
 8007ebe:	4413      	add	r3, r2
 8007ec0:	009b      	lsls	r3, r3, #2
 8007ec2:	440b      	add	r3, r1
 8007ec4:	3324      	adds	r3, #36	; 0x24
 8007ec6:	2201      	movs	r2, #1
 8007ec8:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8007eca:	4b39      	ldr	r3, [pc, #228]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007ecc:	7819      	ldrb	r1, [r3, #0]
 8007ece:	2340      	movs	r3, #64	; 0x40
 8007ed0:	2202      	movs	r2, #2
 8007ed2:	6878      	ldr	r0, [r7, #4]
 8007ed4:	f005 f93b 	bl	800d14e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007ed8:	4b35      	ldr	r3, [pc, #212]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007eda:	781b      	ldrb	r3, [r3, #0]
 8007edc:	f003 020f 	and.w	r2, r3, #15
 8007ee0:	6879      	ldr	r1, [r7, #4]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	009b      	lsls	r3, r3, #2
 8007ee6:	4413      	add	r3, r2
 8007ee8:	009b      	lsls	r3, r3, #2
 8007eea:	440b      	add	r3, r1
 8007eec:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8007ef0:	2201      	movs	r2, #1
 8007ef2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8007ef4:	4b2f      	ldr	r3, [pc, #188]	; (8007fb4 <USBD_CDC_Init+0x1ec>)
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	f003 020f 	and.w	r2, r3, #15
 8007efc:	6879      	ldr	r1, [r7, #4]
 8007efe:	4613      	mov	r3, r2
 8007f00:	009b      	lsls	r3, r3, #2
 8007f02:	4413      	add	r3, r2
 8007f04:	009b      	lsls	r3, r3, #2
 8007f06:	440b      	add	r3, r1
 8007f08:	3326      	adds	r3, #38	; 0x26
 8007f0a:	2210      	movs	r2, #16
 8007f0c:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007f0e:	4b29      	ldr	r3, [pc, #164]	; (8007fb4 <USBD_CDC_Init+0x1ec>)
 8007f10:	7819      	ldrb	r1, [r3, #0]
 8007f12:	2308      	movs	r3, #8
 8007f14:	2203      	movs	r2, #3
 8007f16:	6878      	ldr	r0, [r7, #4]
 8007f18:	f005 f919 	bl	800d14e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8007f1c:	4b25      	ldr	r3, [pc, #148]	; (8007fb4 <USBD_CDC_Init+0x1ec>)
 8007f1e:	781b      	ldrb	r3, [r3, #0]
 8007f20:	f003 020f 	and.w	r2, r3, #15
 8007f24:	6879      	ldr	r1, [r7, #4]
 8007f26:	4613      	mov	r3, r2
 8007f28:	009b      	lsls	r3, r3, #2
 8007f2a:	4413      	add	r3, r2
 8007f2c:	009b      	lsls	r3, r3, #2
 8007f2e:	440b      	add	r3, r1
 8007f30:	3324      	adds	r3, #36	; 0x24
 8007f32:	2201      	movs	r2, #1
 8007f34:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	2200      	movs	r2, #0
 8007f3a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8007f44:	687a      	ldr	r2, [r7, #4]
 8007f46:	33b0      	adds	r3, #176	; 0xb0
 8007f48:	009b      	lsls	r3, r3, #2
 8007f4a:	4413      	add	r3, r2
 8007f4c:	685b      	ldr	r3, [r3, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d101      	bne.n	8007f70 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8007f6c:	2302      	movs	r3, #2
 8007f6e:	e018      	b.n	8007fa2 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	7c1b      	ldrb	r3, [r3, #16]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10a      	bne.n	8007f8e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f78:	4b0d      	ldr	r3, [pc, #52]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007f7a:	7819      	ldrb	r1, [r3, #0]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f82:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f005 f9d0 	bl	800d32c <USBD_LL_PrepareReceive>
 8007f8c:	e008      	b.n	8007fa0 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007f8e:	4b08      	ldr	r3, [pc, #32]	; (8007fb0 <USBD_CDC_Init+0x1e8>)
 8007f90:	7819      	ldrb	r1, [r3, #0]
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007f98:	2340      	movs	r3, #64	; 0x40
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f005 f9c6 	bl	800d32c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3710      	adds	r7, #16
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	20000093 	.word	0x20000093
 8007fb0:	20000094 	.word	0x20000094
 8007fb4:	20000095 	.word	0x20000095

08007fb8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b082      	sub	sp, #8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	460b      	mov	r3, r1
 8007fc2:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007fc4:	4b3a      	ldr	r3, [pc, #232]	; (80080b0 <USBD_CDC_DeInit+0xf8>)
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	4619      	mov	r1, r3
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f005 f8e5 	bl	800d19a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007fd0:	4b37      	ldr	r3, [pc, #220]	; (80080b0 <USBD_CDC_DeInit+0xf8>)
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	f003 020f 	and.w	r2, r3, #15
 8007fd8:	6879      	ldr	r1, [r7, #4]
 8007fda:	4613      	mov	r3, r2
 8007fdc:	009b      	lsls	r3, r3, #2
 8007fde:	4413      	add	r3, r2
 8007fe0:	009b      	lsls	r3, r3, #2
 8007fe2:	440b      	add	r3, r1
 8007fe4:	3324      	adds	r3, #36	; 0x24
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8007fea:	4b32      	ldr	r3, [pc, #200]	; (80080b4 <USBD_CDC_DeInit+0xfc>)
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	4619      	mov	r1, r3
 8007ff0:	6878      	ldr	r0, [r7, #4]
 8007ff2:	f005 f8d2 	bl	800d19a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8007ff6:	4b2f      	ldr	r3, [pc, #188]	; (80080b4 <USBD_CDC_DeInit+0xfc>)
 8007ff8:	781b      	ldrb	r3, [r3, #0]
 8007ffa:	f003 020f 	and.w	r2, r3, #15
 8007ffe:	6879      	ldr	r1, [r7, #4]
 8008000:	4613      	mov	r3, r2
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	4413      	add	r3, r2
 8008006:	009b      	lsls	r3, r3, #2
 8008008:	440b      	add	r3, r1
 800800a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800800e:	2200      	movs	r2, #0
 8008010:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8008012:	4b29      	ldr	r3, [pc, #164]	; (80080b8 <USBD_CDC_DeInit+0x100>)
 8008014:	781b      	ldrb	r3, [r3, #0]
 8008016:	4619      	mov	r1, r3
 8008018:	6878      	ldr	r0, [r7, #4]
 800801a:	f005 f8be 	bl	800d19a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800801e:	4b26      	ldr	r3, [pc, #152]	; (80080b8 <USBD_CDC_DeInit+0x100>)
 8008020:	781b      	ldrb	r3, [r3, #0]
 8008022:	f003 020f 	and.w	r2, r3, #15
 8008026:	6879      	ldr	r1, [r7, #4]
 8008028:	4613      	mov	r3, r2
 800802a:	009b      	lsls	r3, r3, #2
 800802c:	4413      	add	r3, r2
 800802e:	009b      	lsls	r3, r3, #2
 8008030:	440b      	add	r3, r1
 8008032:	3324      	adds	r3, #36	; 0x24
 8008034:	2200      	movs	r2, #0
 8008036:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008038:	4b1f      	ldr	r3, [pc, #124]	; (80080b8 <USBD_CDC_DeInit+0x100>)
 800803a:	781b      	ldrb	r3, [r3, #0]
 800803c:	f003 020f 	and.w	r2, r3, #15
 8008040:	6879      	ldr	r1, [r7, #4]
 8008042:	4613      	mov	r3, r2
 8008044:	009b      	lsls	r3, r3, #2
 8008046:	4413      	add	r3, r2
 8008048:	009b      	lsls	r3, r3, #2
 800804a:	440b      	add	r3, r1
 800804c:	3326      	adds	r3, #38	; 0x26
 800804e:	2200      	movs	r2, #0
 8008050:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	32b0      	adds	r2, #176	; 0xb0
 800805c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008060:	2b00      	cmp	r3, #0
 8008062:	d01f      	beq.n	80080a4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	33b0      	adds	r3, #176	; 0xb0
 800806e:	009b      	lsls	r3, r3, #2
 8008070:	4413      	add	r3, r2
 8008072:	685b      	ldr	r3, [r3, #4]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	32b0      	adds	r2, #176	; 0xb0
 8008082:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008086:	4618      	mov	r0, r3
 8008088:	f005 f9e0 	bl	800d44c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	32b0      	adds	r2, #176	; 0xb0
 8008096:	2100      	movs	r1, #0
 8008098:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 80080a4:	2300      	movs	r3, #0
}
 80080a6:	4618      	mov	r0, r3
 80080a8:	3708      	adds	r7, #8
 80080aa:	46bd      	mov	sp, r7
 80080ac:	bd80      	pop	{r7, pc}
 80080ae:	bf00      	nop
 80080b0:	20000093 	.word	0x20000093
 80080b4:	20000094 	.word	0x20000094
 80080b8:	20000095 	.word	0x20000095

080080bc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
 80080c4:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	32b0      	adds	r2, #176	; 0xb0
 80080d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080d4:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80080d6:	2300      	movs	r3, #0
 80080d8:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80080da:	2300      	movs	r3, #0
 80080dc:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80080de:	2300      	movs	r3, #0
 80080e0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80080e2:	693b      	ldr	r3, [r7, #16]
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	d101      	bne.n	80080ec <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e0bf      	b.n	800826c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80080ec:	683b      	ldr	r3, [r7, #0]
 80080ee:	781b      	ldrb	r3, [r3, #0]
 80080f0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d050      	beq.n	800819a <USBD_CDC_Setup+0xde>
 80080f8:	2b20      	cmp	r3, #32
 80080fa:	f040 80af 	bne.w	800825c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	88db      	ldrh	r3, [r3, #6]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d03a      	beq.n	800817c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8008106:	683b      	ldr	r3, [r7, #0]
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	b25b      	sxtb	r3, r3
 800810c:	2b00      	cmp	r3, #0
 800810e:	da1b      	bge.n	8008148 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	33b0      	adds	r3, #176	; 0xb0
 800811a:	009b      	lsls	r3, r3, #2
 800811c:	4413      	add	r3, r2
 800811e:	685b      	ldr	r3, [r3, #4]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	683a      	ldr	r2, [r7, #0]
 8008124:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008126:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008128:	683a      	ldr	r2, [r7, #0]
 800812a:	88d2      	ldrh	r2, [r2, #6]
 800812c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800812e:	683b      	ldr	r3, [r7, #0]
 8008130:	88db      	ldrh	r3, [r3, #6]
 8008132:	2b07      	cmp	r3, #7
 8008134:	bf28      	it	cs
 8008136:	2307      	movcs	r3, #7
 8008138:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800813a:	693b      	ldr	r3, [r7, #16]
 800813c:	89fa      	ldrh	r2, [r7, #14]
 800813e:	4619      	mov	r1, r3
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f001 fdb3 	bl	8009cac <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008146:	e090      	b.n	800826a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008148:	683b      	ldr	r3, [r7, #0]
 800814a:	785a      	ldrb	r2, [r3, #1]
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8008152:	683b      	ldr	r3, [r7, #0]
 8008154:	88db      	ldrh	r3, [r3, #6]
 8008156:	2b3f      	cmp	r3, #63	; 0x3f
 8008158:	d803      	bhi.n	8008162 <USBD_CDC_Setup+0xa6>
 800815a:	683b      	ldr	r3, [r7, #0]
 800815c:	88db      	ldrh	r3, [r3, #6]
 800815e:	b2da      	uxtb	r2, r3
 8008160:	e000      	b.n	8008164 <USBD_CDC_Setup+0xa8>
 8008162:	2240      	movs	r2, #64	; 0x40
 8008164:	693b      	ldr	r3, [r7, #16]
 8008166:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800816a:	6939      	ldr	r1, [r7, #16]
 800816c:	693b      	ldr	r3, [r7, #16]
 800816e:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8008172:	461a      	mov	r2, r3
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f001 fdc5 	bl	8009d04 <USBD_CtlPrepareRx>
      break;
 800817a:	e076      	b.n	800826a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008182:	687a      	ldr	r2, [r7, #4]
 8008184:	33b0      	adds	r3, #176	; 0xb0
 8008186:	009b      	lsls	r3, r3, #2
 8008188:	4413      	add	r3, r2
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	689b      	ldr	r3, [r3, #8]
 800818e:	683a      	ldr	r2, [r7, #0]
 8008190:	7850      	ldrb	r0, [r2, #1]
 8008192:	2200      	movs	r2, #0
 8008194:	6839      	ldr	r1, [r7, #0]
 8008196:	4798      	blx	r3
      break;
 8008198:	e067      	b.n	800826a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	785b      	ldrb	r3, [r3, #1]
 800819e:	2b0b      	cmp	r3, #11
 80081a0:	d851      	bhi.n	8008246 <USBD_CDC_Setup+0x18a>
 80081a2:	a201      	add	r2, pc, #4	; (adr r2, 80081a8 <USBD_CDC_Setup+0xec>)
 80081a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081a8:	080081d9 	.word	0x080081d9
 80081ac:	08008255 	.word	0x08008255
 80081b0:	08008247 	.word	0x08008247
 80081b4:	08008247 	.word	0x08008247
 80081b8:	08008247 	.word	0x08008247
 80081bc:	08008247 	.word	0x08008247
 80081c0:	08008247 	.word	0x08008247
 80081c4:	08008247 	.word	0x08008247
 80081c8:	08008247 	.word	0x08008247
 80081cc:	08008247 	.word	0x08008247
 80081d0:	08008203 	.word	0x08008203
 80081d4:	0800822d 	.word	0x0800822d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	2b03      	cmp	r3, #3
 80081e2:	d107      	bne.n	80081f4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80081e4:	f107 030a 	add.w	r3, r7, #10
 80081e8:	2202      	movs	r2, #2
 80081ea:	4619      	mov	r1, r3
 80081ec:	6878      	ldr	r0, [r7, #4]
 80081ee:	f001 fd5d 	bl	8009cac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80081f2:	e032      	b.n	800825a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80081f4:	6839      	ldr	r1, [r7, #0]
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f001 fce7 	bl	8009bca <USBD_CtlError>
            ret = USBD_FAIL;
 80081fc:	2303      	movs	r3, #3
 80081fe:	75fb      	strb	r3, [r7, #23]
          break;
 8008200:	e02b      	b.n	800825a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008208:	b2db      	uxtb	r3, r3
 800820a:	2b03      	cmp	r3, #3
 800820c:	d107      	bne.n	800821e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800820e:	f107 030d 	add.w	r3, r7, #13
 8008212:	2201      	movs	r2, #1
 8008214:	4619      	mov	r1, r3
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f001 fd48 	bl	8009cac <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800821c:	e01d      	b.n	800825a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800821e:	6839      	ldr	r1, [r7, #0]
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	f001 fcd2 	bl	8009bca <USBD_CtlError>
            ret = USBD_FAIL;
 8008226:	2303      	movs	r3, #3
 8008228:	75fb      	strb	r3, [r7, #23]
          break;
 800822a:	e016      	b.n	800825a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008232:	b2db      	uxtb	r3, r3
 8008234:	2b03      	cmp	r3, #3
 8008236:	d00f      	beq.n	8008258 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008238:	6839      	ldr	r1, [r7, #0]
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f001 fcc5 	bl	8009bca <USBD_CtlError>
            ret = USBD_FAIL;
 8008240:	2303      	movs	r3, #3
 8008242:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008244:	e008      	b.n	8008258 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008246:	6839      	ldr	r1, [r7, #0]
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f001 fcbe 	bl	8009bca <USBD_CtlError>
          ret = USBD_FAIL;
 800824e:	2303      	movs	r3, #3
 8008250:	75fb      	strb	r3, [r7, #23]
          break;
 8008252:	e002      	b.n	800825a <USBD_CDC_Setup+0x19e>
          break;
 8008254:	bf00      	nop
 8008256:	e008      	b.n	800826a <USBD_CDC_Setup+0x1ae>
          break;
 8008258:	bf00      	nop
      }
      break;
 800825a:	e006      	b.n	800826a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800825c:	6839      	ldr	r1, [r7, #0]
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f001 fcb3 	bl	8009bca <USBD_CtlError>
      ret = USBD_FAIL;
 8008264:	2303      	movs	r3, #3
 8008266:	75fb      	strb	r3, [r7, #23]
      break;
 8008268:	bf00      	nop
  }

  return (uint8_t)ret;
 800826a:	7dfb      	ldrb	r3, [r7, #23]
}
 800826c:	4618      	mov	r0, r3
 800826e:	3718      	adds	r7, #24
 8008270:	46bd      	mov	sp, r7
 8008272:	bd80      	pop	{r7, pc}

08008274 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	460b      	mov	r3, r1
 800827e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8008286:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	32b0      	adds	r2, #176	; 0xb0
 8008292:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008296:	2b00      	cmp	r3, #0
 8008298:	d101      	bne.n	800829e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800829a:	2303      	movs	r3, #3
 800829c:	e065      	b.n	800836a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	32b0      	adds	r2, #176	; 0xb0
 80082a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80082ac:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80082ae:	78fb      	ldrb	r3, [r7, #3]
 80082b0:	f003 020f 	and.w	r2, r3, #15
 80082b4:	6879      	ldr	r1, [r7, #4]
 80082b6:	4613      	mov	r3, r2
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	009b      	lsls	r3, r3, #2
 80082be:	440b      	add	r3, r1
 80082c0:	3318      	adds	r3, #24
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d02f      	beq.n	8008328 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80082c8:	78fb      	ldrb	r3, [r7, #3]
 80082ca:	f003 020f 	and.w	r2, r3, #15
 80082ce:	6879      	ldr	r1, [r7, #4]
 80082d0:	4613      	mov	r3, r2
 80082d2:	009b      	lsls	r3, r3, #2
 80082d4:	4413      	add	r3, r2
 80082d6:	009b      	lsls	r3, r3, #2
 80082d8:	440b      	add	r3, r1
 80082da:	3318      	adds	r3, #24
 80082dc:	681a      	ldr	r2, [r3, #0]
 80082de:	78fb      	ldrb	r3, [r7, #3]
 80082e0:	f003 010f 	and.w	r1, r3, #15
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	460b      	mov	r3, r1
 80082e8:	00db      	lsls	r3, r3, #3
 80082ea:	440b      	add	r3, r1
 80082ec:	009b      	lsls	r3, r3, #2
 80082ee:	4403      	add	r3, r0
 80082f0:	3348      	adds	r3, #72	; 0x48
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	fbb2 f1f3 	udiv	r1, r2, r3
 80082f8:	fb01 f303 	mul.w	r3, r1, r3
 80082fc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d112      	bne.n	8008328 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8008302:	78fb      	ldrb	r3, [r7, #3]
 8008304:	f003 020f 	and.w	r2, r3, #15
 8008308:	6879      	ldr	r1, [r7, #4]
 800830a:	4613      	mov	r3, r2
 800830c:	009b      	lsls	r3, r3, #2
 800830e:	4413      	add	r3, r2
 8008310:	009b      	lsls	r3, r3, #2
 8008312:	440b      	add	r3, r1
 8008314:	3318      	adds	r3, #24
 8008316:	2200      	movs	r2, #0
 8008318:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800831a:	78f9      	ldrb	r1, [r7, #3]
 800831c:	2300      	movs	r3, #0
 800831e:	2200      	movs	r2, #0
 8008320:	6878      	ldr	r0, [r7, #4]
 8008322:	f004 ffe2 	bl	800d2ea <USBD_LL_Transmit>
 8008326:	e01f      	b.n	8008368 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008328:	68bb      	ldr	r3, [r7, #8]
 800832a:	2200      	movs	r2, #0
 800832c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008336:	687a      	ldr	r2, [r7, #4]
 8008338:	33b0      	adds	r3, #176	; 0xb0
 800833a:	009b      	lsls	r3, r3, #2
 800833c:	4413      	add	r3, r2
 800833e:	685b      	ldr	r3, [r3, #4]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	2b00      	cmp	r3, #0
 8008344:	d010      	beq.n	8008368 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800834c:	687a      	ldr	r2, [r7, #4]
 800834e:	33b0      	adds	r3, #176	; 0xb0
 8008350:	009b      	lsls	r3, r3, #2
 8008352:	4413      	add	r3, r2
 8008354:	685b      	ldr	r3, [r3, #4]
 8008356:	691b      	ldr	r3, [r3, #16]
 8008358:	68ba      	ldr	r2, [r7, #8]
 800835a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800835e:	68ba      	ldr	r2, [r7, #8]
 8008360:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8008364:	78fa      	ldrb	r2, [r7, #3]
 8008366:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008368:	2300      	movs	r3, #0
}
 800836a:	4618      	mov	r0, r3
 800836c:	3710      	adds	r7, #16
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}

08008372 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008372:	b580      	push	{r7, lr}
 8008374:	b084      	sub	sp, #16
 8008376:	af00      	add	r7, sp, #0
 8008378:	6078      	str	r0, [r7, #4]
 800837a:	460b      	mov	r3, r1
 800837c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	32b0      	adds	r2, #176	; 0xb0
 8008388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	32b0      	adds	r2, #176	; 0xb0
 8008398:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800839c:	2b00      	cmp	r3, #0
 800839e:	d101      	bne.n	80083a4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80083a0:	2303      	movs	r3, #3
 80083a2:	e01a      	b.n	80083da <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80083a4:	78fb      	ldrb	r3, [r7, #3]
 80083a6:	4619      	mov	r1, r3
 80083a8:	6878      	ldr	r0, [r7, #4]
 80083aa:	f004 ffe0 	bl	800d36e <USBD_LL_GetRxDataSize>
 80083ae:	4602      	mov	r2, r0
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	33b0      	adds	r3, #176	; 0xb0
 80083c0:	009b      	lsls	r3, r3, #2
 80083c2:	4413      	add	r3, r2
 80083c4:	685b      	ldr	r3, [r3, #4]
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	68fa      	ldr	r2, [r7, #12]
 80083ca:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 80083ce:	68fa      	ldr	r2, [r7, #12]
 80083d0:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 80083d4:	4611      	mov	r1, r2
 80083d6:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80083d8:	2300      	movs	r3, #0
}
 80083da:	4618      	mov	r0, r3
 80083dc:	3710      	adds	r7, #16
 80083de:	46bd      	mov	sp, r7
 80083e0:	bd80      	pop	{r7, pc}

080083e2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80083e2:	b580      	push	{r7, lr}
 80083e4:	b084      	sub	sp, #16
 80083e6:	af00      	add	r7, sp, #0
 80083e8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	32b0      	adds	r2, #176	; 0xb0
 80083f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80083f8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d101      	bne.n	8008404 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8008400:	2303      	movs	r3, #3
 8008402:	e025      	b.n	8008450 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	33b0      	adds	r3, #176	; 0xb0
 800840e:	009b      	lsls	r3, r3, #2
 8008410:	4413      	add	r3, r2
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d01a      	beq.n	800844e <USBD_CDC_EP0_RxReady+0x6c>
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800841e:	2bff      	cmp	r3, #255	; 0xff
 8008420:	d015      	beq.n	800844e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8008428:	687a      	ldr	r2, [r7, #4]
 800842a:	33b0      	adds	r3, #176	; 0xb0
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4413      	add	r3, r2
 8008430:	685b      	ldr	r3, [r3, #4]
 8008432:	689b      	ldr	r3, [r3, #8]
 8008434:	68fa      	ldr	r2, [r7, #12]
 8008436:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800843a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800843c:	68fa      	ldr	r2, [r7, #12]
 800843e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8008442:	b292      	uxth	r2, r2
 8008444:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	22ff      	movs	r2, #255	; 0xff
 800844a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800844e:	2300      	movs	r3, #0
}
 8008450:	4618      	mov	r0, r3
 8008452:	3710      	adds	r7, #16
 8008454:	46bd      	mov	sp, r7
 8008456:	bd80      	pop	{r7, pc}

08008458 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b086      	sub	sp, #24
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008460:	2182      	movs	r1, #130	; 0x82
 8008462:	4818      	ldr	r0, [pc, #96]	; (80084c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008464:	f000 fd4f 	bl	8008f06 <USBD_GetEpDesc>
 8008468:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800846a:	2101      	movs	r1, #1
 800846c:	4815      	ldr	r0, [pc, #84]	; (80084c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800846e:	f000 fd4a 	bl	8008f06 <USBD_GetEpDesc>
 8008472:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008474:	2181      	movs	r1, #129	; 0x81
 8008476:	4813      	ldr	r0, [pc, #76]	; (80084c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008478:	f000 fd45 	bl	8008f06 <USBD_GetEpDesc>
 800847c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800847e:	697b      	ldr	r3, [r7, #20]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008484:	697b      	ldr	r3, [r7, #20]
 8008486:	2210      	movs	r2, #16
 8008488:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800848a:	693b      	ldr	r3, [r7, #16]
 800848c:	2b00      	cmp	r3, #0
 800848e:	d006      	beq.n	800849e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	2200      	movs	r2, #0
 8008494:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008498:	711a      	strb	r2, [r3, #4]
 800849a:	2200      	movs	r2, #0
 800849c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d006      	beq.n	80084b2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 80084a4:	68fb      	ldr	r3, [r7, #12]
 80084a6:	2200      	movs	r2, #0
 80084a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80084ac:	711a      	strb	r2, [r3, #4]
 80084ae:	2200      	movs	r2, #0
 80084b0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	2243      	movs	r2, #67	; 0x43
 80084b6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80084b8:	4b02      	ldr	r3, [pc, #8]	; (80084c4 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3718      	adds	r7, #24
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	20000050 	.word	0x20000050

080084c8 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80084c8:	b580      	push	{r7, lr}
 80084ca:	b086      	sub	sp, #24
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80084d0:	2182      	movs	r1, #130	; 0x82
 80084d2:	4818      	ldr	r0, [pc, #96]	; (8008534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084d4:	f000 fd17 	bl	8008f06 <USBD_GetEpDesc>
 80084d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80084da:	2101      	movs	r1, #1
 80084dc:	4815      	ldr	r0, [pc, #84]	; (8008534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084de:	f000 fd12 	bl	8008f06 <USBD_GetEpDesc>
 80084e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80084e4:	2181      	movs	r1, #129	; 0x81
 80084e6:	4813      	ldr	r0, [pc, #76]	; (8008534 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80084e8:	f000 fd0d 	bl	8008f06 <USBD_GetEpDesc>
 80084ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d002      	beq.n	80084fa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80084f4:	697b      	ldr	r3, [r7, #20]
 80084f6:	2210      	movs	r2, #16
 80084f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d006      	beq.n	800850e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008500:	693b      	ldr	r3, [r7, #16]
 8008502:	2200      	movs	r2, #0
 8008504:	711a      	strb	r2, [r3, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	f042 0202 	orr.w	r2, r2, #2
 800850c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d006      	beq.n	8008522 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	2200      	movs	r2, #0
 8008518:	711a      	strb	r2, [r3, #4]
 800851a:	2200      	movs	r2, #0
 800851c:	f042 0202 	orr.w	r2, r2, #2
 8008520:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2243      	movs	r2, #67	; 0x43
 8008526:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008528:	4b02      	ldr	r3, [pc, #8]	; (8008534 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800852a:	4618      	mov	r0, r3
 800852c:	3718      	adds	r7, #24
 800852e:	46bd      	mov	sp, r7
 8008530:	bd80      	pop	{r7, pc}
 8008532:	bf00      	nop
 8008534:	20000050 	.word	0x20000050

08008538 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008538:	b580      	push	{r7, lr}
 800853a:	b086      	sub	sp, #24
 800853c:	af00      	add	r7, sp, #0
 800853e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8008540:	2182      	movs	r1, #130	; 0x82
 8008542:	4818      	ldr	r0, [pc, #96]	; (80085a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008544:	f000 fcdf 	bl	8008f06 <USBD_GetEpDesc>
 8008548:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800854a:	2101      	movs	r1, #1
 800854c:	4815      	ldr	r0, [pc, #84]	; (80085a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800854e:	f000 fcda 	bl	8008f06 <USBD_GetEpDesc>
 8008552:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008554:	2181      	movs	r1, #129	; 0x81
 8008556:	4813      	ldr	r0, [pc, #76]	; (80085a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008558:	f000 fcd5 	bl	8008f06 <USBD_GetEpDesc>
 800855c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800855e:	697b      	ldr	r3, [r7, #20]
 8008560:	2b00      	cmp	r3, #0
 8008562:	d002      	beq.n	800856a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008564:	697b      	ldr	r3, [r7, #20]
 8008566:	2210      	movs	r2, #16
 8008568:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800856a:	693b      	ldr	r3, [r7, #16]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d006      	beq.n	800857e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008570:	693b      	ldr	r3, [r7, #16]
 8008572:	2200      	movs	r2, #0
 8008574:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008578:	711a      	strb	r2, [r3, #4]
 800857a:	2200      	movs	r2, #0
 800857c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d006      	beq.n	8008592 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2200      	movs	r2, #0
 8008588:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800858c:	711a      	strb	r2, [r3, #4]
 800858e:	2200      	movs	r2, #0
 8008590:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	2243      	movs	r2, #67	; 0x43
 8008596:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008598:	4b02      	ldr	r3, [pc, #8]	; (80085a4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800859a:	4618      	mov	r0, r3
 800859c:	3718      	adds	r7, #24
 800859e:	46bd      	mov	sp, r7
 80085a0:	bd80      	pop	{r7, pc}
 80085a2:	bf00      	nop
 80085a4:	20000050 	.word	0x20000050

080085a8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80085a8:	b480      	push	{r7}
 80085aa:	b083      	sub	sp, #12
 80085ac:	af00      	add	r7, sp, #0
 80085ae:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	220a      	movs	r2, #10
 80085b4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80085b6:	4b03      	ldr	r3, [pc, #12]	; (80085c4 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	370c      	adds	r7, #12
 80085bc:	46bd      	mov	sp, r7
 80085be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c2:	4770      	bx	lr
 80085c4:	2000000c 	.word	0x2000000c

080085c8 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80085c8:	b480      	push	{r7}
 80085ca:	b083      	sub	sp, #12
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	6078      	str	r0, [r7, #4]
 80085d0:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80085d8:	2303      	movs	r3, #3
 80085da:	e009      	b.n	80085f0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	33b0      	adds	r3, #176	; 0xb0
 80085e6:	009b      	lsls	r3, r3, #2
 80085e8:	4413      	add	r3, r2
 80085ea:	683a      	ldr	r2, [r7, #0]
 80085ec:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80085ee:	2300      	movs	r3, #0
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	370c      	adds	r7, #12
 80085f4:	46bd      	mov	sp, r7
 80085f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085fa:	4770      	bx	lr

080085fc <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80085fc:	b480      	push	{r7}
 80085fe:	b087      	sub	sp, #28
 8008600:	af00      	add	r7, sp, #0
 8008602:	60f8      	str	r0, [r7, #12]
 8008604:	60b9      	str	r1, [r7, #8]
 8008606:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800860e:	68fb      	ldr	r3, [r7, #12]
 8008610:	32b0      	adds	r2, #176	; 0xb0
 8008612:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008616:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 8008618:	697b      	ldr	r3, [r7, #20]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d101      	bne.n	8008622 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800861e:	2303      	movs	r3, #3
 8008620:	e008      	b.n	8008634 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8008622:	697b      	ldr	r3, [r7, #20]
 8008624:	68ba      	ldr	r2, [r7, #8]
 8008626:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	687a      	ldr	r2, [r7, #4]
 800862e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 8008632:	2300      	movs	r3, #0
}
 8008634:	4618      	mov	r0, r3
 8008636:	371c      	adds	r7, #28
 8008638:	46bd      	mov	sp, r7
 800863a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800863e:	4770      	bx	lr

08008640 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008640:	b480      	push	{r7}
 8008642:	b085      	sub	sp, #20
 8008644:	af00      	add	r7, sp, #0
 8008646:	6078      	str	r0, [r7, #4]
 8008648:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	32b0      	adds	r2, #176	; 0xb0
 8008654:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008658:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2b00      	cmp	r3, #0
 800865e:	d101      	bne.n	8008664 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008660:	2303      	movs	r3, #3
 8008662:	e004      	b.n	800866e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	683a      	ldr	r2, [r7, #0]
 8008668:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800866c:	2300      	movs	r3, #0
}
 800866e:	4618      	mov	r0, r3
 8008670:	3714      	adds	r7, #20
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
	...

0800867c <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800867c:	b580      	push	{r7, lr}
 800867e:	b084      	sub	sp, #16
 8008680:	af00      	add	r7, sp, #0
 8008682:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	32b0      	adds	r2, #176	; 0xb0
 800868e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008692:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 8008694:	2301      	movs	r3, #1
 8008696:	73fb      	strb	r3, [r7, #15]

#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */
  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	32b0      	adds	r2, #176	; 0xb0
 80086a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d101      	bne.n	80086ae <USBD_CDC_TransmitPacket+0x32>
  {
    return (uint8_t)USBD_FAIL;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e025      	b.n	80086fa <USBD_CDC_TransmitPacket+0x7e>
  }

  if (hcdc->TxState == 0U)
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d11f      	bne.n	80086f8 <USBD_CDC_TransmitPacket+0x7c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	2201      	movs	r2, #1
 80086bc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 80086c0:	4b10      	ldr	r3, [pc, #64]	; (8008704 <USBD_CDC_TransmitPacket+0x88>)
 80086c2:	781b      	ldrb	r3, [r3, #0]
 80086c4:	f003 020f 	and.w	r2, r3, #15
 80086c8:	68bb      	ldr	r3, [r7, #8]
 80086ca:	f8d3 1210 	ldr.w	r1, [r3, #528]	; 0x210
 80086ce:	6878      	ldr	r0, [r7, #4]
 80086d0:	4613      	mov	r3, r2
 80086d2:	009b      	lsls	r3, r3, #2
 80086d4:	4413      	add	r3, r2
 80086d6:	009b      	lsls	r3, r3, #2
 80086d8:	4403      	add	r3, r0
 80086da:	3318      	adds	r3, #24
 80086dc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 80086de:	4b09      	ldr	r3, [pc, #36]	; (8008704 <USBD_CDC_TransmitPacket+0x88>)
 80086e0:	7819      	ldrb	r1, [r3, #0]
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80086ee:	6878      	ldr	r0, [r7, #4]
 80086f0:	f004 fdfb 	bl	800d2ea <USBD_LL_Transmit>

    ret = USBD_OK;
 80086f4:	2300      	movs	r3, #0
 80086f6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 80086f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3710      	adds	r7, #16
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}
 8008702:	bf00      	nop
 8008704:	20000093 	.word	0x20000093

08008708 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008708:	b580      	push	{r7, lr}
 800870a:	b084      	sub	sp, #16
 800870c:	af00      	add	r7, sp, #0
 800870e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	32b0      	adds	r2, #176	; 0xb0
 800871a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800871e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	32b0      	adds	r2, #176	; 0xb0
 800872a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d101      	bne.n	8008736 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008732:	2303      	movs	r3, #3
 8008734:	e018      	b.n	8008768 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	7c1b      	ldrb	r3, [r3, #16]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d10a      	bne.n	8008754 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800873e:	4b0c      	ldr	r3, [pc, #48]	; (8008770 <USBD_CDC_ReceivePacket+0x68>)
 8008740:	7819      	ldrb	r1, [r3, #0]
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8008748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800874c:	6878      	ldr	r0, [r7, #4]
 800874e:	f004 fded 	bl	800d32c <USBD_LL_PrepareReceive>
 8008752:	e008      	b.n	8008766 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008754:	4b06      	ldr	r3, [pc, #24]	; (8008770 <USBD_CDC_ReceivePacket+0x68>)
 8008756:	7819      	ldrb	r1, [r3, #0]
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800875e:	2340      	movs	r3, #64	; 0x40
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	f004 fde3 	bl	800d32c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008766:	2300      	movs	r3, #0
}
 8008768:	4618      	mov	r0, r3
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}
 8008770:	20000094 	.word	0x20000094

08008774 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008774:	b580      	push	{r7, lr}
 8008776:	b086      	sub	sp, #24
 8008778:	af00      	add	r7, sp, #0
 800877a:	60f8      	str	r0, [r7, #12]
 800877c:	60b9      	str	r1, [r7, #8]
 800877e:	4613      	mov	r3, r2
 8008780:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	2b00      	cmp	r3, #0
 8008786:	d101      	bne.n	800878c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008788:	2303      	movs	r3, #3
 800878a:	e01f      	b.n	80087cc <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	2200      	movs	r2, #0
 8008790:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2200      	movs	r2, #0
 8008798:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	2200      	movs	r2, #0
 80087a0:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80087a4:	68bb      	ldr	r3, [r7, #8]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	68ba      	ldr	r2, [r7, #8]
 80087ae:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	2201      	movs	r2, #1
 80087b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	79fa      	ldrb	r2, [r7, #7]
 80087be:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80087c0:	68f8      	ldr	r0, [r7, #12]
 80087c2:	f004 fc5d 	bl	800d080 <USBD_LL_Init>
 80087c6:	4603      	mov	r3, r0
 80087c8:	75fb      	strb	r3, [r7, #23]

  return ret;
 80087ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3718      	adds	r7, #24
 80087d0:	46bd      	mov	sp, r7
 80087d2:	bd80      	pop	{r7, pc}

080087d4 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80087d4:	b580      	push	{r7, lr}
 80087d6:	b084      	sub	sp, #16
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80087de:	2300      	movs	r3, #0
 80087e0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	d101      	bne.n	80087ec <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80087e8:	2303      	movs	r3, #3
 80087ea:	e025      	b.n	8008838 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	683a      	ldr	r2, [r7, #0]
 80087f0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	32ae      	adds	r2, #174	; 0xae
 80087fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008804:	2b00      	cmp	r3, #0
 8008806:	d00f      	beq.n	8008828 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	32ae      	adds	r2, #174	; 0xae
 8008812:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008816:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008818:	f107 020e 	add.w	r2, r7, #14
 800881c:	4610      	mov	r0, r2
 800881e:	4798      	blx	r3
 8008820:	4602      	mov	r2, r0
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800882e:	1c5a      	adds	r2, r3, #1
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 8008836:	2300      	movs	r3, #0
}
 8008838:	4618      	mov	r0, r3
 800883a:	3710      	adds	r7, #16
 800883c:	46bd      	mov	sp, r7
 800883e:	bd80      	pop	{r7, pc}

08008840 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008840:	b580      	push	{r7, lr}
 8008842:	b082      	sub	sp, #8
 8008844:	af00      	add	r7, sp, #0
 8008846:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008848:	6878      	ldr	r0, [r7, #4]
 800884a:	f004 fc65 	bl	800d118 <USBD_LL_Start>
 800884e:	4603      	mov	r3, r0
}
 8008850:	4618      	mov	r0, r3
 8008852:	3708      	adds	r7, #8
 8008854:	46bd      	mov	sp, r7
 8008856:	bd80      	pop	{r7, pc}

08008858 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008858:	b480      	push	{r7}
 800885a:	b083      	sub	sp, #12
 800885c:	af00      	add	r7, sp, #0
 800885e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008860:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008862:	4618      	mov	r0, r3
 8008864:	370c      	adds	r7, #12
 8008866:	46bd      	mov	sp, r7
 8008868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886c:	4770      	bx	lr

0800886e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800886e:	b580      	push	{r7, lr}
 8008870:	b084      	sub	sp, #16
 8008872:	af00      	add	r7, sp, #0
 8008874:	6078      	str	r0, [r7, #4]
 8008876:	460b      	mov	r3, r1
 8008878:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800887a:	2300      	movs	r3, #0
 800887c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008884:	2b00      	cmp	r3, #0
 8008886:	d009      	beq.n	800889c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	78fa      	ldrb	r2, [r7, #3]
 8008892:	4611      	mov	r1, r2
 8008894:	6878      	ldr	r0, [r7, #4]
 8008896:	4798      	blx	r3
 8008898:	4603      	mov	r3, r0
 800889a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800889c:	7bfb      	ldrb	r3, [r7, #15]
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3710      	adds	r7, #16
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}

080088a6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088a6:	b580      	push	{r7, lr}
 80088a8:	b084      	sub	sp, #16
 80088aa:	af00      	add	r7, sp, #0
 80088ac:	6078      	str	r0, [r7, #4]
 80088ae:	460b      	mov	r3, r1
 80088b0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80088b2:	2300      	movs	r3, #0
 80088b4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80088bc:	685b      	ldr	r3, [r3, #4]
 80088be:	78fa      	ldrb	r2, [r7, #3]
 80088c0:	4611      	mov	r1, r2
 80088c2:	6878      	ldr	r0, [r7, #4]
 80088c4:	4798      	blx	r3
 80088c6:	4603      	mov	r3, r0
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d001      	beq.n	80088d0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80088cc:	2303      	movs	r3, #3
 80088ce:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d2:	4618      	mov	r0, r3
 80088d4:	3710      	adds	r7, #16
 80088d6:	46bd      	mov	sp, r7
 80088d8:	bd80      	pop	{r7, pc}

080088da <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80088da:	b580      	push	{r7, lr}
 80088dc:	b084      	sub	sp, #16
 80088de:	af00      	add	r7, sp, #0
 80088e0:	6078      	str	r0, [r7, #4]
 80088e2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 80088ea:	6839      	ldr	r1, [r7, #0]
 80088ec:	4618      	mov	r0, r3
 80088ee:	f001 f932 	bl	8009b56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8008900:	461a      	mov	r2, r3
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800890e:	f003 031f 	and.w	r3, r3, #31
 8008912:	2b02      	cmp	r3, #2
 8008914:	d01a      	beq.n	800894c <USBD_LL_SetupStage+0x72>
 8008916:	2b02      	cmp	r3, #2
 8008918:	d822      	bhi.n	8008960 <USBD_LL_SetupStage+0x86>
 800891a:	2b00      	cmp	r3, #0
 800891c:	d002      	beq.n	8008924 <USBD_LL_SetupStage+0x4a>
 800891e:	2b01      	cmp	r3, #1
 8008920:	d00a      	beq.n	8008938 <USBD_LL_SetupStage+0x5e>
 8008922:	e01d      	b.n	8008960 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800892a:	4619      	mov	r1, r3
 800892c:	6878      	ldr	r0, [r7, #4]
 800892e:	f000 fb5f 	bl	8008ff0 <USBD_StdDevReq>
 8008932:	4603      	mov	r3, r0
 8008934:	73fb      	strb	r3, [r7, #15]
      break;
 8008936:	e020      	b.n	800897a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800893e:	4619      	mov	r1, r3
 8008940:	6878      	ldr	r0, [r7, #4]
 8008942:	f000 fbc7 	bl	80090d4 <USBD_StdItfReq>
 8008946:	4603      	mov	r3, r0
 8008948:	73fb      	strb	r3, [r7, #15]
      break;
 800894a:	e016      	b.n	800897a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8008952:	4619      	mov	r1, r3
 8008954:	6878      	ldr	r0, [r7, #4]
 8008956:	f000 fc29 	bl	80091ac <USBD_StdEPReq>
 800895a:	4603      	mov	r3, r0
 800895c:	73fb      	strb	r3, [r7, #15]
      break;
 800895e:	e00c      	b.n	800897a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8008966:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800896a:	b2db      	uxtb	r3, r3
 800896c:	4619      	mov	r1, r3
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f004 fc32 	bl	800d1d8 <USBD_LL_StallEP>
 8008974:	4603      	mov	r3, r0
 8008976:	73fb      	strb	r3, [r7, #15]
      break;
 8008978:	bf00      	nop
  }

  return ret;
 800897a:	7bfb      	ldrb	r3, [r7, #15]
}
 800897c:	4618      	mov	r0, r3
 800897e:	3710      	adds	r7, #16
 8008980:	46bd      	mov	sp, r7
 8008982:	bd80      	pop	{r7, pc}

08008984 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008984:	b580      	push	{r7, lr}
 8008986:	b086      	sub	sp, #24
 8008988:	af00      	add	r7, sp, #0
 800898a:	60f8      	str	r0, [r7, #12]
 800898c:	460b      	mov	r3, r1
 800898e:	607a      	str	r2, [r7, #4]
 8008990:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8008996:	7afb      	ldrb	r3, [r7, #11]
 8008998:	2b00      	cmp	r3, #0
 800899a:	d16e      	bne.n	8008a7a <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80089a2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80089aa:	2b03      	cmp	r3, #3
 80089ac:	f040 8098 	bne.w	8008ae0 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80089b0:	693b      	ldr	r3, [r7, #16]
 80089b2:	689a      	ldr	r2, [r3, #8]
 80089b4:	693b      	ldr	r3, [r7, #16]
 80089b6:	68db      	ldr	r3, [r3, #12]
 80089b8:	429a      	cmp	r2, r3
 80089ba:	d913      	bls.n	80089e4 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80089bc:	693b      	ldr	r3, [r7, #16]
 80089be:	689a      	ldr	r2, [r3, #8]
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	68db      	ldr	r3, [r3, #12]
 80089c4:	1ad2      	subs	r2, r2, r3
 80089c6:	693b      	ldr	r3, [r7, #16]
 80089c8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	693b      	ldr	r3, [r7, #16]
 80089d0:	689b      	ldr	r3, [r3, #8]
 80089d2:	4293      	cmp	r3, r2
 80089d4:	bf28      	it	cs
 80089d6:	4613      	movcs	r3, r2
 80089d8:	461a      	mov	r2, r3
 80089da:	6879      	ldr	r1, [r7, #4]
 80089dc:	68f8      	ldr	r0, [r7, #12]
 80089de:	f001 f9ae 	bl	8009d3e <USBD_CtlContinueRx>
 80089e2:	e07d      	b.n	8008ae0 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80089ea:	f003 031f 	and.w	r3, r3, #31
 80089ee:	2b02      	cmp	r3, #2
 80089f0:	d014      	beq.n	8008a1c <USBD_LL_DataOutStage+0x98>
 80089f2:	2b02      	cmp	r3, #2
 80089f4:	d81d      	bhi.n	8008a32 <USBD_LL_DataOutStage+0xae>
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d002      	beq.n	8008a00 <USBD_LL_DataOutStage+0x7c>
 80089fa:	2b01      	cmp	r3, #1
 80089fc:	d003      	beq.n	8008a06 <USBD_LL_DataOutStage+0x82>
 80089fe:	e018      	b.n	8008a32 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008a00:	2300      	movs	r3, #0
 8008a02:	75bb      	strb	r3, [r7, #22]
            break;
 8008a04:	e018      	b.n	8008a38 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	4619      	mov	r1, r3
 8008a10:	68f8      	ldr	r0, [r7, #12]
 8008a12:	f000 fa5e 	bl	8008ed2 <USBD_CoreFindIF>
 8008a16:	4603      	mov	r3, r0
 8008a18:	75bb      	strb	r3, [r7, #22]
            break;
 8008a1a:	e00d      	b.n	8008a38 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8008a22:	b2db      	uxtb	r3, r3
 8008a24:	4619      	mov	r1, r3
 8008a26:	68f8      	ldr	r0, [r7, #12]
 8008a28:	f000 fa60 	bl	8008eec <USBD_CoreFindEP>
 8008a2c:	4603      	mov	r3, r0
 8008a2e:	75bb      	strb	r3, [r7, #22]
            break;
 8008a30:	e002      	b.n	8008a38 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008a32:	2300      	movs	r3, #0
 8008a34:	75bb      	strb	r3, [r7, #22]
            break;
 8008a36:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008a38:	7dbb      	ldrb	r3, [r7, #22]
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d119      	bne.n	8008a72 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a3e:	68fb      	ldr	r3, [r7, #12]
 8008a40:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008a44:	b2db      	uxtb	r3, r3
 8008a46:	2b03      	cmp	r3, #3
 8008a48:	d113      	bne.n	8008a72 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008a4a:	7dba      	ldrb	r2, [r7, #22]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	32ae      	adds	r2, #174	; 0xae
 8008a50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a54:	691b      	ldr	r3, [r3, #16]
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d00b      	beq.n	8008a72 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8008a5a:	7dba      	ldrb	r2, [r7, #22]
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008a62:	7dba      	ldrb	r2, [r7, #22]
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	32ae      	adds	r2, #174	; 0xae
 8008a68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	68f8      	ldr	r0, [r7, #12]
 8008a70:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008a72:	68f8      	ldr	r0, [r7, #12]
 8008a74:	f001 f974 	bl	8009d60 <USBD_CtlSendStatus>
 8008a78:	e032      	b.n	8008ae0 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008a7a:	7afb      	ldrb	r3, [r7, #11]
 8008a7c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	4619      	mov	r1, r3
 8008a84:	68f8      	ldr	r0, [r7, #12]
 8008a86:	f000 fa31 	bl	8008eec <USBD_CoreFindEP>
 8008a8a:	4603      	mov	r3, r0
 8008a8c:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008a8e:	7dbb      	ldrb	r3, [r7, #22]
 8008a90:	2bff      	cmp	r3, #255	; 0xff
 8008a92:	d025      	beq.n	8008ae0 <USBD_LL_DataOutStage+0x15c>
 8008a94:	7dbb      	ldrb	r3, [r7, #22]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d122      	bne.n	8008ae0 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	2b03      	cmp	r3, #3
 8008aa4:	d117      	bne.n	8008ad6 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008aa6:	7dba      	ldrb	r2, [r7, #22]
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	32ae      	adds	r2, #174	; 0xae
 8008aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ab0:	699b      	ldr	r3, [r3, #24]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	d00f      	beq.n	8008ad6 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8008ab6:	7dba      	ldrb	r2, [r7, #22]
 8008ab8:	68fb      	ldr	r3, [r7, #12]
 8008aba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008abe:	7dba      	ldrb	r2, [r7, #22]
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	32ae      	adds	r2, #174	; 0xae
 8008ac4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ac8:	699b      	ldr	r3, [r3, #24]
 8008aca:	7afa      	ldrb	r2, [r7, #11]
 8008acc:	4611      	mov	r1, r2
 8008ace:	68f8      	ldr	r0, [r7, #12]
 8008ad0:	4798      	blx	r3
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008ad6:	7dfb      	ldrb	r3, [r7, #23]
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d001      	beq.n	8008ae0 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8008adc:	7dfb      	ldrb	r3, [r7, #23]
 8008ade:	e000      	b.n	8008ae2 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	3718      	adds	r7, #24
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bd80      	pop	{r7, pc}

08008aea <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008aea:	b580      	push	{r7, lr}
 8008aec:	b086      	sub	sp, #24
 8008aee:	af00      	add	r7, sp, #0
 8008af0:	60f8      	str	r0, [r7, #12]
 8008af2:	460b      	mov	r3, r1
 8008af4:	607a      	str	r2, [r7, #4]
 8008af6:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8008af8:	7afb      	ldrb	r3, [r7, #11]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d16f      	bne.n	8008bde <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	3314      	adds	r3, #20
 8008b02:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8008b0a:	2b02      	cmp	r3, #2
 8008b0c:	d15a      	bne.n	8008bc4 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	689a      	ldr	r2, [r3, #8]
 8008b12:	693b      	ldr	r3, [r7, #16]
 8008b14:	68db      	ldr	r3, [r3, #12]
 8008b16:	429a      	cmp	r2, r3
 8008b18:	d914      	bls.n	8008b44 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8008b1a:	693b      	ldr	r3, [r7, #16]
 8008b1c:	689a      	ldr	r2, [r3, #8]
 8008b1e:	693b      	ldr	r3, [r7, #16]
 8008b20:	68db      	ldr	r3, [r3, #12]
 8008b22:	1ad2      	subs	r2, r2, r3
 8008b24:	693b      	ldr	r3, [r7, #16]
 8008b26:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8008b28:	693b      	ldr	r3, [r7, #16]
 8008b2a:	689b      	ldr	r3, [r3, #8]
 8008b2c:	461a      	mov	r2, r3
 8008b2e:	6879      	ldr	r1, [r7, #4]
 8008b30:	68f8      	ldr	r0, [r7, #12]
 8008b32:	f001 f8d6 	bl	8009ce2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b36:	2300      	movs	r3, #0
 8008b38:	2200      	movs	r2, #0
 8008b3a:	2100      	movs	r1, #0
 8008b3c:	68f8      	ldr	r0, [r7, #12]
 8008b3e:	f004 fbf5 	bl	800d32c <USBD_LL_PrepareReceive>
 8008b42:	e03f      	b.n	8008bc4 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	68da      	ldr	r2, [r3, #12]
 8008b48:	693b      	ldr	r3, [r7, #16]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	429a      	cmp	r2, r3
 8008b4e:	d11c      	bne.n	8008b8a <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8008b50:	693b      	ldr	r3, [r7, #16]
 8008b52:	685a      	ldr	r2, [r3, #4]
 8008b54:	693b      	ldr	r3, [r7, #16]
 8008b56:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008b58:	429a      	cmp	r2, r3
 8008b5a:	d316      	bcc.n	8008b8a <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8008b5c:	693b      	ldr	r3, [r7, #16]
 8008b5e:	685a      	ldr	r2, [r3, #4]
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d20f      	bcs.n	8008b8a <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008b6a:	2200      	movs	r2, #0
 8008b6c:	2100      	movs	r1, #0
 8008b6e:	68f8      	ldr	r0, [r7, #12]
 8008b70:	f001 f8b7 	bl	8009ce2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008b74:	68fb      	ldr	r3, [r7, #12]
 8008b76:	2200      	movs	r2, #0
 8008b78:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	2200      	movs	r2, #0
 8008b80:	2100      	movs	r1, #0
 8008b82:	68f8      	ldr	r0, [r7, #12]
 8008b84:	f004 fbd2 	bl	800d32c <USBD_LL_PrepareReceive>
 8008b88:	e01c      	b.n	8008bc4 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008b90:	b2db      	uxtb	r3, r3
 8008b92:	2b03      	cmp	r3, #3
 8008b94:	d10f      	bne.n	8008bb6 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008b96:	68fb      	ldr	r3, [r7, #12]
 8008b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008b9c:	68db      	ldr	r3, [r3, #12]
 8008b9e:	2b00      	cmp	r3, #0
 8008ba0:	d009      	beq.n	8008bb6 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	2200      	movs	r2, #0
 8008ba6:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008bb0:	68db      	ldr	r3, [r3, #12]
 8008bb2:	68f8      	ldr	r0, [r7, #12]
 8008bb4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008bb6:	2180      	movs	r1, #128	; 0x80
 8008bb8:	68f8      	ldr	r0, [r7, #12]
 8008bba:	f004 fb0d 	bl	800d1d8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008bbe:	68f8      	ldr	r0, [r7, #12]
 8008bc0:	f001 f8e1 	bl	8009d86 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d03a      	beq.n	8008c44 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8008bce:	68f8      	ldr	r0, [r7, #12]
 8008bd0:	f7ff fe42 	bl	8008858 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8008bdc:	e032      	b.n	8008c44 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008bde:	7afb      	ldrb	r3, [r7, #11]
 8008be0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008be4:	b2db      	uxtb	r3, r3
 8008be6:	4619      	mov	r1, r3
 8008be8:	68f8      	ldr	r0, [r7, #12]
 8008bea:	f000 f97f 	bl	8008eec <USBD_CoreFindEP>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008bf2:	7dfb      	ldrb	r3, [r7, #23]
 8008bf4:	2bff      	cmp	r3, #255	; 0xff
 8008bf6:	d025      	beq.n	8008c44 <USBD_LL_DataInStage+0x15a>
 8008bf8:	7dfb      	ldrb	r3, [r7, #23]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d122      	bne.n	8008c44 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	2b03      	cmp	r3, #3
 8008c08:	d11c      	bne.n	8008c44 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008c0a:	7dfa      	ldrb	r2, [r7, #23]
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	32ae      	adds	r2, #174	; 0xae
 8008c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c14:	695b      	ldr	r3, [r3, #20]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d014      	beq.n	8008c44 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8008c1a:	7dfa      	ldrb	r2, [r7, #23]
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8008c22:	7dfa      	ldrb	r2, [r7, #23]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	32ae      	adds	r2, #174	; 0xae
 8008c28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008c2c:	695b      	ldr	r3, [r3, #20]
 8008c2e:	7afa      	ldrb	r2, [r7, #11]
 8008c30:	4611      	mov	r1, r2
 8008c32:	68f8      	ldr	r0, [r7, #12]
 8008c34:	4798      	blx	r3
 8008c36:	4603      	mov	r3, r0
 8008c38:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8008c3a:	7dbb      	ldrb	r3, [r7, #22]
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d001      	beq.n	8008c44 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8008c40:	7dbb      	ldrb	r3, [r7, #22]
 8008c42:	e000      	b.n	8008c46 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8008c44:	2300      	movs	r3, #0
}
 8008c46:	4618      	mov	r0, r3
 8008c48:	3718      	adds	r7, #24
 8008c4a:	46bd      	mov	sp, r7
 8008c4c:	bd80      	pop	{r7, pc}

08008c4e <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8008c4e:	b580      	push	{r7, lr}
 8008c50:	b084      	sub	sp, #16
 8008c52:	af00      	add	r7, sp, #0
 8008c54:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c56:	2300      	movs	r3, #0
 8008c58:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	2200      	movs	r2, #0
 8008c66:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	2200      	movs	r2, #0
 8008c74:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2200      	movs	r2, #0
 8008c7c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	d014      	beq.n	8008cb4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c90:	685b      	ldr	r3, [r3, #4]
 8008c92:	2b00      	cmp	r3, #0
 8008c94:	d00e      	beq.n	8008cb4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8008c96:	687b      	ldr	r3, [r7, #4]
 8008c98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c9c:	685b      	ldr	r3, [r3, #4]
 8008c9e:	687a      	ldr	r2, [r7, #4]
 8008ca0:	6852      	ldr	r2, [r2, #4]
 8008ca2:	b2d2      	uxtb	r2, r2
 8008ca4:	4611      	mov	r1, r2
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	4798      	blx	r3
 8008caa:	4603      	mov	r3, r0
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d001      	beq.n	8008cb4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8008cb0:	2303      	movs	r3, #3
 8008cb2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008cb4:	2340      	movs	r3, #64	; 0x40
 8008cb6:	2200      	movs	r2, #0
 8008cb8:	2100      	movs	r1, #0
 8008cba:	6878      	ldr	r0, [r7, #4]
 8008cbc:	f004 fa47 	bl	800d14e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2240      	movs	r2, #64	; 0x40
 8008ccc:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8008cd0:	2340      	movs	r3, #64	; 0x40
 8008cd2:	2200      	movs	r2, #0
 8008cd4:	2180      	movs	r1, #128	; 0x80
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f004 fa39 	bl	800d14e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2201      	movs	r2, #1
 8008ce0:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	2240      	movs	r2, #64	; 0x40
 8008ce6:	621a      	str	r2, [r3, #32]

  return ret;
 8008ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008cea:	4618      	mov	r0, r3
 8008cec:	3710      	adds	r7, #16
 8008cee:	46bd      	mov	sp, r7
 8008cf0:	bd80      	pop	{r7, pc}

08008cf2 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8008cf2:	b480      	push	{r7}
 8008cf4:	b083      	sub	sp, #12
 8008cf6:	af00      	add	r7, sp, #0
 8008cf8:	6078      	str	r0, [r7, #4]
 8008cfa:	460b      	mov	r3, r1
 8008cfc:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	78fa      	ldrb	r2, [r7, #3]
 8008d02:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8008d04:	2300      	movs	r3, #0
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	370c      	adds	r7, #12
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d10:	4770      	bx	lr

08008d12 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8008d12:	b480      	push	{r7}
 8008d14:	b083      	sub	sp, #12
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d20:	b2da      	uxtb	r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	2204      	movs	r2, #4
 8008d2c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8008d30:	2300      	movs	r3, #0
}
 8008d32:	4618      	mov	r0, r3
 8008d34:	370c      	adds	r7, #12
 8008d36:	46bd      	mov	sp, r7
 8008d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3c:	4770      	bx	lr

08008d3e <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8008d3e:	b480      	push	{r7}
 8008d40:	b083      	sub	sp, #12
 8008d42:	af00      	add	r7, sp, #0
 8008d44:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d4c:	b2db      	uxtb	r3, r3
 8008d4e:	2b04      	cmp	r3, #4
 8008d50:	d106      	bne.n	8008d60 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 8008d58:	b2da      	uxtb	r2, r3
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8008d60:	2300      	movs	r3, #0
}
 8008d62:	4618      	mov	r0, r3
 8008d64:	370c      	adds	r7, #12
 8008d66:	46bd      	mov	sp, r7
 8008d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d6c:	4770      	bx	lr

08008d6e <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8008d6e:	b580      	push	{r7, lr}
 8008d70:	b082      	sub	sp, #8
 8008d72:	af00      	add	r7, sp, #0
 8008d74:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008d7c:	b2db      	uxtb	r3, r3
 8008d7e:	2b03      	cmp	r3, #3
 8008d80:	d110      	bne.n	8008da4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00b      	beq.n	8008da4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d92:	69db      	ldr	r3, [r3, #28]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d005      	beq.n	8008da4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008d9e:	69db      	ldr	r3, [r3, #28]
 8008da0:	6878      	ldr	r0, [r7, #4]
 8008da2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	3708      	adds	r7, #8
 8008daa:	46bd      	mov	sp, r7
 8008dac:	bd80      	pop	{r7, pc}

08008dae <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8008dae:	b580      	push	{r7, lr}
 8008db0:	b082      	sub	sp, #8
 8008db2:	af00      	add	r7, sp, #0
 8008db4:	6078      	str	r0, [r7, #4]
 8008db6:	460b      	mov	r3, r1
 8008db8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	32ae      	adds	r2, #174	; 0xae
 8008dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d101      	bne.n	8008dd0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8008dcc:	2303      	movs	r3, #3
 8008dce:	e01c      	b.n	8008e0a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	2b03      	cmp	r3, #3
 8008dda:	d115      	bne.n	8008e08 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	32ae      	adds	r2, #174	; 0xae
 8008de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dea:	6a1b      	ldr	r3, [r3, #32]
 8008dec:	2b00      	cmp	r3, #0
 8008dee:	d00b      	beq.n	8008e08 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	32ae      	adds	r2, #174	; 0xae
 8008dfa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008dfe:	6a1b      	ldr	r3, [r3, #32]
 8008e00:	78fa      	ldrb	r2, [r7, #3]
 8008e02:	4611      	mov	r1, r2
 8008e04:	6878      	ldr	r0, [r7, #4]
 8008e06:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008e08:	2300      	movs	r3, #0
}
 8008e0a:	4618      	mov	r0, r3
 8008e0c:	3708      	adds	r7, #8
 8008e0e:	46bd      	mov	sp, r7
 8008e10:	bd80      	pop	{r7, pc}

08008e12 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008e12:	b580      	push	{r7, lr}
 8008e14:	b082      	sub	sp, #8
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
 8008e1a:	460b      	mov	r3, r1
 8008e1c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	32ae      	adds	r2, #174	; 0xae
 8008e28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d101      	bne.n	8008e34 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008e30:	2303      	movs	r3, #3
 8008e32:	e01c      	b.n	8008e6e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008e3a:	b2db      	uxtb	r3, r3
 8008e3c:	2b03      	cmp	r3, #3
 8008e3e:	d115      	bne.n	8008e6c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	32ae      	adds	r2, #174	; 0xae
 8008e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d00b      	beq.n	8008e6c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	32ae      	adds	r2, #174	; 0xae
 8008e5e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e64:	78fa      	ldrb	r2, [r7, #3]
 8008e66:	4611      	mov	r1, r2
 8008e68:	6878      	ldr	r0, [r7, #4]
 8008e6a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008e6c:	2300      	movs	r3, #0
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3708      	adds	r7, #8
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bd80      	pop	{r7, pc}

08008e76 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8008e76:	b480      	push	{r7}
 8008e78:	b083      	sub	sp, #12
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e7e:	2300      	movs	r3, #0
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	370c      	adds	r7, #12
 8008e84:	46bd      	mov	sp, r7
 8008e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e8a:	4770      	bx	lr

08008e8c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8008e94:	2300      	movs	r3, #0
 8008e96:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	2201      	movs	r2, #1
 8008e9c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d00e      	beq.n	8008ec8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008eb0:	685b      	ldr	r3, [r3, #4]
 8008eb2:	687a      	ldr	r2, [r7, #4]
 8008eb4:	6852      	ldr	r2, [r2, #4]
 8008eb6:	b2d2      	uxtb	r2, r2
 8008eb8:	4611      	mov	r1, r2
 8008eba:	6878      	ldr	r0, [r7, #4]
 8008ebc:	4798      	blx	r3
 8008ebe:	4603      	mov	r3, r0
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d001      	beq.n	8008ec8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008eca:	4618      	mov	r0, r3
 8008ecc:	3710      	adds	r7, #16
 8008ece:	46bd      	mov	sp, r7
 8008ed0:	bd80      	pop	{r7, pc}

08008ed2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b083      	sub	sp, #12
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	6078      	str	r0, [r7, #4]
 8008eda:	460b      	mov	r3, r1
 8008edc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008ede:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	370c      	adds	r7, #12
 8008ee4:	46bd      	mov	sp, r7
 8008ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008eea:	4770      	bx	lr

08008eec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b083      	sub	sp, #12
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	6078      	str	r0, [r7, #4]
 8008ef4:	460b      	mov	r3, r1
 8008ef6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008ef8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	370c      	adds	r7, #12
 8008efe:	46bd      	mov	sp, r7
 8008f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f04:	4770      	bx	lr

08008f06 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008f06:	b580      	push	{r7, lr}
 8008f08:	b086      	sub	sp, #24
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	6078      	str	r0, [r7, #4]
 8008f0e:	460b      	mov	r3, r1
 8008f10:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8008f1a:	2300      	movs	r3, #0
 8008f1c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	885b      	ldrh	r3, [r3, #2]
 8008f22:	b29a      	uxth	r2, r3
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	781b      	ldrb	r3, [r3, #0]
 8008f28:	b29b      	uxth	r3, r3
 8008f2a:	429a      	cmp	r2, r3
 8008f2c:	d920      	bls.n	8008f70 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	781b      	ldrb	r3, [r3, #0]
 8008f32:	b29b      	uxth	r3, r3
 8008f34:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008f36:	e013      	b.n	8008f60 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008f38:	f107 030a 	add.w	r3, r7, #10
 8008f3c:	4619      	mov	r1, r3
 8008f3e:	6978      	ldr	r0, [r7, #20]
 8008f40:	f000 f81b 	bl	8008f7a <USBD_GetNextDesc>
 8008f44:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008f46:	697b      	ldr	r3, [r7, #20]
 8008f48:	785b      	ldrb	r3, [r3, #1]
 8008f4a:	2b05      	cmp	r3, #5
 8008f4c:	d108      	bne.n	8008f60 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8008f52:	693b      	ldr	r3, [r7, #16]
 8008f54:	789b      	ldrb	r3, [r3, #2]
 8008f56:	78fa      	ldrb	r2, [r7, #3]
 8008f58:	429a      	cmp	r2, r3
 8008f5a:	d008      	beq.n	8008f6e <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	885b      	ldrh	r3, [r3, #2]
 8008f64:	b29a      	uxth	r2, r3
 8008f66:	897b      	ldrh	r3, [r7, #10]
 8008f68:	429a      	cmp	r2, r3
 8008f6a:	d8e5      	bhi.n	8008f38 <USBD_GetEpDesc+0x32>
 8008f6c:	e000      	b.n	8008f70 <USBD_GetEpDesc+0x6a>
          break;
 8008f6e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8008f70:	693b      	ldr	r3, [r7, #16]
}
 8008f72:	4618      	mov	r0, r3
 8008f74:	3718      	adds	r7, #24
 8008f76:	46bd      	mov	sp, r7
 8008f78:	bd80      	pop	{r7, pc}

08008f7a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8008f7a:	b480      	push	{r7}
 8008f7c:	b085      	sub	sp, #20
 8008f7e:	af00      	add	r7, sp, #0
 8008f80:	6078      	str	r0, [r7, #4]
 8008f82:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8008f84:	687b      	ldr	r3, [r7, #4]
 8008f86:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	881a      	ldrh	r2, [r3, #0]
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	781b      	ldrb	r3, [r3, #0]
 8008f90:	b29b      	uxth	r3, r3
 8008f92:	4413      	add	r3, r2
 8008f94:	b29a      	uxth	r2, r3
 8008f96:	683b      	ldr	r3, [r7, #0]
 8008f98:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	781b      	ldrb	r3, [r3, #0]
 8008f9e:	461a      	mov	r2, r3
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	4413      	add	r3, r2
 8008fa4:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8008fa6:	68fb      	ldr	r3, [r7, #12]
}
 8008fa8:	4618      	mov	r0, r3
 8008faa:	3714      	adds	r7, #20
 8008fac:	46bd      	mov	sp, r7
 8008fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb2:	4770      	bx	lr

08008fb4 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8008fb4:	b480      	push	{r7}
 8008fb6:	b087      	sub	sp, #28
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	781b      	ldrb	r3, [r3, #0]
 8008fc4:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	3301      	adds	r3, #1
 8008fca:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008fcc:	697b      	ldr	r3, [r7, #20]
 8008fce:	781b      	ldrb	r3, [r3, #0]
 8008fd0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8008fd2:	8a3b      	ldrh	r3, [r7, #16]
 8008fd4:	021b      	lsls	r3, r3, #8
 8008fd6:	b21a      	sxth	r2, r3
 8008fd8:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008fdc:	4313      	orrs	r3, r2
 8008fde:	b21b      	sxth	r3, r3
 8008fe0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8008fe2:	89fb      	ldrh	r3, [r7, #14]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	371c      	adds	r7, #28
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fee:	4770      	bx	lr

08008ff0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b084      	sub	sp, #16
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
 8008ff8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ffa:	2300      	movs	r3, #0
 8008ffc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	781b      	ldrb	r3, [r3, #0]
 8009002:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009006:	2b40      	cmp	r3, #64	; 0x40
 8009008:	d005      	beq.n	8009016 <USBD_StdDevReq+0x26>
 800900a:	2b40      	cmp	r3, #64	; 0x40
 800900c:	d857      	bhi.n	80090be <USBD_StdDevReq+0xce>
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00f      	beq.n	8009032 <USBD_StdDevReq+0x42>
 8009012:	2b20      	cmp	r3, #32
 8009014:	d153      	bne.n	80090be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	32ae      	adds	r2, #174	; 0xae
 8009020:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009024:	689b      	ldr	r3, [r3, #8]
 8009026:	6839      	ldr	r1, [r7, #0]
 8009028:	6878      	ldr	r0, [r7, #4]
 800902a:	4798      	blx	r3
 800902c:	4603      	mov	r3, r0
 800902e:	73fb      	strb	r3, [r7, #15]
      break;
 8009030:	e04a      	b.n	80090c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009032:	683b      	ldr	r3, [r7, #0]
 8009034:	785b      	ldrb	r3, [r3, #1]
 8009036:	2b09      	cmp	r3, #9
 8009038:	d83b      	bhi.n	80090b2 <USBD_StdDevReq+0xc2>
 800903a:	a201      	add	r2, pc, #4	; (adr r2, 8009040 <USBD_StdDevReq+0x50>)
 800903c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009040:	08009095 	.word	0x08009095
 8009044:	080090a9 	.word	0x080090a9
 8009048:	080090b3 	.word	0x080090b3
 800904c:	0800909f 	.word	0x0800909f
 8009050:	080090b3 	.word	0x080090b3
 8009054:	08009073 	.word	0x08009073
 8009058:	08009069 	.word	0x08009069
 800905c:	080090b3 	.word	0x080090b3
 8009060:	0800908b 	.word	0x0800908b
 8009064:	0800907d 	.word	0x0800907d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009068:	6839      	ldr	r1, [r7, #0]
 800906a:	6878      	ldr	r0, [r7, #4]
 800906c:	f000 fa3c 	bl	80094e8 <USBD_GetDescriptor>
          break;
 8009070:	e024      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009072:	6839      	ldr	r1, [r7, #0]
 8009074:	6878      	ldr	r0, [r7, #4]
 8009076:	f000 fbcb 	bl	8009810 <USBD_SetAddress>
          break;
 800907a:	e01f      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800907c:	6839      	ldr	r1, [r7, #0]
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 fc0a 	bl	8009898 <USBD_SetConfig>
 8009084:	4603      	mov	r3, r0
 8009086:	73fb      	strb	r3, [r7, #15]
          break;
 8009088:	e018      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800908a:	6839      	ldr	r1, [r7, #0]
 800908c:	6878      	ldr	r0, [r7, #4]
 800908e:	f000 fcad 	bl	80099ec <USBD_GetConfig>
          break;
 8009092:	e013      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009094:	6839      	ldr	r1, [r7, #0]
 8009096:	6878      	ldr	r0, [r7, #4]
 8009098:	f000 fcde 	bl	8009a58 <USBD_GetStatus>
          break;
 800909c:	e00e      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800909e:	6839      	ldr	r1, [r7, #0]
 80090a0:	6878      	ldr	r0, [r7, #4]
 80090a2:	f000 fd0d 	bl	8009ac0 <USBD_SetFeature>
          break;
 80090a6:	e009      	b.n	80090bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80090a8:	6839      	ldr	r1, [r7, #0]
 80090aa:	6878      	ldr	r0, [r7, #4]
 80090ac:	f000 fd31 	bl	8009b12 <USBD_ClrFeature>
          break;
 80090b0:	e004      	b.n	80090bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80090b2:	6839      	ldr	r1, [r7, #0]
 80090b4:	6878      	ldr	r0, [r7, #4]
 80090b6:	f000 fd88 	bl	8009bca <USBD_CtlError>
          break;
 80090ba:	bf00      	nop
      }
      break;
 80090bc:	e004      	b.n	80090c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80090be:	6839      	ldr	r1, [r7, #0]
 80090c0:	6878      	ldr	r0, [r7, #4]
 80090c2:	f000 fd82 	bl	8009bca <USBD_CtlError>
      break;
 80090c6:	bf00      	nop
  }

  return ret;
 80090c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3710      	adds	r7, #16
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bd80      	pop	{r7, pc}
 80090d2:	bf00      	nop

080090d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80090d4:	b580      	push	{r7, lr}
 80090d6:	b084      	sub	sp, #16
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
 80090dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80090de:	2300      	movs	r3, #0
 80090e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80090e2:	683b      	ldr	r3, [r7, #0]
 80090e4:	781b      	ldrb	r3, [r3, #0]
 80090e6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80090ea:	2b40      	cmp	r3, #64	; 0x40
 80090ec:	d005      	beq.n	80090fa <USBD_StdItfReq+0x26>
 80090ee:	2b40      	cmp	r3, #64	; 0x40
 80090f0:	d852      	bhi.n	8009198 <USBD_StdItfReq+0xc4>
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <USBD_StdItfReq+0x26>
 80090f6:	2b20      	cmp	r3, #32
 80090f8:	d14e      	bne.n	8009198 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009100:	b2db      	uxtb	r3, r3
 8009102:	3b01      	subs	r3, #1
 8009104:	2b02      	cmp	r3, #2
 8009106:	d840      	bhi.n	800918a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009108:	683b      	ldr	r3, [r7, #0]
 800910a:	889b      	ldrh	r3, [r3, #4]
 800910c:	b2db      	uxtb	r3, r3
 800910e:	2b01      	cmp	r3, #1
 8009110:	d836      	bhi.n	8009180 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	889b      	ldrh	r3, [r3, #4]
 8009116:	b2db      	uxtb	r3, r3
 8009118:	4619      	mov	r1, r3
 800911a:	6878      	ldr	r0, [r7, #4]
 800911c:	f7ff fed9 	bl	8008ed2 <USBD_CoreFindIF>
 8009120:	4603      	mov	r3, r0
 8009122:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009124:	7bbb      	ldrb	r3, [r7, #14]
 8009126:	2bff      	cmp	r3, #255	; 0xff
 8009128:	d01d      	beq.n	8009166 <USBD_StdItfReq+0x92>
 800912a:	7bbb      	ldrb	r3, [r7, #14]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d11a      	bne.n	8009166 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009130:	7bba      	ldrb	r2, [r7, #14]
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	32ae      	adds	r2, #174	; 0xae
 8009136:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d00f      	beq.n	8009160 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009140:	7bba      	ldrb	r2, [r7, #14]
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009148:	7bba      	ldrb	r2, [r7, #14]
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	32ae      	adds	r2, #174	; 0xae
 800914e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009152:	689b      	ldr	r3, [r3, #8]
 8009154:	6839      	ldr	r1, [r7, #0]
 8009156:	6878      	ldr	r0, [r7, #4]
 8009158:	4798      	blx	r3
 800915a:	4603      	mov	r3, r0
 800915c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800915e:	e004      	b.n	800916a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009160:	2303      	movs	r3, #3
 8009162:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009164:	e001      	b.n	800916a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009166:	2303      	movs	r3, #3
 8009168:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800916a:	683b      	ldr	r3, [r7, #0]
 800916c:	88db      	ldrh	r3, [r3, #6]
 800916e:	2b00      	cmp	r3, #0
 8009170:	d110      	bne.n	8009194 <USBD_StdItfReq+0xc0>
 8009172:	7bfb      	ldrb	r3, [r7, #15]
 8009174:	2b00      	cmp	r3, #0
 8009176:	d10d      	bne.n	8009194 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009178:	6878      	ldr	r0, [r7, #4]
 800917a:	f000 fdf1 	bl	8009d60 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800917e:	e009      	b.n	8009194 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009180:	6839      	ldr	r1, [r7, #0]
 8009182:	6878      	ldr	r0, [r7, #4]
 8009184:	f000 fd21 	bl	8009bca <USBD_CtlError>
          break;
 8009188:	e004      	b.n	8009194 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800918a:	6839      	ldr	r1, [r7, #0]
 800918c:	6878      	ldr	r0, [r7, #4]
 800918e:	f000 fd1c 	bl	8009bca <USBD_CtlError>
          break;
 8009192:	e000      	b.n	8009196 <USBD_StdItfReq+0xc2>
          break;
 8009194:	bf00      	nop
      }
      break;
 8009196:	e004      	b.n	80091a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009198:	6839      	ldr	r1, [r7, #0]
 800919a:	6878      	ldr	r0, [r7, #4]
 800919c:	f000 fd15 	bl	8009bca <USBD_CtlError>
      break;
 80091a0:	bf00      	nop
  }

  return ret;
 80091a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a4:	4618      	mov	r0, r3
 80091a6:	3710      	adds	r7, #16
 80091a8:	46bd      	mov	sp, r7
 80091aa:	bd80      	pop	{r7, pc}

080091ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80091b6:	2300      	movs	r3, #0
 80091b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	889b      	ldrh	r3, [r3, #4]
 80091be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80091c8:	2b40      	cmp	r3, #64	; 0x40
 80091ca:	d007      	beq.n	80091dc <USBD_StdEPReq+0x30>
 80091cc:	2b40      	cmp	r3, #64	; 0x40
 80091ce:	f200 817f 	bhi.w	80094d0 <USBD_StdEPReq+0x324>
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d02a      	beq.n	800922c <USBD_StdEPReq+0x80>
 80091d6:	2b20      	cmp	r3, #32
 80091d8:	f040 817a 	bne.w	80094d0 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80091dc:	7bbb      	ldrb	r3, [r7, #14]
 80091de:	4619      	mov	r1, r3
 80091e0:	6878      	ldr	r0, [r7, #4]
 80091e2:	f7ff fe83 	bl	8008eec <USBD_CoreFindEP>
 80091e6:	4603      	mov	r3, r0
 80091e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80091ea:	7b7b      	ldrb	r3, [r7, #13]
 80091ec:	2bff      	cmp	r3, #255	; 0xff
 80091ee:	f000 8174 	beq.w	80094da <USBD_StdEPReq+0x32e>
 80091f2:	7b7b      	ldrb	r3, [r7, #13]
 80091f4:	2b00      	cmp	r3, #0
 80091f6:	f040 8170 	bne.w	80094da <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 80091fa:	7b7a      	ldrb	r2, [r7, #13]
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009202:	7b7a      	ldrb	r2, [r7, #13]
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	32ae      	adds	r2, #174	; 0xae
 8009208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800920c:	689b      	ldr	r3, [r3, #8]
 800920e:	2b00      	cmp	r3, #0
 8009210:	f000 8163 	beq.w	80094da <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009214:	7b7a      	ldrb	r2, [r7, #13]
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	32ae      	adds	r2, #174	; 0xae
 800921a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800921e:	689b      	ldr	r3, [r3, #8]
 8009220:	6839      	ldr	r1, [r7, #0]
 8009222:	6878      	ldr	r0, [r7, #4]
 8009224:	4798      	blx	r3
 8009226:	4603      	mov	r3, r0
 8009228:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800922a:	e156      	b.n	80094da <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	785b      	ldrb	r3, [r3, #1]
 8009230:	2b03      	cmp	r3, #3
 8009232:	d008      	beq.n	8009246 <USBD_StdEPReq+0x9a>
 8009234:	2b03      	cmp	r3, #3
 8009236:	f300 8145 	bgt.w	80094c4 <USBD_StdEPReq+0x318>
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 809b 	beq.w	8009376 <USBD_StdEPReq+0x1ca>
 8009240:	2b01      	cmp	r3, #1
 8009242:	d03c      	beq.n	80092be <USBD_StdEPReq+0x112>
 8009244:	e13e      	b.n	80094c4 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009246:	687b      	ldr	r3, [r7, #4]
 8009248:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800924c:	b2db      	uxtb	r3, r3
 800924e:	2b02      	cmp	r3, #2
 8009250:	d002      	beq.n	8009258 <USBD_StdEPReq+0xac>
 8009252:	2b03      	cmp	r3, #3
 8009254:	d016      	beq.n	8009284 <USBD_StdEPReq+0xd8>
 8009256:	e02c      	b.n	80092b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009258:	7bbb      	ldrb	r3, [r7, #14]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d00d      	beq.n	800927a <USBD_StdEPReq+0xce>
 800925e:	7bbb      	ldrb	r3, [r7, #14]
 8009260:	2b80      	cmp	r3, #128	; 0x80
 8009262:	d00a      	beq.n	800927a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009264:	7bbb      	ldrb	r3, [r7, #14]
 8009266:	4619      	mov	r1, r3
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f003 ffb5 	bl	800d1d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800926e:	2180      	movs	r1, #128	; 0x80
 8009270:	6878      	ldr	r0, [r7, #4]
 8009272:	f003 ffb1 	bl	800d1d8 <USBD_LL_StallEP>
 8009276:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009278:	e020      	b.n	80092bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800927a:	6839      	ldr	r1, [r7, #0]
 800927c:	6878      	ldr	r0, [r7, #4]
 800927e:	f000 fca4 	bl	8009bca <USBD_CtlError>
              break;
 8009282:	e01b      	b.n	80092bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009284:	683b      	ldr	r3, [r7, #0]
 8009286:	885b      	ldrh	r3, [r3, #2]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d10e      	bne.n	80092aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800928c:	7bbb      	ldrb	r3, [r7, #14]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d00b      	beq.n	80092aa <USBD_StdEPReq+0xfe>
 8009292:	7bbb      	ldrb	r3, [r7, #14]
 8009294:	2b80      	cmp	r3, #128	; 0x80
 8009296:	d008      	beq.n	80092aa <USBD_StdEPReq+0xfe>
 8009298:	683b      	ldr	r3, [r7, #0]
 800929a:	88db      	ldrh	r3, [r3, #6]
 800929c:	2b00      	cmp	r3, #0
 800929e:	d104      	bne.n	80092aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80092a0:	7bbb      	ldrb	r3, [r7, #14]
 80092a2:	4619      	mov	r1, r3
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f003 ff97 	bl	800d1d8 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f000 fd58 	bl	8009d60 <USBD_CtlSendStatus>

              break;
 80092b0:	e004      	b.n	80092bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80092b2:	6839      	ldr	r1, [r7, #0]
 80092b4:	6878      	ldr	r0, [r7, #4]
 80092b6:	f000 fc88 	bl	8009bca <USBD_CtlError>
              break;
 80092ba:	bf00      	nop
          }
          break;
 80092bc:	e107      	b.n	80094ce <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80092c4:	b2db      	uxtb	r3, r3
 80092c6:	2b02      	cmp	r3, #2
 80092c8:	d002      	beq.n	80092d0 <USBD_StdEPReq+0x124>
 80092ca:	2b03      	cmp	r3, #3
 80092cc:	d016      	beq.n	80092fc <USBD_StdEPReq+0x150>
 80092ce:	e04b      	b.n	8009368 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80092d0:	7bbb      	ldrb	r3, [r7, #14]
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00d      	beq.n	80092f2 <USBD_StdEPReq+0x146>
 80092d6:	7bbb      	ldrb	r3, [r7, #14]
 80092d8:	2b80      	cmp	r3, #128	; 0x80
 80092da:	d00a      	beq.n	80092f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
 80092de:	4619      	mov	r1, r3
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f003 ff79 	bl	800d1d8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80092e6:	2180      	movs	r1, #128	; 0x80
 80092e8:	6878      	ldr	r0, [r7, #4]
 80092ea:	f003 ff75 	bl	800d1d8 <USBD_LL_StallEP>
 80092ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80092f0:	e040      	b.n	8009374 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80092f2:	6839      	ldr	r1, [r7, #0]
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 fc68 	bl	8009bca <USBD_CtlError>
              break;
 80092fa:	e03b      	b.n	8009374 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80092fc:	683b      	ldr	r3, [r7, #0]
 80092fe:	885b      	ldrh	r3, [r3, #2]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d136      	bne.n	8009372 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009304:	7bbb      	ldrb	r3, [r7, #14]
 8009306:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800930a:	2b00      	cmp	r3, #0
 800930c:	d004      	beq.n	8009318 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800930e:	7bbb      	ldrb	r3, [r7, #14]
 8009310:	4619      	mov	r1, r3
 8009312:	6878      	ldr	r0, [r7, #4]
 8009314:	f003 ff7f 	bl	800d216 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009318:	6878      	ldr	r0, [r7, #4]
 800931a:	f000 fd21 	bl	8009d60 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800931e:	7bbb      	ldrb	r3, [r7, #14]
 8009320:	4619      	mov	r1, r3
 8009322:	6878      	ldr	r0, [r7, #4]
 8009324:	f7ff fde2 	bl	8008eec <USBD_CoreFindEP>
 8009328:	4603      	mov	r3, r0
 800932a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800932c:	7b7b      	ldrb	r3, [r7, #13]
 800932e:	2bff      	cmp	r3, #255	; 0xff
 8009330:	d01f      	beq.n	8009372 <USBD_StdEPReq+0x1c6>
 8009332:	7b7b      	ldrb	r3, [r7, #13]
 8009334:	2b00      	cmp	r3, #0
 8009336:	d11c      	bne.n	8009372 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009338:	7b7a      	ldrb	r2, [r7, #13]
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009340:	7b7a      	ldrb	r2, [r7, #13]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	32ae      	adds	r2, #174	; 0xae
 8009346:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800934a:	689b      	ldr	r3, [r3, #8]
 800934c:	2b00      	cmp	r3, #0
 800934e:	d010      	beq.n	8009372 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009350:	7b7a      	ldrb	r2, [r7, #13]
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	32ae      	adds	r2, #174	; 0xae
 8009356:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800935a:	689b      	ldr	r3, [r3, #8]
 800935c:	6839      	ldr	r1, [r7, #0]
 800935e:	6878      	ldr	r0, [r7, #4]
 8009360:	4798      	blx	r3
 8009362:	4603      	mov	r3, r0
 8009364:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009366:	e004      	b.n	8009372 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009368:	6839      	ldr	r1, [r7, #0]
 800936a:	6878      	ldr	r0, [r7, #4]
 800936c:	f000 fc2d 	bl	8009bca <USBD_CtlError>
              break;
 8009370:	e000      	b.n	8009374 <USBD_StdEPReq+0x1c8>
              break;
 8009372:	bf00      	nop
          }
          break;
 8009374:	e0ab      	b.n	80094ce <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2b02      	cmp	r3, #2
 8009380:	d002      	beq.n	8009388 <USBD_StdEPReq+0x1dc>
 8009382:	2b03      	cmp	r3, #3
 8009384:	d032      	beq.n	80093ec <USBD_StdEPReq+0x240>
 8009386:	e097      	b.n	80094b8 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009388:	7bbb      	ldrb	r3, [r7, #14]
 800938a:	2b00      	cmp	r3, #0
 800938c:	d007      	beq.n	800939e <USBD_StdEPReq+0x1f2>
 800938e:	7bbb      	ldrb	r3, [r7, #14]
 8009390:	2b80      	cmp	r3, #128	; 0x80
 8009392:	d004      	beq.n	800939e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009394:	6839      	ldr	r1, [r7, #0]
 8009396:	6878      	ldr	r0, [r7, #4]
 8009398:	f000 fc17 	bl	8009bca <USBD_CtlError>
                break;
 800939c:	e091      	b.n	80094c2 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800939e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093a2:	2b00      	cmp	r3, #0
 80093a4:	da0b      	bge.n	80093be <USBD_StdEPReq+0x212>
 80093a6:	7bbb      	ldrb	r3, [r7, #14]
 80093a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80093ac:	4613      	mov	r3, r2
 80093ae:	009b      	lsls	r3, r3, #2
 80093b0:	4413      	add	r3, r2
 80093b2:	009b      	lsls	r3, r3, #2
 80093b4:	3310      	adds	r3, #16
 80093b6:	687a      	ldr	r2, [r7, #4]
 80093b8:	4413      	add	r3, r2
 80093ba:	3304      	adds	r3, #4
 80093bc:	e00b      	b.n	80093d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80093be:	7bbb      	ldrb	r3, [r7, #14]
 80093c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80093c4:	4613      	mov	r3, r2
 80093c6:	009b      	lsls	r3, r3, #2
 80093c8:	4413      	add	r3, r2
 80093ca:	009b      	lsls	r3, r3, #2
 80093cc:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80093d0:	687a      	ldr	r2, [r7, #4]
 80093d2:	4413      	add	r3, r2
 80093d4:	3304      	adds	r3, #4
 80093d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	2200      	movs	r2, #0
 80093dc:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80093de:	68bb      	ldr	r3, [r7, #8]
 80093e0:	2202      	movs	r2, #2
 80093e2:	4619      	mov	r1, r3
 80093e4:	6878      	ldr	r0, [r7, #4]
 80093e6:	f000 fc61 	bl	8009cac <USBD_CtlSendData>
              break;
 80093ea:	e06a      	b.n	80094c2 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80093ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	da11      	bge.n	8009418 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80093f4:	7bbb      	ldrb	r3, [r7, #14]
 80093f6:	f003 020f 	and.w	r2, r3, #15
 80093fa:	6879      	ldr	r1, [r7, #4]
 80093fc:	4613      	mov	r3, r2
 80093fe:	009b      	lsls	r3, r3, #2
 8009400:	4413      	add	r3, r2
 8009402:	009b      	lsls	r3, r3, #2
 8009404:	440b      	add	r3, r1
 8009406:	3324      	adds	r3, #36	; 0x24
 8009408:	881b      	ldrh	r3, [r3, #0]
 800940a:	2b00      	cmp	r3, #0
 800940c:	d117      	bne.n	800943e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800940e:	6839      	ldr	r1, [r7, #0]
 8009410:	6878      	ldr	r0, [r7, #4]
 8009412:	f000 fbda 	bl	8009bca <USBD_CtlError>
                  break;
 8009416:	e054      	b.n	80094c2 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009418:	7bbb      	ldrb	r3, [r7, #14]
 800941a:	f003 020f 	and.w	r2, r3, #15
 800941e:	6879      	ldr	r1, [r7, #4]
 8009420:	4613      	mov	r3, r2
 8009422:	009b      	lsls	r3, r3, #2
 8009424:	4413      	add	r3, r2
 8009426:	009b      	lsls	r3, r3, #2
 8009428:	440b      	add	r3, r1
 800942a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800942e:	881b      	ldrh	r3, [r3, #0]
 8009430:	2b00      	cmp	r3, #0
 8009432:	d104      	bne.n	800943e <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8009434:	6839      	ldr	r1, [r7, #0]
 8009436:	6878      	ldr	r0, [r7, #4]
 8009438:	f000 fbc7 	bl	8009bca <USBD_CtlError>
                  break;
 800943c:	e041      	b.n	80094c2 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800943e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009442:	2b00      	cmp	r3, #0
 8009444:	da0b      	bge.n	800945e <USBD_StdEPReq+0x2b2>
 8009446:	7bbb      	ldrb	r3, [r7, #14]
 8009448:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800944c:	4613      	mov	r3, r2
 800944e:	009b      	lsls	r3, r3, #2
 8009450:	4413      	add	r3, r2
 8009452:	009b      	lsls	r3, r3, #2
 8009454:	3310      	adds	r3, #16
 8009456:	687a      	ldr	r2, [r7, #4]
 8009458:	4413      	add	r3, r2
 800945a:	3304      	adds	r3, #4
 800945c:	e00b      	b.n	8009476 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800945e:	7bbb      	ldrb	r3, [r7, #14]
 8009460:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009464:	4613      	mov	r3, r2
 8009466:	009b      	lsls	r3, r3, #2
 8009468:	4413      	add	r3, r2
 800946a:	009b      	lsls	r3, r3, #2
 800946c:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8009470:	687a      	ldr	r2, [r7, #4]
 8009472:	4413      	add	r3, r2
 8009474:	3304      	adds	r3, #4
 8009476:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009478:	7bbb      	ldrb	r3, [r7, #14]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d002      	beq.n	8009484 <USBD_StdEPReq+0x2d8>
 800947e:	7bbb      	ldrb	r3, [r7, #14]
 8009480:	2b80      	cmp	r3, #128	; 0x80
 8009482:	d103      	bne.n	800948c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 8009484:	68bb      	ldr	r3, [r7, #8]
 8009486:	2200      	movs	r2, #0
 8009488:	601a      	str	r2, [r3, #0]
 800948a:	e00e      	b.n	80094aa <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800948c:	7bbb      	ldrb	r3, [r7, #14]
 800948e:	4619      	mov	r1, r3
 8009490:	6878      	ldr	r0, [r7, #4]
 8009492:	f003 fedf 	bl	800d254 <USBD_LL_IsStallEP>
 8009496:	4603      	mov	r3, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	d003      	beq.n	80094a4 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800949c:	68bb      	ldr	r3, [r7, #8]
 800949e:	2201      	movs	r2, #1
 80094a0:	601a      	str	r2, [r3, #0]
 80094a2:	e002      	b.n	80094aa <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80094a4:	68bb      	ldr	r3, [r7, #8]
 80094a6:	2200      	movs	r2, #0
 80094a8:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80094aa:	68bb      	ldr	r3, [r7, #8]
 80094ac:	2202      	movs	r2, #2
 80094ae:	4619      	mov	r1, r3
 80094b0:	6878      	ldr	r0, [r7, #4]
 80094b2:	f000 fbfb 	bl	8009cac <USBD_CtlSendData>
              break;
 80094b6:	e004      	b.n	80094c2 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80094b8:	6839      	ldr	r1, [r7, #0]
 80094ba:	6878      	ldr	r0, [r7, #4]
 80094bc:	f000 fb85 	bl	8009bca <USBD_CtlError>
              break;
 80094c0:	bf00      	nop
          }
          break;
 80094c2:	e004      	b.n	80094ce <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 80094c4:	6839      	ldr	r1, [r7, #0]
 80094c6:	6878      	ldr	r0, [r7, #4]
 80094c8:	f000 fb7f 	bl	8009bca <USBD_CtlError>
          break;
 80094cc:	bf00      	nop
      }
      break;
 80094ce:	e005      	b.n	80094dc <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 80094d0:	6839      	ldr	r1, [r7, #0]
 80094d2:	6878      	ldr	r0, [r7, #4]
 80094d4:	f000 fb79 	bl	8009bca <USBD_CtlError>
      break;
 80094d8:	e000      	b.n	80094dc <USBD_StdEPReq+0x330>
      break;
 80094da:	bf00      	nop
  }

  return ret;
 80094dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80094de:	4618      	mov	r0, r3
 80094e0:	3710      	adds	r7, #16
 80094e2:	46bd      	mov	sp, r7
 80094e4:	bd80      	pop	{r7, pc}
	...

080094e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b084      	sub	sp, #16
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	6078      	str	r0, [r7, #4]
 80094f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80094f2:	2300      	movs	r3, #0
 80094f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80094f6:	2300      	movs	r3, #0
 80094f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80094fa:	2300      	movs	r3, #0
 80094fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80094fe:	683b      	ldr	r3, [r7, #0]
 8009500:	885b      	ldrh	r3, [r3, #2]
 8009502:	0a1b      	lsrs	r3, r3, #8
 8009504:	b29b      	uxth	r3, r3
 8009506:	3b01      	subs	r3, #1
 8009508:	2b0e      	cmp	r3, #14
 800950a:	f200 8152 	bhi.w	80097b2 <USBD_GetDescriptor+0x2ca>
 800950e:	a201      	add	r2, pc, #4	; (adr r2, 8009514 <USBD_GetDescriptor+0x2c>)
 8009510:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009514:	08009585 	.word	0x08009585
 8009518:	0800959d 	.word	0x0800959d
 800951c:	080095dd 	.word	0x080095dd
 8009520:	080097b3 	.word	0x080097b3
 8009524:	080097b3 	.word	0x080097b3
 8009528:	08009753 	.word	0x08009753
 800952c:	0800977f 	.word	0x0800977f
 8009530:	080097b3 	.word	0x080097b3
 8009534:	080097b3 	.word	0x080097b3
 8009538:	080097b3 	.word	0x080097b3
 800953c:	080097b3 	.word	0x080097b3
 8009540:	080097b3 	.word	0x080097b3
 8009544:	080097b3 	.word	0x080097b3
 8009548:	080097b3 	.word	0x080097b3
 800954c:	08009551 	.word	0x08009551
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009556:	69db      	ldr	r3, [r3, #28]
 8009558:	2b00      	cmp	r3, #0
 800955a:	d00b      	beq.n	8009574 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009562:	69db      	ldr	r3, [r3, #28]
 8009564:	687a      	ldr	r2, [r7, #4]
 8009566:	7c12      	ldrb	r2, [r2, #16]
 8009568:	f107 0108 	add.w	r1, r7, #8
 800956c:	4610      	mov	r0, r2
 800956e:	4798      	blx	r3
 8009570:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009572:	e126      	b.n	80097c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8009574:	6839      	ldr	r1, [r7, #0]
 8009576:	6878      	ldr	r0, [r7, #4]
 8009578:	f000 fb27 	bl	8009bca <USBD_CtlError>
        err++;
 800957c:	7afb      	ldrb	r3, [r7, #11]
 800957e:	3301      	adds	r3, #1
 8009580:	72fb      	strb	r3, [r7, #11]
      break;
 8009582:	e11e      	b.n	80097c2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	687a      	ldr	r2, [r7, #4]
 800958e:	7c12      	ldrb	r2, [r2, #16]
 8009590:	f107 0108 	add.w	r1, r7, #8
 8009594:	4610      	mov	r0, r2
 8009596:	4798      	blx	r3
 8009598:	60f8      	str	r0, [r7, #12]
      break;
 800959a:	e112      	b.n	80097c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	7c1b      	ldrb	r3, [r3, #16]
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d10d      	bne.n	80095c0 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095ac:	f107 0208 	add.w	r2, r7, #8
 80095b0:	4610      	mov	r0, r2
 80095b2:	4798      	blx	r3
 80095b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	3301      	adds	r3, #1
 80095ba:	2202      	movs	r2, #2
 80095bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80095be:	e100      	b.n	80097c2 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80095c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80095c8:	f107 0208 	add.w	r2, r7, #8
 80095cc:	4610      	mov	r0, r2
 80095ce:	4798      	blx	r3
 80095d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	3301      	adds	r3, #1
 80095d6:	2202      	movs	r2, #2
 80095d8:	701a      	strb	r2, [r3, #0]
      break;
 80095da:	e0f2      	b.n	80097c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80095dc:	683b      	ldr	r3, [r7, #0]
 80095de:	885b      	ldrh	r3, [r3, #2]
 80095e0:	b2db      	uxtb	r3, r3
 80095e2:	2b05      	cmp	r3, #5
 80095e4:	f200 80ac 	bhi.w	8009740 <USBD_GetDescriptor+0x258>
 80095e8:	a201      	add	r2, pc, #4	; (adr r2, 80095f0 <USBD_GetDescriptor+0x108>)
 80095ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ee:	bf00      	nop
 80095f0:	08009609 	.word	0x08009609
 80095f4:	0800963d 	.word	0x0800963d
 80095f8:	08009671 	.word	0x08009671
 80095fc:	080096a5 	.word	0x080096a5
 8009600:	080096d9 	.word	0x080096d9
 8009604:	0800970d 	.word	0x0800970d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800960e:	685b      	ldr	r3, [r3, #4]
 8009610:	2b00      	cmp	r3, #0
 8009612:	d00b      	beq.n	800962c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	687a      	ldr	r2, [r7, #4]
 800961e:	7c12      	ldrb	r2, [r2, #16]
 8009620:	f107 0108 	add.w	r1, r7, #8
 8009624:	4610      	mov	r0, r2
 8009626:	4798      	blx	r3
 8009628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800962a:	e091      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800962c:	6839      	ldr	r1, [r7, #0]
 800962e:	6878      	ldr	r0, [r7, #4]
 8009630:	f000 facb 	bl	8009bca <USBD_CtlError>
            err++;
 8009634:	7afb      	ldrb	r3, [r7, #11]
 8009636:	3301      	adds	r3, #1
 8009638:	72fb      	strb	r3, [r7, #11]
          break;
 800963a:	e089      	b.n	8009750 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009642:	689b      	ldr	r3, [r3, #8]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d00b      	beq.n	8009660 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009648:	687b      	ldr	r3, [r7, #4]
 800964a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800964e:	689b      	ldr	r3, [r3, #8]
 8009650:	687a      	ldr	r2, [r7, #4]
 8009652:	7c12      	ldrb	r2, [r2, #16]
 8009654:	f107 0108 	add.w	r1, r7, #8
 8009658:	4610      	mov	r0, r2
 800965a:	4798      	blx	r3
 800965c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800965e:	e077      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009660:	6839      	ldr	r1, [r7, #0]
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fab1 	bl	8009bca <USBD_CtlError>
            err++;
 8009668:	7afb      	ldrb	r3, [r7, #11]
 800966a:	3301      	adds	r3, #1
 800966c:	72fb      	strb	r3, [r7, #11]
          break;
 800966e:	e06f      	b.n	8009750 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009676:	68db      	ldr	r3, [r3, #12]
 8009678:	2b00      	cmp	r3, #0
 800967a:	d00b      	beq.n	8009694 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009682:	68db      	ldr	r3, [r3, #12]
 8009684:	687a      	ldr	r2, [r7, #4]
 8009686:	7c12      	ldrb	r2, [r2, #16]
 8009688:	f107 0108 	add.w	r1, r7, #8
 800968c:	4610      	mov	r0, r2
 800968e:	4798      	blx	r3
 8009690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009692:	e05d      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009694:	6839      	ldr	r1, [r7, #0]
 8009696:	6878      	ldr	r0, [r7, #4]
 8009698:	f000 fa97 	bl	8009bca <USBD_CtlError>
            err++;
 800969c:	7afb      	ldrb	r3, [r7, #11]
 800969e:	3301      	adds	r3, #1
 80096a0:	72fb      	strb	r3, [r7, #11]
          break;
 80096a2:	e055      	b.n	8009750 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096aa:	691b      	ldr	r3, [r3, #16]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d00b      	beq.n	80096c8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80096b0:	687b      	ldr	r3, [r7, #4]
 80096b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096b6:	691b      	ldr	r3, [r3, #16]
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	7c12      	ldrb	r2, [r2, #16]
 80096bc:	f107 0108 	add.w	r1, r7, #8
 80096c0:	4610      	mov	r0, r2
 80096c2:	4798      	blx	r3
 80096c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096c6:	e043      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80096c8:	6839      	ldr	r1, [r7, #0]
 80096ca:	6878      	ldr	r0, [r7, #4]
 80096cc:	f000 fa7d 	bl	8009bca <USBD_CtlError>
            err++;
 80096d0:	7afb      	ldrb	r3, [r7, #11]
 80096d2:	3301      	adds	r3, #1
 80096d4:	72fb      	strb	r3, [r7, #11]
          break;
 80096d6:	e03b      	b.n	8009750 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096de:	695b      	ldr	r3, [r3, #20]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d00b      	beq.n	80096fc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80096ea:	695b      	ldr	r3, [r3, #20]
 80096ec:	687a      	ldr	r2, [r7, #4]
 80096ee:	7c12      	ldrb	r2, [r2, #16]
 80096f0:	f107 0108 	add.w	r1, r7, #8
 80096f4:	4610      	mov	r0, r2
 80096f6:	4798      	blx	r3
 80096f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80096fa:	e029      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80096fc:	6839      	ldr	r1, [r7, #0]
 80096fe:	6878      	ldr	r0, [r7, #4]
 8009700:	f000 fa63 	bl	8009bca <USBD_CtlError>
            err++;
 8009704:	7afb      	ldrb	r3, [r7, #11]
 8009706:	3301      	adds	r3, #1
 8009708:	72fb      	strb	r3, [r7, #11]
          break;
 800970a:	e021      	b.n	8009750 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8009712:	699b      	ldr	r3, [r3, #24]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d00b      	beq.n	8009730 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800971e:	699b      	ldr	r3, [r3, #24]
 8009720:	687a      	ldr	r2, [r7, #4]
 8009722:	7c12      	ldrb	r2, [r2, #16]
 8009724:	f107 0108 	add.w	r1, r7, #8
 8009728:	4610      	mov	r0, r2
 800972a:	4798      	blx	r3
 800972c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800972e:	e00f      	b.n	8009750 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8009730:	6839      	ldr	r1, [r7, #0]
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f000 fa49 	bl	8009bca <USBD_CtlError>
            err++;
 8009738:	7afb      	ldrb	r3, [r7, #11]
 800973a:	3301      	adds	r3, #1
 800973c:	72fb      	strb	r3, [r7, #11]
          break;
 800973e:	e007      	b.n	8009750 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009740:	6839      	ldr	r1, [r7, #0]
 8009742:	6878      	ldr	r0, [r7, #4]
 8009744:	f000 fa41 	bl	8009bca <USBD_CtlError>
          err++;
 8009748:	7afb      	ldrb	r3, [r7, #11]
 800974a:	3301      	adds	r3, #1
 800974c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800974e:	bf00      	nop
      }
      break;
 8009750:	e037      	b.n	80097c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	7c1b      	ldrb	r3, [r3, #16]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d109      	bne.n	800976e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009760:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009762:	f107 0208 	add.w	r2, r7, #8
 8009766:	4610      	mov	r0, r2
 8009768:	4798      	blx	r3
 800976a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800976c:	e029      	b.n	80097c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800976e:	6839      	ldr	r1, [r7, #0]
 8009770:	6878      	ldr	r0, [r7, #4]
 8009772:	f000 fa2a 	bl	8009bca <USBD_CtlError>
        err++;
 8009776:	7afb      	ldrb	r3, [r7, #11]
 8009778:	3301      	adds	r3, #1
 800977a:	72fb      	strb	r3, [r7, #11]
      break;
 800977c:	e021      	b.n	80097c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	7c1b      	ldrb	r3, [r3, #16]
 8009782:	2b00      	cmp	r3, #0
 8009784:	d10d      	bne.n	80097a2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800978c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800978e:	f107 0208 	add.w	r2, r7, #8
 8009792:	4610      	mov	r0, r2
 8009794:	4798      	blx	r3
 8009796:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	3301      	adds	r3, #1
 800979c:	2207      	movs	r2, #7
 800979e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80097a0:	e00f      	b.n	80097c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80097a2:	6839      	ldr	r1, [r7, #0]
 80097a4:	6878      	ldr	r0, [r7, #4]
 80097a6:	f000 fa10 	bl	8009bca <USBD_CtlError>
        err++;
 80097aa:	7afb      	ldrb	r3, [r7, #11]
 80097ac:	3301      	adds	r3, #1
 80097ae:	72fb      	strb	r3, [r7, #11]
      break;
 80097b0:	e007      	b.n	80097c2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80097b2:	6839      	ldr	r1, [r7, #0]
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f000 fa08 	bl	8009bca <USBD_CtlError>
      err++;
 80097ba:	7afb      	ldrb	r3, [r7, #11]
 80097bc:	3301      	adds	r3, #1
 80097be:	72fb      	strb	r3, [r7, #11]
      break;
 80097c0:	bf00      	nop
  }

  if (err != 0U)
 80097c2:	7afb      	ldrb	r3, [r7, #11]
 80097c4:	2b00      	cmp	r3, #0
 80097c6:	d11e      	bne.n	8009806 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80097c8:	683b      	ldr	r3, [r7, #0]
 80097ca:	88db      	ldrh	r3, [r3, #6]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d016      	beq.n	80097fe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80097d0:	893b      	ldrh	r3, [r7, #8]
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d00e      	beq.n	80097f4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80097d6:	683b      	ldr	r3, [r7, #0]
 80097d8:	88da      	ldrh	r2, [r3, #6]
 80097da:	893b      	ldrh	r3, [r7, #8]
 80097dc:	4293      	cmp	r3, r2
 80097de:	bf28      	it	cs
 80097e0:	4613      	movcs	r3, r2
 80097e2:	b29b      	uxth	r3, r3
 80097e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80097e6:	893b      	ldrh	r3, [r7, #8]
 80097e8:	461a      	mov	r2, r3
 80097ea:	68f9      	ldr	r1, [r7, #12]
 80097ec:	6878      	ldr	r0, [r7, #4]
 80097ee:	f000 fa5d 	bl	8009cac <USBD_CtlSendData>
 80097f2:	e009      	b.n	8009808 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80097f4:	6839      	ldr	r1, [r7, #0]
 80097f6:	6878      	ldr	r0, [r7, #4]
 80097f8:	f000 f9e7 	bl	8009bca <USBD_CtlError>
 80097fc:	e004      	b.n	8009808 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80097fe:	6878      	ldr	r0, [r7, #4]
 8009800:	f000 faae 	bl	8009d60 <USBD_CtlSendStatus>
 8009804:	e000      	b.n	8009808 <USBD_GetDescriptor+0x320>
    return;
 8009806:	bf00      	nop
  }
}
 8009808:	3710      	adds	r7, #16
 800980a:	46bd      	mov	sp, r7
 800980c:	bd80      	pop	{r7, pc}
 800980e:	bf00      	nop

08009810 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b084      	sub	sp, #16
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
 8009818:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800981a:	683b      	ldr	r3, [r7, #0]
 800981c:	889b      	ldrh	r3, [r3, #4]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d131      	bne.n	8009886 <USBD_SetAddress+0x76>
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	88db      	ldrh	r3, [r3, #6]
 8009826:	2b00      	cmp	r3, #0
 8009828:	d12d      	bne.n	8009886 <USBD_SetAddress+0x76>
 800982a:	683b      	ldr	r3, [r7, #0]
 800982c:	885b      	ldrh	r3, [r3, #2]
 800982e:	2b7f      	cmp	r3, #127	; 0x7f
 8009830:	d829      	bhi.n	8009886 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	885b      	ldrh	r3, [r3, #2]
 8009836:	b2db      	uxtb	r3, r3
 8009838:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800983c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009844:	b2db      	uxtb	r3, r3
 8009846:	2b03      	cmp	r3, #3
 8009848:	d104      	bne.n	8009854 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 f9bc 	bl	8009bca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009852:	e01d      	b.n	8009890 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	7bfa      	ldrb	r2, [r7, #15]
 8009858:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800985c:	7bfb      	ldrb	r3, [r7, #15]
 800985e:	4619      	mov	r1, r3
 8009860:	6878      	ldr	r0, [r7, #4]
 8009862:	f003 fd23 	bl	800d2ac <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009866:	6878      	ldr	r0, [r7, #4]
 8009868:	f000 fa7a 	bl	8009d60 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800986c:	7bfb      	ldrb	r3, [r7, #15]
 800986e:	2b00      	cmp	r3, #0
 8009870:	d004      	beq.n	800987c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	2202      	movs	r2, #2
 8009876:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800987a:	e009      	b.n	8009890 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	2201      	movs	r2, #1
 8009880:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009884:	e004      	b.n	8009890 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009886:	6839      	ldr	r1, [r7, #0]
 8009888:	6878      	ldr	r0, [r7, #4]
 800988a:	f000 f99e 	bl	8009bca <USBD_CtlError>
  }
}
 800988e:	bf00      	nop
 8009890:	bf00      	nop
 8009892:	3710      	adds	r7, #16
 8009894:	46bd      	mov	sp, r7
 8009896:	bd80      	pop	{r7, pc}

08009898 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009898:	b580      	push	{r7, lr}
 800989a:	b084      	sub	sp, #16
 800989c:	af00      	add	r7, sp, #0
 800989e:	6078      	str	r0, [r7, #4]
 80098a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80098a2:	2300      	movs	r3, #0
 80098a4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80098a6:	683b      	ldr	r3, [r7, #0]
 80098a8:	885b      	ldrh	r3, [r3, #2]
 80098aa:	b2da      	uxtb	r2, r3
 80098ac:	4b4e      	ldr	r3, [pc, #312]	; (80099e8 <USBD_SetConfig+0x150>)
 80098ae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80098b0:	4b4d      	ldr	r3, [pc, #308]	; (80099e8 <USBD_SetConfig+0x150>)
 80098b2:	781b      	ldrb	r3, [r3, #0]
 80098b4:	2b01      	cmp	r3, #1
 80098b6:	d905      	bls.n	80098c4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80098b8:	6839      	ldr	r1, [r7, #0]
 80098ba:	6878      	ldr	r0, [r7, #4]
 80098bc:	f000 f985 	bl	8009bca <USBD_CtlError>
    return USBD_FAIL;
 80098c0:	2303      	movs	r3, #3
 80098c2:	e08c      	b.n	80099de <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80098ca:	b2db      	uxtb	r3, r3
 80098cc:	2b02      	cmp	r3, #2
 80098ce:	d002      	beq.n	80098d6 <USBD_SetConfig+0x3e>
 80098d0:	2b03      	cmp	r3, #3
 80098d2:	d029      	beq.n	8009928 <USBD_SetConfig+0x90>
 80098d4:	e075      	b.n	80099c2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80098d6:	4b44      	ldr	r3, [pc, #272]	; (80099e8 <USBD_SetConfig+0x150>)
 80098d8:	781b      	ldrb	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d020      	beq.n	8009920 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80098de:	4b42      	ldr	r3, [pc, #264]	; (80099e8 <USBD_SetConfig+0x150>)
 80098e0:	781b      	ldrb	r3, [r3, #0]
 80098e2:	461a      	mov	r2, r3
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80098e8:	4b3f      	ldr	r3, [pc, #252]	; (80099e8 <USBD_SetConfig+0x150>)
 80098ea:	781b      	ldrb	r3, [r3, #0]
 80098ec:	4619      	mov	r1, r3
 80098ee:	6878      	ldr	r0, [r7, #4]
 80098f0:	f7fe ffbd 	bl	800886e <USBD_SetClassConfig>
 80098f4:	4603      	mov	r3, r0
 80098f6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80098f8:	7bfb      	ldrb	r3, [r7, #15]
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d008      	beq.n	8009910 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80098fe:	6839      	ldr	r1, [r7, #0]
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f962 	bl	8009bca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	2202      	movs	r2, #2
 800990a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800990e:	e065      	b.n	80099dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 fa25 	bl	8009d60 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	2203      	movs	r2, #3
 800991a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800991e:	e05d      	b.n	80099dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009920:	6878      	ldr	r0, [r7, #4]
 8009922:	f000 fa1d 	bl	8009d60 <USBD_CtlSendStatus>
      break;
 8009926:	e059      	b.n	80099dc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009928:	4b2f      	ldr	r3, [pc, #188]	; (80099e8 <USBD_SetConfig+0x150>)
 800992a:	781b      	ldrb	r3, [r3, #0]
 800992c:	2b00      	cmp	r3, #0
 800992e:	d112      	bne.n	8009956 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	2202      	movs	r2, #2
 8009934:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 8009938:	4b2b      	ldr	r3, [pc, #172]	; (80099e8 <USBD_SetConfig+0x150>)
 800993a:	781b      	ldrb	r3, [r3, #0]
 800993c:	461a      	mov	r2, r3
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009942:	4b29      	ldr	r3, [pc, #164]	; (80099e8 <USBD_SetConfig+0x150>)
 8009944:	781b      	ldrb	r3, [r3, #0]
 8009946:	4619      	mov	r1, r3
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f7fe ffac 	bl	80088a6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f000 fa06 	bl	8009d60 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009954:	e042      	b.n	80099dc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009956:	4b24      	ldr	r3, [pc, #144]	; (80099e8 <USBD_SetConfig+0x150>)
 8009958:	781b      	ldrb	r3, [r3, #0]
 800995a:	461a      	mov	r2, r3
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	429a      	cmp	r2, r3
 8009962:	d02a      	beq.n	80099ba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	b2db      	uxtb	r3, r3
 800996a:	4619      	mov	r1, r3
 800996c:	6878      	ldr	r0, [r7, #4]
 800996e:	f7fe ff9a 	bl	80088a6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009972:	4b1d      	ldr	r3, [pc, #116]	; (80099e8 <USBD_SetConfig+0x150>)
 8009974:	781b      	ldrb	r3, [r3, #0]
 8009976:	461a      	mov	r2, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800997c:	4b1a      	ldr	r3, [pc, #104]	; (80099e8 <USBD_SetConfig+0x150>)
 800997e:	781b      	ldrb	r3, [r3, #0]
 8009980:	4619      	mov	r1, r3
 8009982:	6878      	ldr	r0, [r7, #4]
 8009984:	f7fe ff73 	bl	800886e <USBD_SetClassConfig>
 8009988:	4603      	mov	r3, r0
 800998a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800998c:	7bfb      	ldrb	r3, [r7, #15]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d00f      	beq.n	80099b2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009992:	6839      	ldr	r1, [r7, #0]
 8009994:	6878      	ldr	r0, [r7, #4]
 8009996:	f000 f918 	bl	8009bca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	685b      	ldr	r3, [r3, #4]
 800999e:	b2db      	uxtb	r3, r3
 80099a0:	4619      	mov	r1, r3
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f7fe ff7f 	bl	80088a6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2202      	movs	r2, #2
 80099ac:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 80099b0:	e014      	b.n	80099dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80099b2:	6878      	ldr	r0, [r7, #4]
 80099b4:	f000 f9d4 	bl	8009d60 <USBD_CtlSendStatus>
      break;
 80099b8:	e010      	b.n	80099dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f9d0 	bl	8009d60 <USBD_CtlSendStatus>
      break;
 80099c0:	e00c      	b.n	80099dc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80099c2:	6839      	ldr	r1, [r7, #0]
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 f900 	bl	8009bca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80099ca:	4b07      	ldr	r3, [pc, #28]	; (80099e8 <USBD_SetConfig+0x150>)
 80099cc:	781b      	ldrb	r3, [r3, #0]
 80099ce:	4619      	mov	r1, r3
 80099d0:	6878      	ldr	r0, [r7, #4]
 80099d2:	f7fe ff68 	bl	80088a6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80099d6:	2303      	movs	r3, #3
 80099d8:	73fb      	strb	r3, [r7, #15]
      break;
 80099da:	bf00      	nop
  }

  return ret;
 80099dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80099de:	4618      	mov	r0, r3
 80099e0:	3710      	adds	r7, #16
 80099e2:	46bd      	mov	sp, r7
 80099e4:	bd80      	pop	{r7, pc}
 80099e6:	bf00      	nop
 80099e8:	200008f0 	.word	0x200008f0

080099ec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099ec:	b580      	push	{r7, lr}
 80099ee:	b082      	sub	sp, #8
 80099f0:	af00      	add	r7, sp, #0
 80099f2:	6078      	str	r0, [r7, #4]
 80099f4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80099f6:	683b      	ldr	r3, [r7, #0]
 80099f8:	88db      	ldrh	r3, [r3, #6]
 80099fa:	2b01      	cmp	r3, #1
 80099fc:	d004      	beq.n	8009a08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80099fe:	6839      	ldr	r1, [r7, #0]
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f000 f8e2 	bl	8009bca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009a06:	e023      	b.n	8009a50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a0e:	b2db      	uxtb	r3, r3
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	dc02      	bgt.n	8009a1a <USBD_GetConfig+0x2e>
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	dc03      	bgt.n	8009a20 <USBD_GetConfig+0x34>
 8009a18:	e015      	b.n	8009a46 <USBD_GetConfig+0x5a>
 8009a1a:	2b03      	cmp	r3, #3
 8009a1c:	d00b      	beq.n	8009a36 <USBD_GetConfig+0x4a>
 8009a1e:	e012      	b.n	8009a46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	2200      	movs	r2, #0
 8009a24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	3308      	adds	r3, #8
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	6878      	ldr	r0, [r7, #4]
 8009a30:	f000 f93c 	bl	8009cac <USBD_CtlSendData>
        break;
 8009a34:	e00c      	b.n	8009a50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	3304      	adds	r3, #4
 8009a3a:	2201      	movs	r2, #1
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f000 f934 	bl	8009cac <USBD_CtlSendData>
        break;
 8009a44:	e004      	b.n	8009a50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009a46:	6839      	ldr	r1, [r7, #0]
 8009a48:	6878      	ldr	r0, [r7, #4]
 8009a4a:	f000 f8be 	bl	8009bca <USBD_CtlError>
        break;
 8009a4e:	bf00      	nop
}
 8009a50:	bf00      	nop
 8009a52:	3708      	adds	r7, #8
 8009a54:	46bd      	mov	sp, r7
 8009a56:	bd80      	pop	{r7, pc}

08009a58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
 8009a60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009a68:	b2db      	uxtb	r3, r3
 8009a6a:	3b01      	subs	r3, #1
 8009a6c:	2b02      	cmp	r3, #2
 8009a6e:	d81e      	bhi.n	8009aae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	88db      	ldrh	r3, [r3, #6]
 8009a74:	2b02      	cmp	r3, #2
 8009a76:	d004      	beq.n	8009a82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 f8a5 	bl	8009bca <USBD_CtlError>
        break;
 8009a80:	e01a      	b.n	8009ab8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	2201      	movs	r2, #1
 8009a86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d005      	beq.n	8009a9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	f043 0202 	orr.w	r2, r3, #2
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	330c      	adds	r3, #12
 8009aa2:	2202      	movs	r2, #2
 8009aa4:	4619      	mov	r1, r3
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 f900 	bl	8009cac <USBD_CtlSendData>
      break;
 8009aac:	e004      	b.n	8009ab8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009aae:	6839      	ldr	r1, [r7, #0]
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f000 f88a 	bl	8009bca <USBD_CtlError>
      break;
 8009ab6:	bf00      	nop
  }
}
 8009ab8:	bf00      	nop
 8009aba:	3708      	adds	r7, #8
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b082      	sub	sp, #8
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
 8009ac8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009aca:	683b      	ldr	r3, [r7, #0]
 8009acc:	885b      	ldrh	r3, [r3, #2]
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d107      	bne.n	8009ae2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2201      	movs	r2, #1
 8009ad6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 f940 	bl	8009d60 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009ae0:	e013      	b.n	8009b0a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009ae2:	683b      	ldr	r3, [r7, #0]
 8009ae4:	885b      	ldrh	r3, [r3, #2]
 8009ae6:	2b02      	cmp	r3, #2
 8009ae8:	d10b      	bne.n	8009b02 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 8009aea:	683b      	ldr	r3, [r7, #0]
 8009aec:	889b      	ldrh	r3, [r3, #4]
 8009aee:	0a1b      	lsrs	r3, r3, #8
 8009af0:	b29b      	uxth	r3, r3
 8009af2:	b2da      	uxtb	r2, r3
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f000 f930 	bl	8009d60 <USBD_CtlSendStatus>
}
 8009b00:	e003      	b.n	8009b0a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009b02:	6839      	ldr	r1, [r7, #0]
 8009b04:	6878      	ldr	r0, [r7, #4]
 8009b06:	f000 f860 	bl	8009bca <USBD_CtlError>
}
 8009b0a:	bf00      	nop
 8009b0c:	3708      	adds	r7, #8
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}

08009b12 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b12:	b580      	push	{r7, lr}
 8009b14:	b082      	sub	sp, #8
 8009b16:	af00      	add	r7, sp, #0
 8009b18:	6078      	str	r0, [r7, #4]
 8009b1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009b22:	b2db      	uxtb	r3, r3
 8009b24:	3b01      	subs	r3, #1
 8009b26:	2b02      	cmp	r3, #2
 8009b28:	d80b      	bhi.n	8009b42 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009b2a:	683b      	ldr	r3, [r7, #0]
 8009b2c:	885b      	ldrh	r3, [r3, #2]
 8009b2e:	2b01      	cmp	r3, #1
 8009b30:	d10c      	bne.n	8009b4c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 f910 	bl	8009d60 <USBD_CtlSendStatus>
      }
      break;
 8009b40:	e004      	b.n	8009b4c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009b42:	6839      	ldr	r1, [r7, #0]
 8009b44:	6878      	ldr	r0, [r7, #4]
 8009b46:	f000 f840 	bl	8009bca <USBD_CtlError>
      break;
 8009b4a:	e000      	b.n	8009b4e <USBD_ClrFeature+0x3c>
      break;
 8009b4c:	bf00      	nop
  }
}
 8009b4e:	bf00      	nop
 8009b50:	3708      	adds	r7, #8
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b084      	sub	sp, #16
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
 8009b5e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009b60:	683b      	ldr	r3, [r7, #0]
 8009b62:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	781a      	ldrb	r2, [r3, #0]
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	3301      	adds	r3, #1
 8009b70:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	781a      	ldrb	r2, [r3, #0]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	3301      	adds	r3, #1
 8009b7e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009b80:	68f8      	ldr	r0, [r7, #12]
 8009b82:	f7ff fa17 	bl	8008fb4 <SWAPBYTE>
 8009b86:	4603      	mov	r3, r0
 8009b88:	461a      	mov	r2, r3
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009b8e:	68fb      	ldr	r3, [r7, #12]
 8009b90:	3301      	adds	r3, #1
 8009b92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	3301      	adds	r3, #1
 8009b98:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009b9a:	68f8      	ldr	r0, [r7, #12]
 8009b9c:	f7ff fa0a 	bl	8008fb4 <SWAPBYTE>
 8009ba0:	4603      	mov	r3, r0
 8009ba2:	461a      	mov	r2, r3
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	3301      	adds	r3, #1
 8009bac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	3301      	adds	r3, #1
 8009bb2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009bb4:	68f8      	ldr	r0, [r7, #12]
 8009bb6:	f7ff f9fd 	bl	8008fb4 <SWAPBYTE>
 8009bba:	4603      	mov	r3, r0
 8009bbc:	461a      	mov	r2, r3
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	80da      	strh	r2, [r3, #6]
}
 8009bc2:	bf00      	nop
 8009bc4:	3710      	adds	r7, #16
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}

08009bca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bca:	b580      	push	{r7, lr}
 8009bcc:	b082      	sub	sp, #8
 8009bce:	af00      	add	r7, sp, #0
 8009bd0:	6078      	str	r0, [r7, #4]
 8009bd2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009bd4:	2180      	movs	r1, #128	; 0x80
 8009bd6:	6878      	ldr	r0, [r7, #4]
 8009bd8:	f003 fafe 	bl	800d1d8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009bdc:	2100      	movs	r1, #0
 8009bde:	6878      	ldr	r0, [r7, #4]
 8009be0:	f003 fafa 	bl	800d1d8 <USBD_LL_StallEP>
}
 8009be4:	bf00      	nop
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009bec:	b580      	push	{r7, lr}
 8009bee:	b086      	sub	sp, #24
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	60f8      	str	r0, [r7, #12]
 8009bf4:	60b9      	str	r1, [r7, #8]
 8009bf6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009bf8:	2300      	movs	r3, #0
 8009bfa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d036      	beq.n	8009c70 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8009c02:	68fb      	ldr	r3, [r7, #12]
 8009c04:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8009c06:	6938      	ldr	r0, [r7, #16]
 8009c08:	f000 f836 	bl	8009c78 <USBD_GetLen>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	3301      	adds	r3, #1
 8009c10:	b29b      	uxth	r3, r3
 8009c12:	005b      	lsls	r3, r3, #1
 8009c14:	b29a      	uxth	r2, r3
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009c1a:	7dfb      	ldrb	r3, [r7, #23]
 8009c1c:	68ba      	ldr	r2, [r7, #8]
 8009c1e:	4413      	add	r3, r2
 8009c20:	687a      	ldr	r2, [r7, #4]
 8009c22:	7812      	ldrb	r2, [r2, #0]
 8009c24:	701a      	strb	r2, [r3, #0]
  idx++;
 8009c26:	7dfb      	ldrb	r3, [r7, #23]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009c2c:	7dfb      	ldrb	r3, [r7, #23]
 8009c2e:	68ba      	ldr	r2, [r7, #8]
 8009c30:	4413      	add	r3, r2
 8009c32:	2203      	movs	r2, #3
 8009c34:	701a      	strb	r2, [r3, #0]
  idx++;
 8009c36:	7dfb      	ldrb	r3, [r7, #23]
 8009c38:	3301      	adds	r3, #1
 8009c3a:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8009c3c:	e013      	b.n	8009c66 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8009c3e:	7dfb      	ldrb	r3, [r7, #23]
 8009c40:	68ba      	ldr	r2, [r7, #8]
 8009c42:	4413      	add	r3, r2
 8009c44:	693a      	ldr	r2, [r7, #16]
 8009c46:	7812      	ldrb	r2, [r2, #0]
 8009c48:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8009c4a:	693b      	ldr	r3, [r7, #16]
 8009c4c:	3301      	adds	r3, #1
 8009c4e:	613b      	str	r3, [r7, #16]
    idx++;
 8009c50:	7dfb      	ldrb	r3, [r7, #23]
 8009c52:	3301      	adds	r3, #1
 8009c54:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8009c56:	7dfb      	ldrb	r3, [r7, #23]
 8009c58:	68ba      	ldr	r2, [r7, #8]
 8009c5a:	4413      	add	r3, r2
 8009c5c:	2200      	movs	r2, #0
 8009c5e:	701a      	strb	r2, [r3, #0]
    idx++;
 8009c60:	7dfb      	ldrb	r3, [r7, #23]
 8009c62:	3301      	adds	r3, #1
 8009c64:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8009c66:	693b      	ldr	r3, [r7, #16]
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d1e7      	bne.n	8009c3e <USBD_GetString+0x52>
 8009c6e:	e000      	b.n	8009c72 <USBD_GetString+0x86>
    return;
 8009c70:	bf00      	nop
  }
}
 8009c72:	3718      	adds	r7, #24
 8009c74:	46bd      	mov	sp, r7
 8009c76:	bd80      	pop	{r7, pc}

08009c78 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009c80:	2300      	movs	r3, #0
 8009c82:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8009c88:	e005      	b.n	8009c96 <USBD_GetLen+0x1e>
  {
    len++;
 8009c8a:	7bfb      	ldrb	r3, [r7, #15]
 8009c8c:	3301      	adds	r3, #1
 8009c8e:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8009c90:	68bb      	ldr	r3, [r7, #8]
 8009c92:	3301      	adds	r3, #1
 8009c94:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	d1f5      	bne.n	8009c8a <USBD_GetLen+0x12>
  }

  return len;
 8009c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	3714      	adds	r7, #20
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b084      	sub	sp, #16
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	60f8      	str	r0, [r7, #12]
 8009cb4:	60b9      	str	r1, [r7, #8]
 8009cb6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	2202      	movs	r2, #2
 8009cbc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	687a      	ldr	r2, [r7, #4]
 8009cc4:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	2100      	movs	r1, #0
 8009cd2:	68f8      	ldr	r0, [r7, #12]
 8009cd4:	f003 fb09 	bl	800d2ea <USBD_LL_Transmit>

  return USBD_OK;
 8009cd8:	2300      	movs	r3, #0
}
 8009cda:	4618      	mov	r0, r3
 8009cdc:	3710      	adds	r7, #16
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}

08009ce2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8009ce2:	b580      	push	{r7, lr}
 8009ce4:	b084      	sub	sp, #16
 8009ce6:	af00      	add	r7, sp, #0
 8009ce8:	60f8      	str	r0, [r7, #12]
 8009cea:	60b9      	str	r1, [r7, #8]
 8009cec:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	68ba      	ldr	r2, [r7, #8]
 8009cf2:	2100      	movs	r1, #0
 8009cf4:	68f8      	ldr	r0, [r7, #12]
 8009cf6:	f003 faf8 	bl	800d2ea <USBD_LL_Transmit>

  return USBD_OK;
 8009cfa:	2300      	movs	r3, #0
}
 8009cfc:	4618      	mov	r0, r3
 8009cfe:	3710      	adds	r7, #16
 8009d00:	46bd      	mov	sp, r7
 8009d02:	bd80      	pop	{r7, pc}

08009d04 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b084      	sub	sp, #16
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	2203      	movs	r2, #3
 8009d14:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	687a      	ldr	r2, [r7, #4]
 8009d1c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	687a      	ldr	r2, [r7, #4]
 8009d24:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	68ba      	ldr	r2, [r7, #8]
 8009d2c:	2100      	movs	r1, #0
 8009d2e:	68f8      	ldr	r0, [r7, #12]
 8009d30:	f003 fafc 	bl	800d32c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d34:	2300      	movs	r3, #0
}
 8009d36:	4618      	mov	r0, r3
 8009d38:	3710      	adds	r7, #16
 8009d3a:	46bd      	mov	sp, r7
 8009d3c:	bd80      	pop	{r7, pc}

08009d3e <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8009d3e:	b580      	push	{r7, lr}
 8009d40:	b084      	sub	sp, #16
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	60f8      	str	r0, [r7, #12]
 8009d46:	60b9      	str	r1, [r7, #8]
 8009d48:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	68ba      	ldr	r2, [r7, #8]
 8009d4e:	2100      	movs	r1, #0
 8009d50:	68f8      	ldr	r0, [r7, #12]
 8009d52:	f003 faeb 	bl	800d32c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009d56:	2300      	movs	r3, #0
}
 8009d58:	4618      	mov	r0, r3
 8009d5a:	3710      	adds	r7, #16
 8009d5c:	46bd      	mov	sp, r7
 8009d5e:	bd80      	pop	{r7, pc}

08009d60 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009d60:	b580      	push	{r7, lr}
 8009d62:	b082      	sub	sp, #8
 8009d64:	af00      	add	r7, sp, #0
 8009d66:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009d68:	687b      	ldr	r3, [r7, #4]
 8009d6a:	2204      	movs	r2, #4
 8009d6c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009d70:	2300      	movs	r3, #0
 8009d72:	2200      	movs	r2, #0
 8009d74:	2100      	movs	r1, #0
 8009d76:	6878      	ldr	r0, [r7, #4]
 8009d78:	f003 fab7 	bl	800d2ea <USBD_LL_Transmit>

  return USBD_OK;
 8009d7c:	2300      	movs	r3, #0
}
 8009d7e:	4618      	mov	r0, r3
 8009d80:	3708      	adds	r7, #8
 8009d82:	46bd      	mov	sp, r7
 8009d84:	bd80      	pop	{r7, pc}

08009d86 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009d86:	b580      	push	{r7, lr}
 8009d88:	b082      	sub	sp, #8
 8009d8a:	af00      	add	r7, sp, #0
 8009d8c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	2205      	movs	r2, #5
 8009d92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009d96:	2300      	movs	r3, #0
 8009d98:	2200      	movs	r2, #0
 8009d9a:	2100      	movs	r1, #0
 8009d9c:	6878      	ldr	r0, [r7, #4]
 8009d9e:	f003 fac5 	bl	800d32c <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009da2:	2300      	movs	r3, #0
}
 8009da4:	4618      	mov	r0, r3
 8009da6:	3708      	adds	r7, #8
 8009da8:	46bd      	mov	sp, r7
 8009daa:	bd80      	pop	{r7, pc}

08009dac <__NVIC_SetPriority>:
{
 8009dac:	b480      	push	{r7}
 8009dae:	b083      	sub	sp, #12
 8009db0:	af00      	add	r7, sp, #0
 8009db2:	4603      	mov	r3, r0
 8009db4:	6039      	str	r1, [r7, #0]
 8009db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	db0a      	blt.n	8009dd6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009dc0:	683b      	ldr	r3, [r7, #0]
 8009dc2:	b2da      	uxtb	r2, r3
 8009dc4:	490c      	ldr	r1, [pc, #48]	; (8009df8 <__NVIC_SetPriority+0x4c>)
 8009dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009dca:	0112      	lsls	r2, r2, #4
 8009dcc:	b2d2      	uxtb	r2, r2
 8009dce:	440b      	add	r3, r1
 8009dd0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009dd4:	e00a      	b.n	8009dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	b2da      	uxtb	r2, r3
 8009dda:	4908      	ldr	r1, [pc, #32]	; (8009dfc <__NVIC_SetPriority+0x50>)
 8009ddc:	79fb      	ldrb	r3, [r7, #7]
 8009dde:	f003 030f 	and.w	r3, r3, #15
 8009de2:	3b04      	subs	r3, #4
 8009de4:	0112      	lsls	r2, r2, #4
 8009de6:	b2d2      	uxtb	r2, r2
 8009de8:	440b      	add	r3, r1
 8009dea:	761a      	strb	r2, [r3, #24]
}
 8009dec:	bf00      	nop
 8009dee:	370c      	adds	r7, #12
 8009df0:	46bd      	mov	sp, r7
 8009df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df6:	4770      	bx	lr
 8009df8:	e000e100 	.word	0xe000e100
 8009dfc:	e000ed00 	.word	0xe000ed00

08009e00 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009e00:	b580      	push	{r7, lr}
 8009e02:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009e04:	2100      	movs	r1, #0
 8009e06:	f06f 0004 	mvn.w	r0, #4
 8009e0a:	f7ff ffcf 	bl	8009dac <__NVIC_SetPriority>
#endif
}
 8009e0e:	bf00      	nop
 8009e10:	bd80      	pop	{r7, pc}
	...

08009e14 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e1a:	f3ef 8305 	mrs	r3, IPSR
 8009e1e:	603b      	str	r3, [r7, #0]
  return(result);
 8009e20:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d003      	beq.n	8009e2e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009e26:	f06f 0305 	mvn.w	r3, #5
 8009e2a:	607b      	str	r3, [r7, #4]
 8009e2c:	e00c      	b.n	8009e48 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8009e2e:	4b0a      	ldr	r3, [pc, #40]	; (8009e58 <osKernelInitialize+0x44>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d105      	bne.n	8009e42 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8009e36:	4b08      	ldr	r3, [pc, #32]	; (8009e58 <osKernelInitialize+0x44>)
 8009e38:	2201      	movs	r2, #1
 8009e3a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8009e3c:	2300      	movs	r3, #0
 8009e3e:	607b      	str	r3, [r7, #4]
 8009e40:	e002      	b.n	8009e48 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8009e42:	f04f 33ff 	mov.w	r3, #4294967295
 8009e46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e48:	687b      	ldr	r3, [r7, #4]
}
 8009e4a:	4618      	mov	r0, r3
 8009e4c:	370c      	adds	r7, #12
 8009e4e:	46bd      	mov	sp, r7
 8009e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e54:	4770      	bx	lr
 8009e56:	bf00      	nop
 8009e58:	200008f4 	.word	0x200008f4

08009e5c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b082      	sub	sp, #8
 8009e60:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009e62:	f3ef 8305 	mrs	r3, IPSR
 8009e66:	603b      	str	r3, [r7, #0]
  return(result);
 8009e68:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d003      	beq.n	8009e76 <osKernelStart+0x1a>
    stat = osErrorISR;
 8009e6e:	f06f 0305 	mvn.w	r3, #5
 8009e72:	607b      	str	r3, [r7, #4]
 8009e74:	e010      	b.n	8009e98 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8009e76:	4b0b      	ldr	r3, [pc, #44]	; (8009ea4 <osKernelStart+0x48>)
 8009e78:	681b      	ldr	r3, [r3, #0]
 8009e7a:	2b01      	cmp	r3, #1
 8009e7c:	d109      	bne.n	8009e92 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8009e7e:	f7ff ffbf 	bl	8009e00 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8009e82:	4b08      	ldr	r3, [pc, #32]	; (8009ea4 <osKernelStart+0x48>)
 8009e84:	2202      	movs	r2, #2
 8009e86:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8009e88:	f001 f87c 	bl	800af84 <vTaskStartScheduler>
      stat = osOK;
 8009e8c:	2300      	movs	r3, #0
 8009e8e:	607b      	str	r3, [r7, #4]
 8009e90:	e002      	b.n	8009e98 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009e92:	f04f 33ff 	mov.w	r3, #4294967295
 8009e96:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009e98:	687b      	ldr	r3, [r7, #4]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	3708      	adds	r7, #8
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bd80      	pop	{r7, pc}
 8009ea2:	bf00      	nop
 8009ea4:	200008f4 	.word	0x200008f4

08009ea8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009ea8:	b580      	push	{r7, lr}
 8009eaa:	b08e      	sub	sp, #56	; 0x38
 8009eac:	af04      	add	r7, sp, #16
 8009eae:	60f8      	str	r0, [r7, #12]
 8009eb0:	60b9      	str	r1, [r7, #8]
 8009eb2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009eb4:	2300      	movs	r3, #0
 8009eb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009eb8:	f3ef 8305 	mrs	r3, IPSR
 8009ebc:	617b      	str	r3, [r7, #20]
  return(result);
 8009ebe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d17e      	bne.n	8009fc2 <osThreadNew+0x11a>
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d07b      	beq.n	8009fc2 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8009eca:	2380      	movs	r3, #128	; 0x80
 8009ecc:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8009ece:	2318      	movs	r3, #24
 8009ed0:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009ed2:	2300      	movs	r3, #0
 8009ed4:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8009ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8009eda:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d045      	beq.n	8009f6e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d002      	beq.n	8009ef0 <osThreadNew+0x48>
        name = attr->name;
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	699b      	ldr	r3, [r3, #24]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009ef8:	687b      	ldr	r3, [r7, #4]
 8009efa:	699b      	ldr	r3, [r3, #24]
 8009efc:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8009efe:	69fb      	ldr	r3, [r7, #28]
 8009f00:	2b00      	cmp	r3, #0
 8009f02:	d008      	beq.n	8009f16 <osThreadNew+0x6e>
 8009f04:	69fb      	ldr	r3, [r7, #28]
 8009f06:	2b38      	cmp	r3, #56	; 0x38
 8009f08:	d805      	bhi.n	8009f16 <osThreadNew+0x6e>
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	685b      	ldr	r3, [r3, #4]
 8009f0e:	f003 0301 	and.w	r3, r3, #1
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d001      	beq.n	8009f1a <osThreadNew+0x72>
        return (NULL);
 8009f16:	2300      	movs	r3, #0
 8009f18:	e054      	b.n	8009fc4 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	695b      	ldr	r3, [r3, #20]
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d003      	beq.n	8009f2a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	695b      	ldr	r3, [r3, #20]
 8009f26:	089b      	lsrs	r3, r3, #2
 8009f28:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	689b      	ldr	r3, [r3, #8]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d00e      	beq.n	8009f50 <osThreadNew+0xa8>
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	68db      	ldr	r3, [r3, #12]
 8009f36:	2bbb      	cmp	r3, #187	; 0xbb
 8009f38:	d90a      	bls.n	8009f50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d006      	beq.n	8009f50 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	695b      	ldr	r3, [r3, #20]
 8009f46:	2b00      	cmp	r3, #0
 8009f48:	d002      	beq.n	8009f50 <osThreadNew+0xa8>
        mem = 1;
 8009f4a:	2301      	movs	r3, #1
 8009f4c:	61bb      	str	r3, [r7, #24]
 8009f4e:	e010      	b.n	8009f72 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	689b      	ldr	r3, [r3, #8]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d10c      	bne.n	8009f72 <osThreadNew+0xca>
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	68db      	ldr	r3, [r3, #12]
 8009f5c:	2b00      	cmp	r3, #0
 8009f5e:	d108      	bne.n	8009f72 <osThreadNew+0xca>
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	691b      	ldr	r3, [r3, #16]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	d104      	bne.n	8009f72 <osThreadNew+0xca>
          mem = 0;
 8009f68:	2300      	movs	r3, #0
 8009f6a:	61bb      	str	r3, [r7, #24]
 8009f6c:	e001      	b.n	8009f72 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8009f6e:	2300      	movs	r3, #0
 8009f70:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8009f72:	69bb      	ldr	r3, [r7, #24]
 8009f74:	2b01      	cmp	r3, #1
 8009f76:	d110      	bne.n	8009f9a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8009f7c:	687a      	ldr	r2, [r7, #4]
 8009f7e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8009f80:	9202      	str	r2, [sp, #8]
 8009f82:	9301      	str	r3, [sp, #4]
 8009f84:	69fb      	ldr	r3, [r7, #28]
 8009f86:	9300      	str	r3, [sp, #0]
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	6a3a      	ldr	r2, [r7, #32]
 8009f8c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009f8e:	68f8      	ldr	r0, [r7, #12]
 8009f90:	f000 fe0c 	bl	800abac <xTaskCreateStatic>
 8009f94:	4603      	mov	r3, r0
 8009f96:	613b      	str	r3, [r7, #16]
 8009f98:	e013      	b.n	8009fc2 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009f9a:	69bb      	ldr	r3, [r7, #24]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d110      	bne.n	8009fc2 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009fa0:	6a3b      	ldr	r3, [r7, #32]
 8009fa2:	b29a      	uxth	r2, r3
 8009fa4:	f107 0310 	add.w	r3, r7, #16
 8009fa8:	9301      	str	r3, [sp, #4]
 8009faa:	69fb      	ldr	r3, [r7, #28]
 8009fac:	9300      	str	r3, [sp, #0]
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009fb2:	68f8      	ldr	r0, [r7, #12]
 8009fb4:	f000 fe57 	bl	800ac66 <xTaskCreate>
 8009fb8:	4603      	mov	r3, r0
 8009fba:	2b01      	cmp	r3, #1
 8009fbc:	d001      	beq.n	8009fc2 <osThreadNew+0x11a>
            hTask = NULL;
 8009fbe:	2300      	movs	r3, #0
 8009fc0:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009fc2:	693b      	ldr	r3, [r7, #16]
}
 8009fc4:	4618      	mov	r0, r3
 8009fc6:	3728      	adds	r7, #40	; 0x28
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}

08009fcc <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009fcc:	b580      	push	{r7, lr}
 8009fce:	b084      	sub	sp, #16
 8009fd0:	af00      	add	r7, sp, #0
 8009fd2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009fd4:	f3ef 8305 	mrs	r3, IPSR
 8009fd8:	60bb      	str	r3, [r7, #8]
  return(result);
 8009fda:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009fdc:	2b00      	cmp	r3, #0
 8009fde:	d003      	beq.n	8009fe8 <osDelay+0x1c>
    stat = osErrorISR;
 8009fe0:	f06f 0305 	mvn.w	r3, #5
 8009fe4:	60fb      	str	r3, [r7, #12]
 8009fe6:	e007      	b.n	8009ff8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d002      	beq.n	8009ff8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009ff2:	6878      	ldr	r0, [r7, #4]
 8009ff4:	f000 ff92 	bl	800af1c <vTaskDelay>
    }
  }

  return (stat);
 8009ff8:	68fb      	ldr	r3, [r7, #12]
}
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	3710      	adds	r7, #16
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
	...

0800a004 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800a004:	b480      	push	{r7}
 800a006:	b085      	sub	sp, #20
 800a008:	af00      	add	r7, sp, #0
 800a00a:	60f8      	str	r0, [r7, #12]
 800a00c:	60b9      	str	r1, [r7, #8]
 800a00e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	4a07      	ldr	r2, [pc, #28]	; (800a030 <vApplicationGetIdleTaskMemory+0x2c>)
 800a014:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800a016:	68bb      	ldr	r3, [r7, #8]
 800a018:	4a06      	ldr	r2, [pc, #24]	; (800a034 <vApplicationGetIdleTaskMemory+0x30>)
 800a01a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	2280      	movs	r2, #128	; 0x80
 800a020:	601a      	str	r2, [r3, #0]
}
 800a022:	bf00      	nop
 800a024:	3714      	adds	r7, #20
 800a026:	46bd      	mov	sp, r7
 800a028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02c:	4770      	bx	lr
 800a02e:	bf00      	nop
 800a030:	200008f8 	.word	0x200008f8
 800a034:	200009b4 	.word	0x200009b4

0800a038 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800a038:	b480      	push	{r7}
 800a03a:	b085      	sub	sp, #20
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800a044:	68fb      	ldr	r3, [r7, #12]
 800a046:	4a07      	ldr	r2, [pc, #28]	; (800a064 <vApplicationGetTimerTaskMemory+0x2c>)
 800a048:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	4a06      	ldr	r2, [pc, #24]	; (800a068 <vApplicationGetTimerTaskMemory+0x30>)
 800a04e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a056:	601a      	str	r2, [r3, #0]
}
 800a058:	bf00      	nop
 800a05a:	3714      	adds	r7, #20
 800a05c:	46bd      	mov	sp, r7
 800a05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a062:	4770      	bx	lr
 800a064:	20000bb4 	.word	0x20000bb4
 800a068:	20000c70 	.word	0x20000c70

0800a06c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	f103 0208 	add.w	r2, r3, #8
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	f04f 32ff 	mov.w	r2, #4294967295
 800a084:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a086:	687b      	ldr	r3, [r7, #4]
 800a088:	f103 0208 	add.w	r2, r3, #8
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	f103 0208 	add.w	r2, r3, #8
 800a096:	687b      	ldr	r3, [r7, #4]
 800a098:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2200      	movs	r2, #0
 800a09e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800a0a0:	bf00      	nop
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr

0800a0ac <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	2200      	movs	r2, #0
 800a0b8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800a0ba:	bf00      	nop
 800a0bc:	370c      	adds	r7, #12
 800a0be:	46bd      	mov	sp, r7
 800a0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c4:	4770      	bx	lr

0800a0c6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a0c6:	b480      	push	{r7}
 800a0c8:	b085      	sub	sp, #20
 800a0ca:	af00      	add	r7, sp, #0
 800a0cc:	6078      	str	r0, [r7, #4]
 800a0ce:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	685b      	ldr	r3, [r3, #4]
 800a0d4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800a0d6:	683b      	ldr	r3, [r7, #0]
 800a0d8:	68fa      	ldr	r2, [r7, #12]
 800a0da:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800a0dc:	68fb      	ldr	r3, [r7, #12]
 800a0de:	689a      	ldr	r2, [r3, #8]
 800a0e0:	683b      	ldr	r3, [r7, #0]
 800a0e2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	689b      	ldr	r3, [r3, #8]
 800a0e8:	683a      	ldr	r2, [r7, #0]
 800a0ea:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800a0ec:	68fb      	ldr	r3, [r7, #12]
 800a0ee:	683a      	ldr	r2, [r7, #0]
 800a0f0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800a0f2:	683b      	ldr	r3, [r7, #0]
 800a0f4:	687a      	ldr	r2, [r7, #4]
 800a0f6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	1c5a      	adds	r2, r3, #1
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	601a      	str	r2, [r3, #0]
}
 800a102:	bf00      	nop
 800a104:	3714      	adds	r7, #20
 800a106:	46bd      	mov	sp, r7
 800a108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10c:	4770      	bx	lr

0800a10e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800a10e:	b480      	push	{r7}
 800a110:	b085      	sub	sp, #20
 800a112:	af00      	add	r7, sp, #0
 800a114:	6078      	str	r0, [r7, #4]
 800a116:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800a118:	683b      	ldr	r3, [r7, #0]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800a11e:	68bb      	ldr	r3, [r7, #8]
 800a120:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a124:	d103      	bne.n	800a12e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800a126:	687b      	ldr	r3, [r7, #4]
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	60fb      	str	r3, [r7, #12]
 800a12c:	e00c      	b.n	800a148 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	3308      	adds	r3, #8
 800a132:	60fb      	str	r3, [r7, #12]
 800a134:	e002      	b.n	800a13c <vListInsert+0x2e>
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	60fb      	str	r3, [r7, #12]
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	685b      	ldr	r3, [r3, #4]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	68ba      	ldr	r2, [r7, #8]
 800a144:	429a      	cmp	r2, r3
 800a146:	d2f6      	bcs.n	800a136 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800a148:	68fb      	ldr	r3, [r7, #12]
 800a14a:	685a      	ldr	r2, [r3, #4]
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800a150:	683b      	ldr	r3, [r7, #0]
 800a152:	685b      	ldr	r3, [r3, #4]
 800a154:	683a      	ldr	r2, [r7, #0]
 800a156:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	68fa      	ldr	r2, [r7, #12]
 800a15c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	683a      	ldr	r2, [r7, #0]
 800a162:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800a164:	683b      	ldr	r3, [r7, #0]
 800a166:	687a      	ldr	r2, [r7, #4]
 800a168:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	1c5a      	adds	r2, r3, #1
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	601a      	str	r2, [r3, #0]
}
 800a174:	bf00      	nop
 800a176:	3714      	adds	r7, #20
 800a178:	46bd      	mov	sp, r7
 800a17a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a17e:	4770      	bx	lr

0800a180 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800a180:	b480      	push	{r7}
 800a182:	b085      	sub	sp, #20
 800a184:	af00      	add	r7, sp, #0
 800a186:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	691b      	ldr	r3, [r3, #16]
 800a18c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	685b      	ldr	r3, [r3, #4]
 800a192:	687a      	ldr	r2, [r7, #4]
 800a194:	6892      	ldr	r2, [r2, #8]
 800a196:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	689b      	ldr	r3, [r3, #8]
 800a19c:	687a      	ldr	r2, [r7, #4]
 800a19e:	6852      	ldr	r2, [r2, #4]
 800a1a0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	687a      	ldr	r2, [r7, #4]
 800a1a8:	429a      	cmp	r2, r3
 800a1aa:	d103      	bne.n	800a1b4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	689a      	ldr	r2, [r3, #8]
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	2200      	movs	r2, #0
 800a1b8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	1e5a      	subs	r2, r3, #1
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	681b      	ldr	r3, [r3, #0]
}
 800a1c8:	4618      	mov	r0, r3
 800a1ca:	3714      	adds	r7, #20
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d2:	4770      	bx	lr

0800a1d4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800a1d4:	b580      	push	{r7, lr}
 800a1d6:	b084      	sub	sp, #16
 800a1d8:	af00      	add	r7, sp, #0
 800a1da:	6078      	str	r0, [r7, #4]
 800a1dc:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	2b00      	cmp	r3, #0
 800a1e6:	d10a      	bne.n	800a1fe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800a1e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1ec:	f383 8811 	msr	BASEPRI, r3
 800a1f0:	f3bf 8f6f 	isb	sy
 800a1f4:	f3bf 8f4f 	dsb	sy
 800a1f8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800a1fa:	bf00      	nop
 800a1fc:	e7fe      	b.n	800a1fc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800a1fe:	f002 f879 	bl	800c2f4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	681a      	ldr	r2, [r3, #0]
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a20a:	68f9      	ldr	r1, [r7, #12]
 800a20c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a20e:	fb01 f303 	mul.w	r3, r1, r3
 800a212:	441a      	add	r2, r3
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2200      	movs	r2, #0
 800a21c:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	681a      	ldr	r2, [r3, #0]
 800a222:	68fb      	ldr	r3, [r7, #12]
 800a224:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a22e:	3b01      	subs	r3, #1
 800a230:	68f9      	ldr	r1, [r7, #12]
 800a232:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800a234:	fb01 f303 	mul.w	r3, r1, r3
 800a238:	441a      	add	r2, r3
 800a23a:	68fb      	ldr	r3, [r7, #12]
 800a23c:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800a23e:	68fb      	ldr	r3, [r7, #12]
 800a240:	22ff      	movs	r2, #255	; 0xff
 800a242:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800a246:	68fb      	ldr	r3, [r7, #12]
 800a248:	22ff      	movs	r2, #255	; 0xff
 800a24a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800a24e:	683b      	ldr	r3, [r7, #0]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d114      	bne.n	800a27e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	691b      	ldr	r3, [r3, #16]
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d01a      	beq.n	800a292 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	3310      	adds	r3, #16
 800a260:	4618      	mov	r0, r3
 800a262:	f001 f929 	bl	800b4b8 <xTaskRemoveFromEventList>
 800a266:	4603      	mov	r3, r0
 800a268:	2b00      	cmp	r3, #0
 800a26a:	d012      	beq.n	800a292 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800a26c:	4b0c      	ldr	r3, [pc, #48]	; (800a2a0 <xQueueGenericReset+0xcc>)
 800a26e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a272:	601a      	str	r2, [r3, #0]
 800a274:	f3bf 8f4f 	dsb	sy
 800a278:	f3bf 8f6f 	isb	sy
 800a27c:	e009      	b.n	800a292 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	3310      	adds	r3, #16
 800a282:	4618      	mov	r0, r3
 800a284:	f7ff fef2 	bl	800a06c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	3324      	adds	r3, #36	; 0x24
 800a28c:	4618      	mov	r0, r3
 800a28e:	f7ff feed 	bl	800a06c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800a292:	f002 f85f 	bl	800c354 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800a296:	2301      	movs	r3, #1
}
 800a298:	4618      	mov	r0, r3
 800a29a:	3710      	adds	r7, #16
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}
 800a2a0:	e000ed04 	.word	0xe000ed04

0800a2a4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800a2a4:	b580      	push	{r7, lr}
 800a2a6:	b08e      	sub	sp, #56	; 0x38
 800a2a8:	af02      	add	r7, sp, #8
 800a2aa:	60f8      	str	r0, [r7, #12]
 800a2ac:	60b9      	str	r1, [r7, #8]
 800a2ae:	607a      	str	r2, [r7, #4]
 800a2b0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	d10a      	bne.n	800a2ce <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 800a2b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2bc:	f383 8811 	msr	BASEPRI, r3
 800a2c0:	f3bf 8f6f 	isb	sy
 800a2c4:	f3bf 8f4f 	dsb	sy
 800a2c8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a2ca:	bf00      	nop
 800a2cc:	e7fe      	b.n	800a2cc <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d10a      	bne.n	800a2ea <xQueueGenericCreateStatic+0x46>
	__asm volatile
 800a2d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2d8:	f383 8811 	msr	BASEPRI, r3
 800a2dc:	f3bf 8f6f 	isb	sy
 800a2e0:	f3bf 8f4f 	dsb	sy
 800a2e4:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a2e6:	bf00      	nop
 800a2e8:	e7fe      	b.n	800a2e8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d002      	beq.n	800a2f6 <xQueueGenericCreateStatic+0x52>
 800a2f0:	68bb      	ldr	r3, [r7, #8]
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d001      	beq.n	800a2fa <xQueueGenericCreateStatic+0x56>
 800a2f6:	2301      	movs	r3, #1
 800a2f8:	e000      	b.n	800a2fc <xQueueGenericCreateStatic+0x58>
 800a2fa:	2300      	movs	r3, #0
 800a2fc:	2b00      	cmp	r3, #0
 800a2fe:	d10a      	bne.n	800a316 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 800a300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a304:	f383 8811 	msr	BASEPRI, r3
 800a308:	f3bf 8f6f 	isb	sy
 800a30c:	f3bf 8f4f 	dsb	sy
 800a310:	623b      	str	r3, [r7, #32]
}
 800a312:	bf00      	nop
 800a314:	e7fe      	b.n	800a314 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d102      	bne.n	800a322 <xQueueGenericCreateStatic+0x7e>
 800a31c:	68bb      	ldr	r3, [r7, #8]
 800a31e:	2b00      	cmp	r3, #0
 800a320:	d101      	bne.n	800a326 <xQueueGenericCreateStatic+0x82>
 800a322:	2301      	movs	r3, #1
 800a324:	e000      	b.n	800a328 <xQueueGenericCreateStatic+0x84>
 800a326:	2300      	movs	r3, #0
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d10a      	bne.n	800a342 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 800a32c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a330:	f383 8811 	msr	BASEPRI, r3
 800a334:	f3bf 8f6f 	isb	sy
 800a338:	f3bf 8f4f 	dsb	sy
 800a33c:	61fb      	str	r3, [r7, #28]
}
 800a33e:	bf00      	nop
 800a340:	e7fe      	b.n	800a340 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800a342:	2350      	movs	r3, #80	; 0x50
 800a344:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	2b50      	cmp	r3, #80	; 0x50
 800a34a:	d00a      	beq.n	800a362 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 800a34c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a350:	f383 8811 	msr	BASEPRI, r3
 800a354:	f3bf 8f6f 	isb	sy
 800a358:	f3bf 8f4f 	dsb	sy
 800a35c:	61bb      	str	r3, [r7, #24]
}
 800a35e:	bf00      	nop
 800a360:	e7fe      	b.n	800a360 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800a362:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800a368:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d00d      	beq.n	800a38a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a36e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a370:	2201      	movs	r2, #1
 800a372:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a376:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800a37a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a37c:	9300      	str	r3, [sp, #0]
 800a37e:	4613      	mov	r3, r2
 800a380:	687a      	ldr	r2, [r7, #4]
 800a382:	68b9      	ldr	r1, [r7, #8]
 800a384:	68f8      	ldr	r0, [r7, #12]
 800a386:	f000 f805 	bl	800a394 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a38a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3730      	adds	r7, #48	; 0x30
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}

0800a394 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a394:	b580      	push	{r7, lr}
 800a396:	b084      	sub	sp, #16
 800a398:	af00      	add	r7, sp, #0
 800a39a:	60f8      	str	r0, [r7, #12]
 800a39c:	60b9      	str	r1, [r7, #8]
 800a39e:	607a      	str	r2, [r7, #4]
 800a3a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d103      	bne.n	800a3b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	69ba      	ldr	r2, [r7, #24]
 800a3ac:	601a      	str	r2, [r3, #0]
 800a3ae:	e002      	b.n	800a3b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a3b0:	69bb      	ldr	r3, [r7, #24]
 800a3b2:	687a      	ldr	r2, [r7, #4]
 800a3b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a3b6:	69bb      	ldr	r3, [r7, #24]
 800a3b8:	68fa      	ldr	r2, [r7, #12]
 800a3ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a3bc:	69bb      	ldr	r3, [r7, #24]
 800a3be:	68ba      	ldr	r2, [r7, #8]
 800a3c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a3c2:	2101      	movs	r1, #1
 800a3c4:	69b8      	ldr	r0, [r7, #24]
 800a3c6:	f7ff ff05 	bl	800a1d4 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a3ca:	69bb      	ldr	r3, [r7, #24]
 800a3cc:	78fa      	ldrb	r2, [r7, #3]
 800a3ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a3d2:	bf00      	nop
 800a3d4:	3710      	adds	r7, #16
 800a3d6:	46bd      	mov	sp, r7
 800a3d8:	bd80      	pop	{r7, pc}
	...

0800a3dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b08e      	sub	sp, #56	; 0x38
 800a3e0:	af00      	add	r7, sp, #0
 800a3e2:	60f8      	str	r0, [r7, #12]
 800a3e4:	60b9      	str	r1, [r7, #8]
 800a3e6:	607a      	str	r2, [r7, #4]
 800a3e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800a3f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d10a      	bne.n	800a40e <xQueueGenericSend+0x32>
	__asm volatile
 800a3f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3fc:	f383 8811 	msr	BASEPRI, r3
 800a400:	f3bf 8f6f 	isb	sy
 800a404:	f3bf 8f4f 	dsb	sy
 800a408:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a40a:	bf00      	nop
 800a40c:	e7fe      	b.n	800a40c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a40e:	68bb      	ldr	r3, [r7, #8]
 800a410:	2b00      	cmp	r3, #0
 800a412:	d103      	bne.n	800a41c <xQueueGenericSend+0x40>
 800a414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a416:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d101      	bne.n	800a420 <xQueueGenericSend+0x44>
 800a41c:	2301      	movs	r3, #1
 800a41e:	e000      	b.n	800a422 <xQueueGenericSend+0x46>
 800a420:	2300      	movs	r3, #0
 800a422:	2b00      	cmp	r3, #0
 800a424:	d10a      	bne.n	800a43c <xQueueGenericSend+0x60>
	__asm volatile
 800a426:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a42a:	f383 8811 	msr	BASEPRI, r3
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	f3bf 8f4f 	dsb	sy
 800a436:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a438:	bf00      	nop
 800a43a:	e7fe      	b.n	800a43a <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a43c:	683b      	ldr	r3, [r7, #0]
 800a43e:	2b02      	cmp	r3, #2
 800a440:	d103      	bne.n	800a44a <xQueueGenericSend+0x6e>
 800a442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a446:	2b01      	cmp	r3, #1
 800a448:	d101      	bne.n	800a44e <xQueueGenericSend+0x72>
 800a44a:	2301      	movs	r3, #1
 800a44c:	e000      	b.n	800a450 <xQueueGenericSend+0x74>
 800a44e:	2300      	movs	r3, #0
 800a450:	2b00      	cmp	r3, #0
 800a452:	d10a      	bne.n	800a46a <xQueueGenericSend+0x8e>
	__asm volatile
 800a454:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a458:	f383 8811 	msr	BASEPRI, r3
 800a45c:	f3bf 8f6f 	isb	sy
 800a460:	f3bf 8f4f 	dsb	sy
 800a464:	623b      	str	r3, [r7, #32]
}
 800a466:	bf00      	nop
 800a468:	e7fe      	b.n	800a468 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a46a:	f001 f9e7 	bl	800b83c <xTaskGetSchedulerState>
 800a46e:	4603      	mov	r3, r0
 800a470:	2b00      	cmp	r3, #0
 800a472:	d102      	bne.n	800a47a <xQueueGenericSend+0x9e>
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2b00      	cmp	r3, #0
 800a478:	d101      	bne.n	800a47e <xQueueGenericSend+0xa2>
 800a47a:	2301      	movs	r3, #1
 800a47c:	e000      	b.n	800a480 <xQueueGenericSend+0xa4>
 800a47e:	2300      	movs	r3, #0
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10a      	bne.n	800a49a <xQueueGenericSend+0xbe>
	__asm volatile
 800a484:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a488:	f383 8811 	msr	BASEPRI, r3
 800a48c:	f3bf 8f6f 	isb	sy
 800a490:	f3bf 8f4f 	dsb	sy
 800a494:	61fb      	str	r3, [r7, #28]
}
 800a496:	bf00      	nop
 800a498:	e7fe      	b.n	800a498 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a49a:	f001 ff2b 	bl	800c2f4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a49e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a4a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d302      	bcc.n	800a4b0 <xQueueGenericSend+0xd4>
 800a4aa:	683b      	ldr	r3, [r7, #0]
 800a4ac:	2b02      	cmp	r3, #2
 800a4ae:	d129      	bne.n	800a504 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a4b0:	683a      	ldr	r2, [r7, #0]
 800a4b2:	68b9      	ldr	r1, [r7, #8]
 800a4b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a4b6:	f000 fa0b 	bl	800a8d0 <prvCopyDataToQueue>
 800a4ba:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a4bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d010      	beq.n	800a4e6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a4c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a4c6:	3324      	adds	r3, #36	; 0x24
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	f000 fff5 	bl	800b4b8 <xTaskRemoveFromEventList>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d013      	beq.n	800a4fc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a4d4:	4b3f      	ldr	r3, [pc, #252]	; (800a5d4 <xQueueGenericSend+0x1f8>)
 800a4d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4da:	601a      	str	r2, [r3, #0]
 800a4dc:	f3bf 8f4f 	dsb	sy
 800a4e0:	f3bf 8f6f 	isb	sy
 800a4e4:	e00a      	b.n	800a4fc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a4e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d007      	beq.n	800a4fc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a4ec:	4b39      	ldr	r3, [pc, #228]	; (800a5d4 <xQueueGenericSend+0x1f8>)
 800a4ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a4f2:	601a      	str	r2, [r3, #0]
 800a4f4:	f3bf 8f4f 	dsb	sy
 800a4f8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a4fc:	f001 ff2a 	bl	800c354 <vPortExitCritical>
				return pdPASS;
 800a500:	2301      	movs	r3, #1
 800a502:	e063      	b.n	800a5cc <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d103      	bne.n	800a512 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a50a:	f001 ff23 	bl	800c354 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a50e:	2300      	movs	r3, #0
 800a510:	e05c      	b.n	800a5cc <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a512:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a514:	2b00      	cmp	r3, #0
 800a516:	d106      	bne.n	800a526 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a518:	f107 0314 	add.w	r3, r7, #20
 800a51c:	4618      	mov	r0, r3
 800a51e:	f001 f82f 	bl	800b580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a522:	2301      	movs	r3, #1
 800a524:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a526:	f001 ff15 	bl	800c354 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a52a:	f000 fd9b 	bl	800b064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a52e:	f001 fee1 	bl	800c2f4 <vPortEnterCritical>
 800a532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a534:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a538:	b25b      	sxtb	r3, r3
 800a53a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a53e:	d103      	bne.n	800a548 <xQueueGenericSend+0x16c>
 800a540:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a542:	2200      	movs	r2, #0
 800a544:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a54a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a54e:	b25b      	sxtb	r3, r3
 800a550:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a554:	d103      	bne.n	800a55e <xQueueGenericSend+0x182>
 800a556:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a558:	2200      	movs	r2, #0
 800a55a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a55e:	f001 fef9 	bl	800c354 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a562:	1d3a      	adds	r2, r7, #4
 800a564:	f107 0314 	add.w	r3, r7, #20
 800a568:	4611      	mov	r1, r2
 800a56a:	4618      	mov	r0, r3
 800a56c:	f001 f81e 	bl	800b5ac <xTaskCheckForTimeOut>
 800a570:	4603      	mov	r3, r0
 800a572:	2b00      	cmp	r3, #0
 800a574:	d124      	bne.n	800a5c0 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a576:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a578:	f000 faa2 	bl	800aac0 <prvIsQueueFull>
 800a57c:	4603      	mov	r3, r0
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d018      	beq.n	800a5b4 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a584:	3310      	adds	r3, #16
 800a586:	687a      	ldr	r2, [r7, #4]
 800a588:	4611      	mov	r1, r2
 800a58a:	4618      	mov	r0, r3
 800a58c:	f000 ff44 	bl	800b418 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a590:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a592:	f000 fa2d 	bl	800a9f0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a596:	f000 fd73 	bl	800b080 <xTaskResumeAll>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	f47f af7c 	bne.w	800a49a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800a5a2:	4b0c      	ldr	r3, [pc, #48]	; (800a5d4 <xQueueGenericSend+0x1f8>)
 800a5a4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a5a8:	601a      	str	r2, [r3, #0]
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	f3bf 8f6f 	isb	sy
 800a5b2:	e772      	b.n	800a49a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a5b4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5b6:	f000 fa1b 	bl	800a9f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a5ba:	f000 fd61 	bl	800b080 <xTaskResumeAll>
 800a5be:	e76c      	b.n	800a49a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a5c0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800a5c2:	f000 fa15 	bl	800a9f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a5c6:	f000 fd5b 	bl	800b080 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a5ca:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3738      	adds	r7, #56	; 0x38
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	e000ed04 	.word	0xe000ed04

0800a5d8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a5d8:	b580      	push	{r7, lr}
 800a5da:	b090      	sub	sp, #64	; 0x40
 800a5dc:	af00      	add	r7, sp, #0
 800a5de:	60f8      	str	r0, [r7, #12]
 800a5e0:	60b9      	str	r1, [r7, #8]
 800a5e2:	607a      	str	r2, [r7, #4]
 800a5e4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 800a5ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d10a      	bne.n	800a606 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800a5f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5f4:	f383 8811 	msr	BASEPRI, r3
 800a5f8:	f3bf 8f6f 	isb	sy
 800a5fc:	f3bf 8f4f 	dsb	sy
 800a600:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800a602:	bf00      	nop
 800a604:	e7fe      	b.n	800a604 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a606:	68bb      	ldr	r3, [r7, #8]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	d103      	bne.n	800a614 <xQueueGenericSendFromISR+0x3c>
 800a60c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a60e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <xQueueGenericSendFromISR+0x40>
 800a614:	2301      	movs	r3, #1
 800a616:	e000      	b.n	800a61a <xQueueGenericSendFromISR+0x42>
 800a618:	2300      	movs	r3, #0
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10a      	bne.n	800a634 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800a630:	bf00      	nop
 800a632:	e7fe      	b.n	800a632 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	2b02      	cmp	r3, #2
 800a638:	d103      	bne.n	800a642 <xQueueGenericSendFromISR+0x6a>
 800a63a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a63c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a63e:	2b01      	cmp	r3, #1
 800a640:	d101      	bne.n	800a646 <xQueueGenericSendFromISR+0x6e>
 800a642:	2301      	movs	r3, #1
 800a644:	e000      	b.n	800a648 <xQueueGenericSendFromISR+0x70>
 800a646:	2300      	movs	r3, #0
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10a      	bne.n	800a662 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800a64c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a650:	f383 8811 	msr	BASEPRI, r3
 800a654:	f3bf 8f6f 	isb	sy
 800a658:	f3bf 8f4f 	dsb	sy
 800a65c:	623b      	str	r3, [r7, #32]
}
 800a65e:	bf00      	nop
 800a660:	e7fe      	b.n	800a660 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a662:	f001 ff29 	bl	800c4b8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a666:	f3ef 8211 	mrs	r2, BASEPRI
 800a66a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a66e:	f383 8811 	msr	BASEPRI, r3
 800a672:	f3bf 8f6f 	isb	sy
 800a676:	f3bf 8f4f 	dsb	sy
 800a67a:	61fa      	str	r2, [r7, #28]
 800a67c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a67e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a680:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a682:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a684:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a686:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a688:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a68a:	429a      	cmp	r2, r3
 800a68c:	d302      	bcc.n	800a694 <xQueueGenericSendFromISR+0xbc>
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	2b02      	cmp	r3, #2
 800a692:	d12f      	bne.n	800a6f4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a694:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a696:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a69a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a6a2:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a6a4:	683a      	ldr	r2, [r7, #0]
 800a6a6:	68b9      	ldr	r1, [r7, #8]
 800a6a8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800a6aa:	f000 f911 	bl	800a8d0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a6ae:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800a6b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6b6:	d112      	bne.n	800a6de <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d016      	beq.n	800a6ee <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6c2:	3324      	adds	r3, #36	; 0x24
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f000 fef7 	bl	800b4b8 <xTaskRemoveFromEventList>
 800a6ca:	4603      	mov	r3, r0
 800a6cc:	2b00      	cmp	r3, #0
 800a6ce:	d00e      	beq.n	800a6ee <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d00b      	beq.n	800a6ee <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	2201      	movs	r2, #1
 800a6da:	601a      	str	r2, [r3, #0]
 800a6dc:	e007      	b.n	800a6ee <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a6de:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800a6e2:	3301      	adds	r3, #1
 800a6e4:	b2db      	uxtb	r3, r3
 800a6e6:	b25a      	sxtb	r2, r3
 800a6e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a6ea:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800a6f2:	e001      	b.n	800a6f8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a6f4:	2300      	movs	r3, #0
 800a6f6:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a6f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a6fa:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a6fc:	697b      	ldr	r3, [r7, #20]
 800a6fe:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a702:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a704:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800a706:	4618      	mov	r0, r3
 800a708:	3740      	adds	r7, #64	; 0x40
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
	...

0800a710 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b08c      	sub	sp, #48	; 0x30
 800a714:	af00      	add	r7, sp, #0
 800a716:	60f8      	str	r0, [r7, #12]
 800a718:	60b9      	str	r1, [r7, #8]
 800a71a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a71c:	2300      	movs	r3, #0
 800a71e:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a724:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a726:	2b00      	cmp	r3, #0
 800a728:	d10a      	bne.n	800a740 <xQueueReceive+0x30>
	__asm volatile
 800a72a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a72e:	f383 8811 	msr	BASEPRI, r3
 800a732:	f3bf 8f6f 	isb	sy
 800a736:	f3bf 8f4f 	dsb	sy
 800a73a:	623b      	str	r3, [r7, #32]
}
 800a73c:	bf00      	nop
 800a73e:	e7fe      	b.n	800a73e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	2b00      	cmp	r3, #0
 800a744:	d103      	bne.n	800a74e <xQueueReceive+0x3e>
 800a746:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d101      	bne.n	800a752 <xQueueReceive+0x42>
 800a74e:	2301      	movs	r3, #1
 800a750:	e000      	b.n	800a754 <xQueueReceive+0x44>
 800a752:	2300      	movs	r3, #0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d10a      	bne.n	800a76e <xQueueReceive+0x5e>
	__asm volatile
 800a758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a75c:	f383 8811 	msr	BASEPRI, r3
 800a760:	f3bf 8f6f 	isb	sy
 800a764:	f3bf 8f4f 	dsb	sy
 800a768:	61fb      	str	r3, [r7, #28]
}
 800a76a:	bf00      	nop
 800a76c:	e7fe      	b.n	800a76c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a76e:	f001 f865 	bl	800b83c <xTaskGetSchedulerState>
 800a772:	4603      	mov	r3, r0
 800a774:	2b00      	cmp	r3, #0
 800a776:	d102      	bne.n	800a77e <xQueueReceive+0x6e>
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d101      	bne.n	800a782 <xQueueReceive+0x72>
 800a77e:	2301      	movs	r3, #1
 800a780:	e000      	b.n	800a784 <xQueueReceive+0x74>
 800a782:	2300      	movs	r3, #0
 800a784:	2b00      	cmp	r3, #0
 800a786:	d10a      	bne.n	800a79e <xQueueReceive+0x8e>
	__asm volatile
 800a788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a78c:	f383 8811 	msr	BASEPRI, r3
 800a790:	f3bf 8f6f 	isb	sy
 800a794:	f3bf 8f4f 	dsb	sy
 800a798:	61bb      	str	r3, [r7, #24]
}
 800a79a:	bf00      	nop
 800a79c:	e7fe      	b.n	800a79c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a79e:	f001 fda9 	bl	800c2f4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a7a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a7a6:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a7a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d01f      	beq.n	800a7ee <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a7ae:	68b9      	ldr	r1, [r7, #8]
 800a7b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a7b2:	f000 f8f7 	bl	800a9a4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a7b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a7b8:	1e5a      	subs	r2, r3, #1
 800a7ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7bc:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a7be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c0:	691b      	ldr	r3, [r3, #16]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d00f      	beq.n	800a7e6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a7c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c8:	3310      	adds	r3, #16
 800a7ca:	4618      	mov	r0, r3
 800a7cc:	f000 fe74 	bl	800b4b8 <xTaskRemoveFromEventList>
 800a7d0:	4603      	mov	r3, r0
 800a7d2:	2b00      	cmp	r3, #0
 800a7d4:	d007      	beq.n	800a7e6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a7d6:	4b3d      	ldr	r3, [pc, #244]	; (800a8cc <xQueueReceive+0x1bc>)
 800a7d8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a7dc:	601a      	str	r2, [r3, #0]
 800a7de:	f3bf 8f4f 	dsb	sy
 800a7e2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a7e6:	f001 fdb5 	bl	800c354 <vPortExitCritical>
				return pdPASS;
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e069      	b.n	800a8c2 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d103      	bne.n	800a7fc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a7f4:	f001 fdae 	bl	800c354 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	e062      	b.n	800a8c2 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a7fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a7fe:	2b00      	cmp	r3, #0
 800a800:	d106      	bne.n	800a810 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a802:	f107 0310 	add.w	r3, r7, #16
 800a806:	4618      	mov	r0, r3
 800a808:	f000 feba 	bl	800b580 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a80c:	2301      	movs	r3, #1
 800a80e:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a810:	f001 fda0 	bl	800c354 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a814:	f000 fc26 	bl	800b064 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a818:	f001 fd6c 	bl	800c2f4 <vPortEnterCritical>
 800a81c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a81e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a822:	b25b      	sxtb	r3, r3
 800a824:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a828:	d103      	bne.n	800a832 <xQueueReceive+0x122>
 800a82a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a82c:	2200      	movs	r2, #0
 800a82e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800a832:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a834:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a838:	b25b      	sxtb	r3, r3
 800a83a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a83e:	d103      	bne.n	800a848 <xQueueReceive+0x138>
 800a840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a842:	2200      	movs	r2, #0
 800a844:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a848:	f001 fd84 	bl	800c354 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a84c:	1d3a      	adds	r2, r7, #4
 800a84e:	f107 0310 	add.w	r3, r7, #16
 800a852:	4611      	mov	r1, r2
 800a854:	4618      	mov	r0, r3
 800a856:	f000 fea9 	bl	800b5ac <xTaskCheckForTimeOut>
 800a85a:	4603      	mov	r3, r0
 800a85c:	2b00      	cmp	r3, #0
 800a85e:	d123      	bne.n	800a8a8 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a860:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a862:	f000 f917 	bl	800aa94 <prvIsQueueEmpty>
 800a866:	4603      	mov	r3, r0
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d017      	beq.n	800a89c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a86c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a86e:	3324      	adds	r3, #36	; 0x24
 800a870:	687a      	ldr	r2, [r7, #4]
 800a872:	4611      	mov	r1, r2
 800a874:	4618      	mov	r0, r3
 800a876:	f000 fdcf 	bl	800b418 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a87a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a87c:	f000 f8b8 	bl	800a9f0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a880:	f000 fbfe 	bl	800b080 <xTaskResumeAll>
 800a884:	4603      	mov	r3, r0
 800a886:	2b00      	cmp	r3, #0
 800a888:	d189      	bne.n	800a79e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800a88a:	4b10      	ldr	r3, [pc, #64]	; (800a8cc <xQueueReceive+0x1bc>)
 800a88c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a890:	601a      	str	r2, [r3, #0]
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	f3bf 8f6f 	isb	sy
 800a89a:	e780      	b.n	800a79e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a89c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a89e:	f000 f8a7 	bl	800a9f0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a8a2:	f000 fbed 	bl	800b080 <xTaskResumeAll>
 800a8a6:	e77a      	b.n	800a79e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a8a8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8aa:	f000 f8a1 	bl	800a9f0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a8ae:	f000 fbe7 	bl	800b080 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a8b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a8b4:	f000 f8ee 	bl	800aa94 <prvIsQueueEmpty>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	2b00      	cmp	r3, #0
 800a8bc:	f43f af6f 	beq.w	800a79e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a8c0:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3730      	adds	r7, #48	; 0x30
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	e000ed04 	.word	0xe000ed04

0800a8d0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a8d0:	b580      	push	{r7, lr}
 800a8d2:	b086      	sub	sp, #24
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a8e6:	68fb      	ldr	r3, [r7, #12]
 800a8e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d10d      	bne.n	800a90a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	2b00      	cmp	r3, #0
 800a8f4:	d14d      	bne.n	800a992 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	689b      	ldr	r3, [r3, #8]
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f000 ffbc 	bl	800b878 <xTaskPriorityDisinherit>
 800a900:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a902:	68fb      	ldr	r3, [r7, #12]
 800a904:	2200      	movs	r2, #0
 800a906:	609a      	str	r2, [r3, #8]
 800a908:	e043      	b.n	800a992 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d119      	bne.n	800a944 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	6858      	ldr	r0, [r3, #4]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a918:	461a      	mov	r2, r3
 800a91a:	68b9      	ldr	r1, [r7, #8]
 800a91c:	f002 feef 	bl	800d6fe <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a920:	68fb      	ldr	r3, [r7, #12]
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a928:	441a      	add	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	685a      	ldr	r2, [r3, #4]
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	429a      	cmp	r2, r3
 800a938:	d32b      	bcc.n	800a992 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a93a:	68fb      	ldr	r3, [r7, #12]
 800a93c:	681a      	ldr	r2, [r3, #0]
 800a93e:	68fb      	ldr	r3, [r7, #12]
 800a940:	605a      	str	r2, [r3, #4]
 800a942:	e026      	b.n	800a992 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	68d8      	ldr	r0, [r3, #12]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a94c:	461a      	mov	r2, r3
 800a94e:	68b9      	ldr	r1, [r7, #8]
 800a950:	f002 fed5 	bl	800d6fe <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	68da      	ldr	r2, [r3, #12]
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a95c:	425b      	negs	r3, r3
 800a95e:	441a      	add	r2, r3
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	68da      	ldr	r2, [r3, #12]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	429a      	cmp	r2, r3
 800a96e:	d207      	bcs.n	800a980 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	689a      	ldr	r2, [r3, #8]
 800a974:	68fb      	ldr	r3, [r7, #12]
 800a976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a978:	425b      	negs	r3, r3
 800a97a:	441a      	add	r2, r3
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	2b02      	cmp	r3, #2
 800a984:	d105      	bne.n	800a992 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a986:	693b      	ldr	r3, [r7, #16]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d002      	beq.n	800a992 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a98c:	693b      	ldr	r3, [r7, #16]
 800a98e:	3b01      	subs	r3, #1
 800a990:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a992:	693b      	ldr	r3, [r7, #16]
 800a994:	1c5a      	adds	r2, r3, #1
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800a99a:	697b      	ldr	r3, [r7, #20]
}
 800a99c:	4618      	mov	r0, r3
 800a99e:	3718      	adds	r7, #24
 800a9a0:	46bd      	mov	sp, r7
 800a9a2:	bd80      	pop	{r7, pc}

0800a9a4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a9a4:	b580      	push	{r7, lr}
 800a9a6:	b082      	sub	sp, #8
 800a9a8:	af00      	add	r7, sp, #0
 800a9aa:	6078      	str	r0, [r7, #4]
 800a9ac:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9b2:	2b00      	cmp	r3, #0
 800a9b4:	d018      	beq.n	800a9e8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	68da      	ldr	r2, [r3, #12]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9be:	441a      	add	r2, r3
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	68da      	ldr	r2, [r3, #12]
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	689b      	ldr	r3, [r3, #8]
 800a9cc:	429a      	cmp	r2, r3
 800a9ce:	d303      	bcc.n	800a9d8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	681a      	ldr	r2, [r3, #0]
 800a9d4:	687b      	ldr	r3, [r7, #4]
 800a9d6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	68d9      	ldr	r1, [r3, #12]
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a9e0:	461a      	mov	r2, r3
 800a9e2:	6838      	ldr	r0, [r7, #0]
 800a9e4:	f002 fe8b 	bl	800d6fe <memcpy>
	}
}
 800a9e8:	bf00      	nop
 800a9ea:	3708      	adds	r7, #8
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b084      	sub	sp, #16
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a9f8:	f001 fc7c 	bl	800c2f4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800aa02:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa04:	e011      	b.n	800aa2a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d012      	beq.n	800aa34 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	3324      	adds	r3, #36	; 0x24
 800aa12:	4618      	mov	r0, r3
 800aa14:	f000 fd50 	bl	800b4b8 <xTaskRemoveFromEventList>
 800aa18:	4603      	mov	r3, r0
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d001      	beq.n	800aa22 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800aa1e:	f000 fe27 	bl	800b670 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800aa22:	7bfb      	ldrb	r3, [r7, #15]
 800aa24:	3b01      	subs	r3, #1
 800aa26:	b2db      	uxtb	r3, r3
 800aa28:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800aa2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	dce9      	bgt.n	800aa06 <prvUnlockQueue+0x16>
 800aa32:	e000      	b.n	800aa36 <prvUnlockQueue+0x46>
					break;
 800aa34:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	22ff      	movs	r2, #255	; 0xff
 800aa3a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800aa3e:	f001 fc89 	bl	800c354 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800aa42:	f001 fc57 	bl	800c2f4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aa4c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aa4e:	e011      	b.n	800aa74 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	691b      	ldr	r3, [r3, #16]
 800aa54:	2b00      	cmp	r3, #0
 800aa56:	d012      	beq.n	800aa7e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800aa58:	687b      	ldr	r3, [r7, #4]
 800aa5a:	3310      	adds	r3, #16
 800aa5c:	4618      	mov	r0, r3
 800aa5e:	f000 fd2b 	bl	800b4b8 <xTaskRemoveFromEventList>
 800aa62:	4603      	mov	r3, r0
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d001      	beq.n	800aa6c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800aa68:	f000 fe02 	bl	800b670 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800aa6c:	7bbb      	ldrb	r3, [r7, #14]
 800aa6e:	3b01      	subs	r3, #1
 800aa70:	b2db      	uxtb	r3, r3
 800aa72:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800aa74:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	dce9      	bgt.n	800aa50 <prvUnlockQueue+0x60>
 800aa7c:	e000      	b.n	800aa80 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800aa7e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	22ff      	movs	r2, #255	; 0xff
 800aa84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800aa88:	f001 fc64 	bl	800c354 <vPortExitCritical>
}
 800aa8c:	bf00      	nop
 800aa8e:	3710      	adds	r7, #16
 800aa90:	46bd      	mov	sp, r7
 800aa92:	bd80      	pop	{r7, pc}

0800aa94 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800aa94:	b580      	push	{r7, lr}
 800aa96:	b084      	sub	sp, #16
 800aa98:	af00      	add	r7, sp, #0
 800aa9a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aa9c:	f001 fc2a 	bl	800c2f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aaa4:	2b00      	cmp	r3, #0
 800aaa6:	d102      	bne.n	800aaae <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800aaa8:	2301      	movs	r3, #1
 800aaaa:	60fb      	str	r3, [r7, #12]
 800aaac:	e001      	b.n	800aab2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800aaae:	2300      	movs	r3, #0
 800aab0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aab2:	f001 fc4f 	bl	800c354 <vPortExitCritical>

	return xReturn;
 800aab6:	68fb      	ldr	r3, [r7, #12]
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3710      	adds	r7, #16
 800aabc:	46bd      	mov	sp, r7
 800aabe:	bd80      	pop	{r7, pc}

0800aac0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800aac0:	b580      	push	{r7, lr}
 800aac2:	b084      	sub	sp, #16
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800aac8:	f001 fc14 	bl	800c2f4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800aad0:	687b      	ldr	r3, [r7, #4]
 800aad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800aad4:	429a      	cmp	r2, r3
 800aad6:	d102      	bne.n	800aade <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800aad8:	2301      	movs	r3, #1
 800aada:	60fb      	str	r3, [r7, #12]
 800aadc:	e001      	b.n	800aae2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800aade:	2300      	movs	r3, #0
 800aae0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800aae2:	f001 fc37 	bl	800c354 <vPortExitCritical>

	return xReturn;
 800aae6:	68fb      	ldr	r3, [r7, #12]
}
 800aae8:	4618      	mov	r0, r3
 800aaea:	3710      	adds	r7, #16
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bd80      	pop	{r7, pc}

0800aaf0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800aaf0:	b480      	push	{r7}
 800aaf2:	b085      	sub	sp, #20
 800aaf4:	af00      	add	r7, sp, #0
 800aaf6:	6078      	str	r0, [r7, #4]
 800aaf8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800aafa:	2300      	movs	r3, #0
 800aafc:	60fb      	str	r3, [r7, #12]
 800aafe:	e014      	b.n	800ab2a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800ab00:	4a0f      	ldr	r2, [pc, #60]	; (800ab40 <vQueueAddToRegistry+0x50>)
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d10b      	bne.n	800ab24 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800ab0c:	490c      	ldr	r1, [pc, #48]	; (800ab40 <vQueueAddToRegistry+0x50>)
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	683a      	ldr	r2, [r7, #0]
 800ab12:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800ab16:	4a0a      	ldr	r2, [pc, #40]	; (800ab40 <vQueueAddToRegistry+0x50>)
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	00db      	lsls	r3, r3, #3
 800ab1c:	4413      	add	r3, r2
 800ab1e:	687a      	ldr	r2, [r7, #4]
 800ab20:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800ab22:	e006      	b.n	800ab32 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	3301      	adds	r3, #1
 800ab28:	60fb      	str	r3, [r7, #12]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	2b07      	cmp	r3, #7
 800ab2e:	d9e7      	bls.n	800ab00 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800ab30:	bf00      	nop
 800ab32:	bf00      	nop
 800ab34:	3714      	adds	r7, #20
 800ab36:	46bd      	mov	sp, r7
 800ab38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3c:	4770      	bx	lr
 800ab3e:	bf00      	nop
 800ab40:	20001070 	.word	0x20001070

0800ab44 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800ab44:	b580      	push	{r7, lr}
 800ab46:	b086      	sub	sp, #24
 800ab48:	af00      	add	r7, sp, #0
 800ab4a:	60f8      	str	r0, [r7, #12]
 800ab4c:	60b9      	str	r1, [r7, #8]
 800ab4e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800ab54:	f001 fbce 	bl	800c2f4 <vPortEnterCritical>
 800ab58:	697b      	ldr	r3, [r7, #20]
 800ab5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab5e:	b25b      	sxtb	r3, r3
 800ab60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab64:	d103      	bne.n	800ab6e <vQueueWaitForMessageRestricted+0x2a>
 800ab66:	697b      	ldr	r3, [r7, #20]
 800ab68:	2200      	movs	r2, #0
 800ab6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800ab6e:	697b      	ldr	r3, [r7, #20]
 800ab70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ab74:	b25b      	sxtb	r3, r3
 800ab76:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ab7a:	d103      	bne.n	800ab84 <vQueueWaitForMessageRestricted+0x40>
 800ab7c:	697b      	ldr	r3, [r7, #20]
 800ab7e:	2200      	movs	r2, #0
 800ab80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800ab84:	f001 fbe6 	bl	800c354 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800ab88:	697b      	ldr	r3, [r7, #20]
 800ab8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d106      	bne.n	800ab9e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800ab90:	697b      	ldr	r3, [r7, #20]
 800ab92:	3324      	adds	r3, #36	; 0x24
 800ab94:	687a      	ldr	r2, [r7, #4]
 800ab96:	68b9      	ldr	r1, [r7, #8]
 800ab98:	4618      	mov	r0, r3
 800ab9a:	f000 fc61 	bl	800b460 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800ab9e:	6978      	ldr	r0, [r7, #20]
 800aba0:	f7ff ff26 	bl	800a9f0 <prvUnlockQueue>
	}
 800aba4:	bf00      	nop
 800aba6:	3718      	adds	r7, #24
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bd80      	pop	{r7, pc}

0800abac <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800abac:	b580      	push	{r7, lr}
 800abae:	b08e      	sub	sp, #56	; 0x38
 800abb0:	af04      	add	r7, sp, #16
 800abb2:	60f8      	str	r0, [r7, #12]
 800abb4:	60b9      	str	r1, [r7, #8]
 800abb6:	607a      	str	r2, [r7, #4]
 800abb8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800abba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800abbc:	2b00      	cmp	r3, #0
 800abbe:	d10a      	bne.n	800abd6 <xTaskCreateStatic+0x2a>
	__asm volatile
 800abc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abc4:	f383 8811 	msr	BASEPRI, r3
 800abc8:	f3bf 8f6f 	isb	sy
 800abcc:	f3bf 8f4f 	dsb	sy
 800abd0:	623b      	str	r3, [r7, #32]
}
 800abd2:	bf00      	nop
 800abd4:	e7fe      	b.n	800abd4 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800abd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d10a      	bne.n	800abf2 <xTaskCreateStatic+0x46>
	__asm volatile
 800abdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abe0:	f383 8811 	msr	BASEPRI, r3
 800abe4:	f3bf 8f6f 	isb	sy
 800abe8:	f3bf 8f4f 	dsb	sy
 800abec:	61fb      	str	r3, [r7, #28]
}
 800abee:	bf00      	nop
 800abf0:	e7fe      	b.n	800abf0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800abf2:	23bc      	movs	r3, #188	; 0xbc
 800abf4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800abf6:	693b      	ldr	r3, [r7, #16]
 800abf8:	2bbc      	cmp	r3, #188	; 0xbc
 800abfa:	d00a      	beq.n	800ac12 <xTaskCreateStatic+0x66>
	__asm volatile
 800abfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac00:	f383 8811 	msr	BASEPRI, r3
 800ac04:	f3bf 8f6f 	isb	sy
 800ac08:	f3bf 8f4f 	dsb	sy
 800ac0c:	61bb      	str	r3, [r7, #24]
}
 800ac0e:	bf00      	nop
 800ac10:	e7fe      	b.n	800ac10 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800ac12:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800ac14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d01e      	beq.n	800ac58 <xTaskCreateStatic+0xac>
 800ac1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d01b      	beq.n	800ac58 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ac20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ac22:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800ac24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ac28:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800ac2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac2c:	2202      	movs	r2, #2
 800ac2e:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800ac32:	2300      	movs	r3, #0
 800ac34:	9303      	str	r3, [sp, #12]
 800ac36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ac38:	9302      	str	r3, [sp, #8]
 800ac3a:	f107 0314 	add.w	r3, r7, #20
 800ac3e:	9301      	str	r3, [sp, #4]
 800ac40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ac42:	9300      	str	r3, [sp, #0]
 800ac44:	683b      	ldr	r3, [r7, #0]
 800ac46:	687a      	ldr	r2, [r7, #4]
 800ac48:	68b9      	ldr	r1, [r7, #8]
 800ac4a:	68f8      	ldr	r0, [r7, #12]
 800ac4c:	f000 f850 	bl	800acf0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ac50:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800ac52:	f000 f8f3 	bl	800ae3c <prvAddNewTaskToReadyList>
 800ac56:	e001      	b.n	800ac5c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800ac5c:	697b      	ldr	r3, [r7, #20]
	}
 800ac5e:	4618      	mov	r0, r3
 800ac60:	3728      	adds	r7, #40	; 0x28
 800ac62:	46bd      	mov	sp, r7
 800ac64:	bd80      	pop	{r7, pc}

0800ac66 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800ac66:	b580      	push	{r7, lr}
 800ac68:	b08c      	sub	sp, #48	; 0x30
 800ac6a:	af04      	add	r7, sp, #16
 800ac6c:	60f8      	str	r0, [r7, #12]
 800ac6e:	60b9      	str	r1, [r7, #8]
 800ac70:	603b      	str	r3, [r7, #0]
 800ac72:	4613      	mov	r3, r2
 800ac74:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800ac76:	88fb      	ldrh	r3, [r7, #6]
 800ac78:	009b      	lsls	r3, r3, #2
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	f001 fc5c 	bl	800c538 <pvPortMalloc>
 800ac80:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800ac82:	697b      	ldr	r3, [r7, #20]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d00e      	beq.n	800aca6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800ac88:	20bc      	movs	r0, #188	; 0xbc
 800ac8a:	f001 fc55 	bl	800c538 <pvPortMalloc>
 800ac8e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d003      	beq.n	800ac9e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800ac96:	69fb      	ldr	r3, [r7, #28]
 800ac98:	697a      	ldr	r2, [r7, #20]
 800ac9a:	631a      	str	r2, [r3, #48]	; 0x30
 800ac9c:	e005      	b.n	800acaa <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800ac9e:	6978      	ldr	r0, [r7, #20]
 800aca0:	f001 fd16 	bl	800c6d0 <vPortFree>
 800aca4:	e001      	b.n	800acaa <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800aca6:	2300      	movs	r3, #0
 800aca8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	2b00      	cmp	r3, #0
 800acae:	d017      	beq.n	800ace0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800acb0:	69fb      	ldr	r3, [r7, #28]
 800acb2:	2200      	movs	r2, #0
 800acb4:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800acb8:	88fa      	ldrh	r2, [r7, #6]
 800acba:	2300      	movs	r3, #0
 800acbc:	9303      	str	r3, [sp, #12]
 800acbe:	69fb      	ldr	r3, [r7, #28]
 800acc0:	9302      	str	r3, [sp, #8]
 800acc2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800acc4:	9301      	str	r3, [sp, #4]
 800acc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acc8:	9300      	str	r3, [sp, #0]
 800acca:	683b      	ldr	r3, [r7, #0]
 800accc:	68b9      	ldr	r1, [r7, #8]
 800acce:	68f8      	ldr	r0, [r7, #12]
 800acd0:	f000 f80e 	bl	800acf0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800acd4:	69f8      	ldr	r0, [r7, #28]
 800acd6:	f000 f8b1 	bl	800ae3c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800acda:	2301      	movs	r3, #1
 800acdc:	61bb      	str	r3, [r7, #24]
 800acde:	e002      	b.n	800ace6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ace0:	f04f 33ff 	mov.w	r3, #4294967295
 800ace4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ace6:	69bb      	ldr	r3, [r7, #24]
	}
 800ace8:	4618      	mov	r0, r3
 800acea:	3720      	adds	r7, #32
 800acec:	46bd      	mov	sp, r7
 800acee:	bd80      	pop	{r7, pc}

0800acf0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b088      	sub	sp, #32
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	60f8      	str	r0, [r7, #12]
 800acf8:	60b9      	str	r1, [r7, #8]
 800acfa:	607a      	str	r2, [r7, #4]
 800acfc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800acfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad00:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	009b      	lsls	r3, r3, #2
 800ad06:	461a      	mov	r2, r3
 800ad08:	21a5      	movs	r1, #165	; 0xa5
 800ad0a:	f002 fd06 	bl	800d71a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ad0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ad12:	687b      	ldr	r3, [r7, #4]
 800ad14:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800ad18:	3b01      	subs	r3, #1
 800ad1a:	009b      	lsls	r3, r3, #2
 800ad1c:	4413      	add	r3, r2
 800ad1e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ad20:	69bb      	ldr	r3, [r7, #24]
 800ad22:	f023 0307 	bic.w	r3, r3, #7
 800ad26:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ad28:	69bb      	ldr	r3, [r7, #24]
 800ad2a:	f003 0307 	and.w	r3, r3, #7
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d00a      	beq.n	800ad48 <prvInitialiseNewTask+0x58>
	__asm volatile
 800ad32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad36:	f383 8811 	msr	BASEPRI, r3
 800ad3a:	f3bf 8f6f 	isb	sy
 800ad3e:	f3bf 8f4f 	dsb	sy
 800ad42:	617b      	str	r3, [r7, #20]
}
 800ad44:	bf00      	nop
 800ad46:	e7fe      	b.n	800ad46 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d01f      	beq.n	800ad8e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad4e:	2300      	movs	r3, #0
 800ad50:	61fb      	str	r3, [r7, #28]
 800ad52:	e012      	b.n	800ad7a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ad54:	68ba      	ldr	r2, [r7, #8]
 800ad56:	69fb      	ldr	r3, [r7, #28]
 800ad58:	4413      	add	r3, r2
 800ad5a:	7819      	ldrb	r1, [r3, #0]
 800ad5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ad5e:	69fb      	ldr	r3, [r7, #28]
 800ad60:	4413      	add	r3, r2
 800ad62:	3334      	adds	r3, #52	; 0x34
 800ad64:	460a      	mov	r2, r1
 800ad66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ad68:	68ba      	ldr	r2, [r7, #8]
 800ad6a:	69fb      	ldr	r3, [r7, #28]
 800ad6c:	4413      	add	r3, r2
 800ad6e:	781b      	ldrb	r3, [r3, #0]
 800ad70:	2b00      	cmp	r3, #0
 800ad72:	d006      	beq.n	800ad82 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ad74:	69fb      	ldr	r3, [r7, #28]
 800ad76:	3301      	adds	r3, #1
 800ad78:	61fb      	str	r3, [r7, #28]
 800ad7a:	69fb      	ldr	r3, [r7, #28]
 800ad7c:	2b0f      	cmp	r3, #15
 800ad7e:	d9e9      	bls.n	800ad54 <prvInitialiseNewTask+0x64>
 800ad80:	e000      	b.n	800ad84 <prvInitialiseNewTask+0x94>
			{
				break;
 800ad82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800ad84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad86:	2200      	movs	r2, #0
 800ad88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800ad8c:	e003      	b.n	800ad96 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800ad8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800ad96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad98:	2b37      	cmp	r3, #55	; 0x37
 800ad9a:	d901      	bls.n	800ada0 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ad9c:	2337      	movs	r3, #55	; 0x37
 800ad9e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ada0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ada4:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800ada6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ada8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adaa:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800adac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adae:	2200      	movs	r2, #0
 800adb0:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800adb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adb4:	3304      	adds	r3, #4
 800adb6:	4618      	mov	r0, r3
 800adb8:	f7ff f978 	bl	800a0ac <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800adbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adbe:	3318      	adds	r3, #24
 800adc0:	4618      	mov	r0, r3
 800adc2:	f7ff f973 	bl	800a0ac <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800adc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800adcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adce:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800add2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800add4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800add6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800add8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800adda:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800addc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adde:	2200      	movs	r2, #0
 800ade0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800ade4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ade6:	2200      	movs	r2, #0
 800ade8:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800adec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adee:	3354      	adds	r3, #84	; 0x54
 800adf0:	2260      	movs	r2, #96	; 0x60
 800adf2:	2100      	movs	r1, #0
 800adf4:	4618      	mov	r0, r3
 800adf6:	f002 fc90 	bl	800d71a <memset>
 800adfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adfc:	4a0c      	ldr	r2, [pc, #48]	; (800ae30 <prvInitialiseNewTask+0x140>)
 800adfe:	659a      	str	r2, [r3, #88]	; 0x58
 800ae00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae02:	4a0c      	ldr	r2, [pc, #48]	; (800ae34 <prvInitialiseNewTask+0x144>)
 800ae04:	65da      	str	r2, [r3, #92]	; 0x5c
 800ae06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae08:	4a0b      	ldr	r2, [pc, #44]	; (800ae38 <prvInitialiseNewTask+0x148>)
 800ae0a:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800ae0c:	683a      	ldr	r2, [r7, #0]
 800ae0e:	68f9      	ldr	r1, [r7, #12]
 800ae10:	69b8      	ldr	r0, [r7, #24]
 800ae12:	f001 f941 	bl	800c098 <pxPortInitialiseStack>
 800ae16:	4602      	mov	r2, r0
 800ae18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ae1a:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800ae1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d002      	beq.n	800ae28 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800ae22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ae24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ae26:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ae28:	bf00      	nop
 800ae2a:	3720      	adds	r7, #32
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	bd80      	pop	{r7, pc}
 800ae30:	080117c8 	.word	0x080117c8
 800ae34:	080117e8 	.word	0x080117e8
 800ae38:	080117a8 	.word	0x080117a8

0800ae3c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800ae3c:	b580      	push	{r7, lr}
 800ae3e:	b082      	sub	sp, #8
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800ae44:	f001 fa56 	bl	800c2f4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800ae48:	4b2d      	ldr	r3, [pc, #180]	; (800af00 <prvAddNewTaskToReadyList+0xc4>)
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	3301      	adds	r3, #1
 800ae4e:	4a2c      	ldr	r2, [pc, #176]	; (800af00 <prvAddNewTaskToReadyList+0xc4>)
 800ae50:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ae52:	4b2c      	ldr	r3, [pc, #176]	; (800af04 <prvAddNewTaskToReadyList+0xc8>)
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d109      	bne.n	800ae6e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ae5a:	4a2a      	ldr	r2, [pc, #168]	; (800af04 <prvAddNewTaskToReadyList+0xc8>)
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ae60:	4b27      	ldr	r3, [pc, #156]	; (800af00 <prvAddNewTaskToReadyList+0xc4>)
 800ae62:	681b      	ldr	r3, [r3, #0]
 800ae64:	2b01      	cmp	r3, #1
 800ae66:	d110      	bne.n	800ae8a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ae68:	f000 fc26 	bl	800b6b8 <prvInitialiseTaskLists>
 800ae6c:	e00d      	b.n	800ae8a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ae6e:	4b26      	ldr	r3, [pc, #152]	; (800af08 <prvAddNewTaskToReadyList+0xcc>)
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	2b00      	cmp	r3, #0
 800ae74:	d109      	bne.n	800ae8a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ae76:	4b23      	ldr	r3, [pc, #140]	; (800af04 <prvAddNewTaskToReadyList+0xc8>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ae80:	429a      	cmp	r2, r3
 800ae82:	d802      	bhi.n	800ae8a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ae84:	4a1f      	ldr	r2, [pc, #124]	; (800af04 <prvAddNewTaskToReadyList+0xc8>)
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ae8a:	4b20      	ldr	r3, [pc, #128]	; (800af0c <prvAddNewTaskToReadyList+0xd0>)
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	3301      	adds	r3, #1
 800ae90:	4a1e      	ldr	r2, [pc, #120]	; (800af0c <prvAddNewTaskToReadyList+0xd0>)
 800ae92:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ae94:	4b1d      	ldr	r3, [pc, #116]	; (800af0c <prvAddNewTaskToReadyList+0xd0>)
 800ae96:	681a      	ldr	r2, [r3, #0]
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aea0:	4b1b      	ldr	r3, [pc, #108]	; (800af10 <prvAddNewTaskToReadyList+0xd4>)
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	429a      	cmp	r2, r3
 800aea6:	d903      	bls.n	800aeb0 <prvAddNewTaskToReadyList+0x74>
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aeac:	4a18      	ldr	r2, [pc, #96]	; (800af10 <prvAddNewTaskToReadyList+0xd4>)
 800aeae:	6013      	str	r3, [r2, #0]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aeb4:	4613      	mov	r3, r2
 800aeb6:	009b      	lsls	r3, r3, #2
 800aeb8:	4413      	add	r3, r2
 800aeba:	009b      	lsls	r3, r3, #2
 800aebc:	4a15      	ldr	r2, [pc, #84]	; (800af14 <prvAddNewTaskToReadyList+0xd8>)
 800aebe:	441a      	add	r2, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	3304      	adds	r3, #4
 800aec4:	4619      	mov	r1, r3
 800aec6:	4610      	mov	r0, r2
 800aec8:	f7ff f8fd 	bl	800a0c6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800aecc:	f001 fa42 	bl	800c354 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800aed0:	4b0d      	ldr	r3, [pc, #52]	; (800af08 <prvAddNewTaskToReadyList+0xcc>)
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	2b00      	cmp	r3, #0
 800aed6:	d00e      	beq.n	800aef6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800aed8:	4b0a      	ldr	r3, [pc, #40]	; (800af04 <prvAddNewTaskToReadyList+0xc8>)
 800aeda:	681b      	ldr	r3, [r3, #0]
 800aedc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aee2:	429a      	cmp	r2, r3
 800aee4:	d207      	bcs.n	800aef6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800aee6:	4b0c      	ldr	r3, [pc, #48]	; (800af18 <prvAddNewTaskToReadyList+0xdc>)
 800aee8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aeec:	601a      	str	r2, [r3, #0]
 800aeee:	f3bf 8f4f 	dsb	sy
 800aef2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aef6:	bf00      	nop
 800aef8:	3708      	adds	r7, #8
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20001584 	.word	0x20001584
 800af04:	200010b0 	.word	0x200010b0
 800af08:	20001590 	.word	0x20001590
 800af0c:	200015a0 	.word	0x200015a0
 800af10:	2000158c 	.word	0x2000158c
 800af14:	200010b4 	.word	0x200010b4
 800af18:	e000ed04 	.word	0xe000ed04

0800af1c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800af1c:	b580      	push	{r7, lr}
 800af1e:	b084      	sub	sp, #16
 800af20:	af00      	add	r7, sp, #0
 800af22:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800af24:	2300      	movs	r3, #0
 800af26:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d017      	beq.n	800af5e <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800af2e:	4b13      	ldr	r3, [pc, #76]	; (800af7c <vTaskDelay+0x60>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	2b00      	cmp	r3, #0
 800af34:	d00a      	beq.n	800af4c <vTaskDelay+0x30>
	__asm volatile
 800af36:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af3a:	f383 8811 	msr	BASEPRI, r3
 800af3e:	f3bf 8f6f 	isb	sy
 800af42:	f3bf 8f4f 	dsb	sy
 800af46:	60bb      	str	r3, [r7, #8]
}
 800af48:	bf00      	nop
 800af4a:	e7fe      	b.n	800af4a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800af4c:	f000 f88a 	bl	800b064 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800af50:	2100      	movs	r1, #0
 800af52:	6878      	ldr	r0, [r7, #4]
 800af54:	f000 fcfe 	bl	800b954 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800af58:	f000 f892 	bl	800b080 <xTaskResumeAll>
 800af5c:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800af5e:	68fb      	ldr	r3, [r7, #12]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d107      	bne.n	800af74 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 800af64:	4b06      	ldr	r3, [pc, #24]	; (800af80 <vTaskDelay+0x64>)
 800af66:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af6a:	601a      	str	r2, [r3, #0]
 800af6c:	f3bf 8f4f 	dsb	sy
 800af70:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800af74:	bf00      	nop
 800af76:	3710      	adds	r7, #16
 800af78:	46bd      	mov	sp, r7
 800af7a:	bd80      	pop	{r7, pc}
 800af7c:	200015ac 	.word	0x200015ac
 800af80:	e000ed04 	.word	0xe000ed04

0800af84 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800af84:	b580      	push	{r7, lr}
 800af86:	b08a      	sub	sp, #40	; 0x28
 800af88:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800af8a:	2300      	movs	r3, #0
 800af8c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800af8e:	2300      	movs	r3, #0
 800af90:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800af92:	463a      	mov	r2, r7
 800af94:	1d39      	adds	r1, r7, #4
 800af96:	f107 0308 	add.w	r3, r7, #8
 800af9a:	4618      	mov	r0, r3
 800af9c:	f7ff f832 	bl	800a004 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800afa0:	6839      	ldr	r1, [r7, #0]
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	68ba      	ldr	r2, [r7, #8]
 800afa6:	9202      	str	r2, [sp, #8]
 800afa8:	9301      	str	r3, [sp, #4]
 800afaa:	2300      	movs	r3, #0
 800afac:	9300      	str	r3, [sp, #0]
 800afae:	2300      	movs	r3, #0
 800afb0:	460a      	mov	r2, r1
 800afb2:	4924      	ldr	r1, [pc, #144]	; (800b044 <vTaskStartScheduler+0xc0>)
 800afb4:	4824      	ldr	r0, [pc, #144]	; (800b048 <vTaskStartScheduler+0xc4>)
 800afb6:	f7ff fdf9 	bl	800abac <xTaskCreateStatic>
 800afba:	4603      	mov	r3, r0
 800afbc:	4a23      	ldr	r2, [pc, #140]	; (800b04c <vTaskStartScheduler+0xc8>)
 800afbe:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800afc0:	4b22      	ldr	r3, [pc, #136]	; (800b04c <vTaskStartScheduler+0xc8>)
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	2b00      	cmp	r3, #0
 800afc6:	d002      	beq.n	800afce <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800afc8:	2301      	movs	r3, #1
 800afca:	617b      	str	r3, [r7, #20]
 800afcc:	e001      	b.n	800afd2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800afce:	2300      	movs	r3, #0
 800afd0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d102      	bne.n	800afde <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800afd8:	f000 fd10 	bl	800b9fc <xTimerCreateTimerTask>
 800afdc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800afde:	697b      	ldr	r3, [r7, #20]
 800afe0:	2b01      	cmp	r3, #1
 800afe2:	d11b      	bne.n	800b01c <vTaskStartScheduler+0x98>
	__asm volatile
 800afe4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe8:	f383 8811 	msr	BASEPRI, r3
 800afec:	f3bf 8f6f 	isb	sy
 800aff0:	f3bf 8f4f 	dsb	sy
 800aff4:	613b      	str	r3, [r7, #16]
}
 800aff6:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800aff8:	4b15      	ldr	r3, [pc, #84]	; (800b050 <vTaskStartScheduler+0xcc>)
 800affa:	681b      	ldr	r3, [r3, #0]
 800affc:	3354      	adds	r3, #84	; 0x54
 800affe:	4a15      	ldr	r2, [pc, #84]	; (800b054 <vTaskStartScheduler+0xd0>)
 800b000:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800b002:	4b15      	ldr	r3, [pc, #84]	; (800b058 <vTaskStartScheduler+0xd4>)
 800b004:	f04f 32ff 	mov.w	r2, #4294967295
 800b008:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800b00a:	4b14      	ldr	r3, [pc, #80]	; (800b05c <vTaskStartScheduler+0xd8>)
 800b00c:	2201      	movs	r2, #1
 800b00e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800b010:	4b13      	ldr	r3, [pc, #76]	; (800b060 <vTaskStartScheduler+0xdc>)
 800b012:	2200      	movs	r2, #0
 800b014:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800b016:	f001 f8cb 	bl	800c1b0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800b01a:	e00e      	b.n	800b03a <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800b01c:	697b      	ldr	r3, [r7, #20]
 800b01e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b022:	d10a      	bne.n	800b03a <vTaskStartScheduler+0xb6>
	__asm volatile
 800b024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b028:	f383 8811 	msr	BASEPRI, r3
 800b02c:	f3bf 8f6f 	isb	sy
 800b030:	f3bf 8f4f 	dsb	sy
 800b034:	60fb      	str	r3, [r7, #12]
}
 800b036:	bf00      	nop
 800b038:	e7fe      	b.n	800b038 <vTaskStartScheduler+0xb4>
}
 800b03a:	bf00      	nop
 800b03c:	3718      	adds	r7, #24
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
 800b042:	bf00      	nop
 800b044:	0801169c 	.word	0x0801169c
 800b048:	0800b689 	.word	0x0800b689
 800b04c:	200015a8 	.word	0x200015a8
 800b050:	200010b0 	.word	0x200010b0
 800b054:	20000110 	.word	0x20000110
 800b058:	200015a4 	.word	0x200015a4
 800b05c:	20001590 	.word	0x20001590
 800b060:	20001588 	.word	0x20001588

0800b064 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800b064:	b480      	push	{r7}
 800b066:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800b068:	4b04      	ldr	r3, [pc, #16]	; (800b07c <vTaskSuspendAll+0x18>)
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	3301      	adds	r3, #1
 800b06e:	4a03      	ldr	r2, [pc, #12]	; (800b07c <vTaskSuspendAll+0x18>)
 800b070:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800b072:	bf00      	nop
 800b074:	46bd      	mov	sp, r7
 800b076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b07a:	4770      	bx	lr
 800b07c:	200015ac 	.word	0x200015ac

0800b080 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800b080:	b580      	push	{r7, lr}
 800b082:	b084      	sub	sp, #16
 800b084:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800b086:	2300      	movs	r3, #0
 800b088:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800b08a:	2300      	movs	r3, #0
 800b08c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800b08e:	4b42      	ldr	r3, [pc, #264]	; (800b198 <xTaskResumeAll+0x118>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	2b00      	cmp	r3, #0
 800b094:	d10a      	bne.n	800b0ac <xTaskResumeAll+0x2c>
	__asm volatile
 800b096:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b09a:	f383 8811 	msr	BASEPRI, r3
 800b09e:	f3bf 8f6f 	isb	sy
 800b0a2:	f3bf 8f4f 	dsb	sy
 800b0a6:	603b      	str	r3, [r7, #0]
}
 800b0a8:	bf00      	nop
 800b0aa:	e7fe      	b.n	800b0aa <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800b0ac:	f001 f922 	bl	800c2f4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800b0b0:	4b39      	ldr	r3, [pc, #228]	; (800b198 <xTaskResumeAll+0x118>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	3b01      	subs	r3, #1
 800b0b6:	4a38      	ldr	r2, [pc, #224]	; (800b198 <xTaskResumeAll+0x118>)
 800b0b8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b0ba:	4b37      	ldr	r3, [pc, #220]	; (800b198 <xTaskResumeAll+0x118>)
 800b0bc:	681b      	ldr	r3, [r3, #0]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d162      	bne.n	800b188 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800b0c2:	4b36      	ldr	r3, [pc, #216]	; (800b19c <xTaskResumeAll+0x11c>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2b00      	cmp	r3, #0
 800b0c8:	d05e      	beq.n	800b188 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b0ca:	e02f      	b.n	800b12c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b0cc:	4b34      	ldr	r3, [pc, #208]	; (800b1a0 <xTaskResumeAll+0x120>)
 800b0ce:	68db      	ldr	r3, [r3, #12]
 800b0d0:	68db      	ldr	r3, [r3, #12]
 800b0d2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	3318      	adds	r3, #24
 800b0d8:	4618      	mov	r0, r3
 800b0da:	f7ff f851 	bl	800a180 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	3304      	adds	r3, #4
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f7ff f84c 	bl	800a180 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b0ec:	4b2d      	ldr	r3, [pc, #180]	; (800b1a4 <xTaskResumeAll+0x124>)
 800b0ee:	681b      	ldr	r3, [r3, #0]
 800b0f0:	429a      	cmp	r2, r3
 800b0f2:	d903      	bls.n	800b0fc <xTaskResumeAll+0x7c>
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0f8:	4a2a      	ldr	r2, [pc, #168]	; (800b1a4 <xTaskResumeAll+0x124>)
 800b0fa:	6013      	str	r3, [r2, #0]
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b100:	4613      	mov	r3, r2
 800b102:	009b      	lsls	r3, r3, #2
 800b104:	4413      	add	r3, r2
 800b106:	009b      	lsls	r3, r3, #2
 800b108:	4a27      	ldr	r2, [pc, #156]	; (800b1a8 <xTaskResumeAll+0x128>)
 800b10a:	441a      	add	r2, r3
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	3304      	adds	r3, #4
 800b110:	4619      	mov	r1, r3
 800b112:	4610      	mov	r0, r2
 800b114:	f7fe ffd7 	bl	800a0c6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b11c:	4b23      	ldr	r3, [pc, #140]	; (800b1ac <xTaskResumeAll+0x12c>)
 800b11e:	681b      	ldr	r3, [r3, #0]
 800b120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b122:	429a      	cmp	r2, r3
 800b124:	d302      	bcc.n	800b12c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800b126:	4b22      	ldr	r3, [pc, #136]	; (800b1b0 <xTaskResumeAll+0x130>)
 800b128:	2201      	movs	r2, #1
 800b12a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800b12c:	4b1c      	ldr	r3, [pc, #112]	; (800b1a0 <xTaskResumeAll+0x120>)
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	2b00      	cmp	r3, #0
 800b132:	d1cb      	bne.n	800b0cc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d001      	beq.n	800b13e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800b13a:	f000 fb5f 	bl	800b7fc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800b13e:	4b1d      	ldr	r3, [pc, #116]	; (800b1b4 <xTaskResumeAll+0x134>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d010      	beq.n	800b16c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800b14a:	f000 f847 	bl	800b1dc <xTaskIncrementTick>
 800b14e:	4603      	mov	r3, r0
 800b150:	2b00      	cmp	r3, #0
 800b152:	d002      	beq.n	800b15a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800b154:	4b16      	ldr	r3, [pc, #88]	; (800b1b0 <xTaskResumeAll+0x130>)
 800b156:	2201      	movs	r2, #1
 800b158:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	3b01      	subs	r3, #1
 800b15e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1f1      	bne.n	800b14a <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800b166:	4b13      	ldr	r3, [pc, #76]	; (800b1b4 <xTaskResumeAll+0x134>)
 800b168:	2200      	movs	r2, #0
 800b16a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800b16c:	4b10      	ldr	r3, [pc, #64]	; (800b1b0 <xTaskResumeAll+0x130>)
 800b16e:	681b      	ldr	r3, [r3, #0]
 800b170:	2b00      	cmp	r3, #0
 800b172:	d009      	beq.n	800b188 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800b174:	2301      	movs	r3, #1
 800b176:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800b178:	4b0f      	ldr	r3, [pc, #60]	; (800b1b8 <xTaskResumeAll+0x138>)
 800b17a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b17e:	601a      	str	r2, [r3, #0]
 800b180:	f3bf 8f4f 	dsb	sy
 800b184:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800b188:	f001 f8e4 	bl	800c354 <vPortExitCritical>

	return xAlreadyYielded;
 800b18c:	68bb      	ldr	r3, [r7, #8]
}
 800b18e:	4618      	mov	r0, r3
 800b190:	3710      	adds	r7, #16
 800b192:	46bd      	mov	sp, r7
 800b194:	bd80      	pop	{r7, pc}
 800b196:	bf00      	nop
 800b198:	200015ac 	.word	0x200015ac
 800b19c:	20001584 	.word	0x20001584
 800b1a0:	20001544 	.word	0x20001544
 800b1a4:	2000158c 	.word	0x2000158c
 800b1a8:	200010b4 	.word	0x200010b4
 800b1ac:	200010b0 	.word	0x200010b0
 800b1b0:	20001598 	.word	0x20001598
 800b1b4:	20001594 	.word	0x20001594
 800b1b8:	e000ed04 	.word	0xe000ed04

0800b1bc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800b1bc:	b480      	push	{r7}
 800b1be:	b083      	sub	sp, #12
 800b1c0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800b1c2:	4b05      	ldr	r3, [pc, #20]	; (800b1d8 <xTaskGetTickCount+0x1c>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800b1c8:	687b      	ldr	r3, [r7, #4]
}
 800b1ca:	4618      	mov	r0, r3
 800b1cc:	370c      	adds	r7, #12
 800b1ce:	46bd      	mov	sp, r7
 800b1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1d4:	4770      	bx	lr
 800b1d6:	bf00      	nop
 800b1d8:	20001588 	.word	0x20001588

0800b1dc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b1dc:	b580      	push	{r7, lr}
 800b1de:	b086      	sub	sp, #24
 800b1e0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b1e2:	2300      	movs	r3, #0
 800b1e4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1e6:	4b4f      	ldr	r3, [pc, #316]	; (800b324 <xTaskIncrementTick+0x148>)
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	2b00      	cmp	r3, #0
 800b1ec:	f040 808f 	bne.w	800b30e <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b1f0:	4b4d      	ldr	r3, [pc, #308]	; (800b328 <xTaskIncrementTick+0x14c>)
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b1f8:	4a4b      	ldr	r2, [pc, #300]	; (800b328 <xTaskIncrementTick+0x14c>)
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	2b00      	cmp	r3, #0
 800b202:	d120      	bne.n	800b246 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 800b204:	4b49      	ldr	r3, [pc, #292]	; (800b32c <xTaskIncrementTick+0x150>)
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d00a      	beq.n	800b224 <xTaskIncrementTick+0x48>
	__asm volatile
 800b20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b212:	f383 8811 	msr	BASEPRI, r3
 800b216:	f3bf 8f6f 	isb	sy
 800b21a:	f3bf 8f4f 	dsb	sy
 800b21e:	603b      	str	r3, [r7, #0]
}
 800b220:	bf00      	nop
 800b222:	e7fe      	b.n	800b222 <xTaskIncrementTick+0x46>
 800b224:	4b41      	ldr	r3, [pc, #260]	; (800b32c <xTaskIncrementTick+0x150>)
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	60fb      	str	r3, [r7, #12]
 800b22a:	4b41      	ldr	r3, [pc, #260]	; (800b330 <xTaskIncrementTick+0x154>)
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	4a3f      	ldr	r2, [pc, #252]	; (800b32c <xTaskIncrementTick+0x150>)
 800b230:	6013      	str	r3, [r2, #0]
 800b232:	4a3f      	ldr	r2, [pc, #252]	; (800b330 <xTaskIncrementTick+0x154>)
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	6013      	str	r3, [r2, #0]
 800b238:	4b3e      	ldr	r3, [pc, #248]	; (800b334 <xTaskIncrementTick+0x158>)
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	3301      	adds	r3, #1
 800b23e:	4a3d      	ldr	r2, [pc, #244]	; (800b334 <xTaskIncrementTick+0x158>)
 800b240:	6013      	str	r3, [r2, #0]
 800b242:	f000 fadb 	bl	800b7fc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b246:	4b3c      	ldr	r3, [pc, #240]	; (800b338 <xTaskIncrementTick+0x15c>)
 800b248:	681b      	ldr	r3, [r3, #0]
 800b24a:	693a      	ldr	r2, [r7, #16]
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d349      	bcc.n	800b2e4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b250:	4b36      	ldr	r3, [pc, #216]	; (800b32c <xTaskIncrementTick+0x150>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	2b00      	cmp	r3, #0
 800b258:	d104      	bne.n	800b264 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b25a:	4b37      	ldr	r3, [pc, #220]	; (800b338 <xTaskIncrementTick+0x15c>)
 800b25c:	f04f 32ff 	mov.w	r2, #4294967295
 800b260:	601a      	str	r2, [r3, #0]
					break;
 800b262:	e03f      	b.n	800b2e4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b264:	4b31      	ldr	r3, [pc, #196]	; (800b32c <xTaskIncrementTick+0x150>)
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	68db      	ldr	r3, [r3, #12]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	685b      	ldr	r3, [r3, #4]
 800b272:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b274:	693a      	ldr	r2, [r7, #16]
 800b276:	687b      	ldr	r3, [r7, #4]
 800b278:	429a      	cmp	r2, r3
 800b27a:	d203      	bcs.n	800b284 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b27c:	4a2e      	ldr	r2, [pc, #184]	; (800b338 <xTaskIncrementTick+0x15c>)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b282:	e02f      	b.n	800b2e4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b284:	68bb      	ldr	r3, [r7, #8]
 800b286:	3304      	adds	r3, #4
 800b288:	4618      	mov	r0, r3
 800b28a:	f7fe ff79 	bl	800a180 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b292:	2b00      	cmp	r3, #0
 800b294:	d004      	beq.n	800b2a0 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b296:	68bb      	ldr	r3, [r7, #8]
 800b298:	3318      	adds	r3, #24
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fe ff70 	bl	800a180 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2a4:	4b25      	ldr	r3, [pc, #148]	; (800b33c <xTaskIncrementTick+0x160>)
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d903      	bls.n	800b2b4 <xTaskIncrementTick+0xd8>
 800b2ac:	68bb      	ldr	r3, [r7, #8]
 800b2ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2b0:	4a22      	ldr	r2, [pc, #136]	; (800b33c <xTaskIncrementTick+0x160>)
 800b2b2:	6013      	str	r3, [r2, #0]
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	4a1f      	ldr	r2, [pc, #124]	; (800b340 <xTaskIncrementTick+0x164>)
 800b2c2:	441a      	add	r2, r3
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	3304      	adds	r3, #4
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	4610      	mov	r0, r2
 800b2cc:	f7fe fefb 	bl	800a0c6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2d4:	4b1b      	ldr	r3, [pc, #108]	; (800b344 <xTaskIncrementTick+0x168>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d3b8      	bcc.n	800b250 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2e2:	e7b5      	b.n	800b250 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b2e4:	4b17      	ldr	r3, [pc, #92]	; (800b344 <xTaskIncrementTick+0x168>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2ea:	4915      	ldr	r1, [pc, #84]	; (800b340 <xTaskIncrementTick+0x164>)
 800b2ec:	4613      	mov	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	4413      	add	r3, r2
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	440b      	add	r3, r1
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d901      	bls.n	800b300 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800b300:	4b11      	ldr	r3, [pc, #68]	; (800b348 <xTaskIncrementTick+0x16c>)
 800b302:	681b      	ldr	r3, [r3, #0]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d007      	beq.n	800b318 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 800b308:	2301      	movs	r3, #1
 800b30a:	617b      	str	r3, [r7, #20]
 800b30c:	e004      	b.n	800b318 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800b30e:	4b0f      	ldr	r3, [pc, #60]	; (800b34c <xTaskIncrementTick+0x170>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	3301      	adds	r3, #1
 800b314:	4a0d      	ldr	r2, [pc, #52]	; (800b34c <xTaskIncrementTick+0x170>)
 800b316:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800b318:	697b      	ldr	r3, [r7, #20]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	200015ac 	.word	0x200015ac
 800b328:	20001588 	.word	0x20001588
 800b32c:	2000153c 	.word	0x2000153c
 800b330:	20001540 	.word	0x20001540
 800b334:	2000159c 	.word	0x2000159c
 800b338:	200015a4 	.word	0x200015a4
 800b33c:	2000158c 	.word	0x2000158c
 800b340:	200010b4 	.word	0x200010b4
 800b344:	200010b0 	.word	0x200010b0
 800b348:	20001598 	.word	0x20001598
 800b34c:	20001594 	.word	0x20001594

0800b350 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b350:	b480      	push	{r7}
 800b352:	b085      	sub	sp, #20
 800b354:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b356:	4b2a      	ldr	r3, [pc, #168]	; (800b400 <vTaskSwitchContext+0xb0>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d003      	beq.n	800b366 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b35e:	4b29      	ldr	r3, [pc, #164]	; (800b404 <vTaskSwitchContext+0xb4>)
 800b360:	2201      	movs	r2, #1
 800b362:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b364:	e046      	b.n	800b3f4 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 800b366:	4b27      	ldr	r3, [pc, #156]	; (800b404 <vTaskSwitchContext+0xb4>)
 800b368:	2200      	movs	r2, #0
 800b36a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b36c:	4b26      	ldr	r3, [pc, #152]	; (800b408 <vTaskSwitchContext+0xb8>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	60fb      	str	r3, [r7, #12]
 800b372:	e010      	b.n	800b396 <vTaskSwitchContext+0x46>
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d10a      	bne.n	800b390 <vTaskSwitchContext+0x40>
	__asm volatile
 800b37a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b37e:	f383 8811 	msr	BASEPRI, r3
 800b382:	f3bf 8f6f 	isb	sy
 800b386:	f3bf 8f4f 	dsb	sy
 800b38a:	607b      	str	r3, [r7, #4]
}
 800b38c:	bf00      	nop
 800b38e:	e7fe      	b.n	800b38e <vTaskSwitchContext+0x3e>
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	3b01      	subs	r3, #1
 800b394:	60fb      	str	r3, [r7, #12]
 800b396:	491d      	ldr	r1, [pc, #116]	; (800b40c <vTaskSwitchContext+0xbc>)
 800b398:	68fa      	ldr	r2, [r7, #12]
 800b39a:	4613      	mov	r3, r2
 800b39c:	009b      	lsls	r3, r3, #2
 800b39e:	4413      	add	r3, r2
 800b3a0:	009b      	lsls	r3, r3, #2
 800b3a2:	440b      	add	r3, r1
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d0e4      	beq.n	800b374 <vTaskSwitchContext+0x24>
 800b3aa:	68fa      	ldr	r2, [r7, #12]
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	4413      	add	r3, r2
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	4a15      	ldr	r2, [pc, #84]	; (800b40c <vTaskSwitchContext+0xbc>)
 800b3b6:	4413      	add	r3, r2
 800b3b8:	60bb      	str	r3, [r7, #8]
 800b3ba:	68bb      	ldr	r3, [r7, #8]
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	685a      	ldr	r2, [r3, #4]
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	605a      	str	r2, [r3, #4]
 800b3c4:	68bb      	ldr	r3, [r7, #8]
 800b3c6:	685a      	ldr	r2, [r3, #4]
 800b3c8:	68bb      	ldr	r3, [r7, #8]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d104      	bne.n	800b3da <vTaskSwitchContext+0x8a>
 800b3d0:	68bb      	ldr	r3, [r7, #8]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	685a      	ldr	r2, [r3, #4]
 800b3d6:	68bb      	ldr	r3, [r7, #8]
 800b3d8:	605a      	str	r2, [r3, #4]
 800b3da:	68bb      	ldr	r3, [r7, #8]
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	68db      	ldr	r3, [r3, #12]
 800b3e0:	4a0b      	ldr	r2, [pc, #44]	; (800b410 <vTaskSwitchContext+0xc0>)
 800b3e2:	6013      	str	r3, [r2, #0]
 800b3e4:	4a08      	ldr	r2, [pc, #32]	; (800b408 <vTaskSwitchContext+0xb8>)
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b3ea:	4b09      	ldr	r3, [pc, #36]	; (800b410 <vTaskSwitchContext+0xc0>)
 800b3ec:	681b      	ldr	r3, [r3, #0]
 800b3ee:	3354      	adds	r3, #84	; 0x54
 800b3f0:	4a08      	ldr	r2, [pc, #32]	; (800b414 <vTaskSwitchContext+0xc4>)
 800b3f2:	6013      	str	r3, [r2, #0]
}
 800b3f4:	bf00      	nop
 800b3f6:	3714      	adds	r7, #20
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr
 800b400:	200015ac 	.word	0x200015ac
 800b404:	20001598 	.word	0x20001598
 800b408:	2000158c 	.word	0x2000158c
 800b40c:	200010b4 	.word	0x200010b4
 800b410:	200010b0 	.word	0x200010b0
 800b414:	20000110 	.word	0x20000110

0800b418 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b418:	b580      	push	{r7, lr}
 800b41a:	b084      	sub	sp, #16
 800b41c:	af00      	add	r7, sp, #0
 800b41e:	6078      	str	r0, [r7, #4]
 800b420:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b422:	687b      	ldr	r3, [r7, #4]
 800b424:	2b00      	cmp	r3, #0
 800b426:	d10a      	bne.n	800b43e <vTaskPlaceOnEventList+0x26>
	__asm volatile
 800b428:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b42c:	f383 8811 	msr	BASEPRI, r3
 800b430:	f3bf 8f6f 	isb	sy
 800b434:	f3bf 8f4f 	dsb	sy
 800b438:	60fb      	str	r3, [r7, #12]
}
 800b43a:	bf00      	nop
 800b43c:	e7fe      	b.n	800b43c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b43e:	4b07      	ldr	r3, [pc, #28]	; (800b45c <vTaskPlaceOnEventList+0x44>)
 800b440:	681b      	ldr	r3, [r3, #0]
 800b442:	3318      	adds	r3, #24
 800b444:	4619      	mov	r1, r3
 800b446:	6878      	ldr	r0, [r7, #4]
 800b448:	f7fe fe61 	bl	800a10e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b44c:	2101      	movs	r1, #1
 800b44e:	6838      	ldr	r0, [r7, #0]
 800b450:	f000 fa80 	bl	800b954 <prvAddCurrentTaskToDelayedList>
}
 800b454:	bf00      	nop
 800b456:	3710      	adds	r7, #16
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}
 800b45c:	200010b0 	.word	0x200010b0

0800b460 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b460:	b580      	push	{r7, lr}
 800b462:	b086      	sub	sp, #24
 800b464:	af00      	add	r7, sp, #0
 800b466:	60f8      	str	r0, [r7, #12]
 800b468:	60b9      	str	r1, [r7, #8]
 800b46a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d10a      	bne.n	800b488 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800b472:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b476:	f383 8811 	msr	BASEPRI, r3
 800b47a:	f3bf 8f6f 	isb	sy
 800b47e:	f3bf 8f4f 	dsb	sy
 800b482:	617b      	str	r3, [r7, #20]
}
 800b484:	bf00      	nop
 800b486:	e7fe      	b.n	800b486 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b488:	4b0a      	ldr	r3, [pc, #40]	; (800b4b4 <vTaskPlaceOnEventListRestricted+0x54>)
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	3318      	adds	r3, #24
 800b48e:	4619      	mov	r1, r3
 800b490:	68f8      	ldr	r0, [r7, #12]
 800b492:	f7fe fe18 	bl	800a0c6 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	2b00      	cmp	r3, #0
 800b49a:	d002      	beq.n	800b4a2 <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 800b49c:	f04f 33ff 	mov.w	r3, #4294967295
 800b4a0:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b4a2:	6879      	ldr	r1, [r7, #4]
 800b4a4:	68b8      	ldr	r0, [r7, #8]
 800b4a6:	f000 fa55 	bl	800b954 <prvAddCurrentTaskToDelayedList>
	}
 800b4aa:	bf00      	nop
 800b4ac:	3718      	adds	r7, #24
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	bd80      	pop	{r7, pc}
 800b4b2:	bf00      	nop
 800b4b4:	200010b0 	.word	0x200010b0

0800b4b8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b4b8:	b580      	push	{r7, lr}
 800b4ba:	b086      	sub	sp, #24
 800b4bc:	af00      	add	r7, sp, #0
 800b4be:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	68db      	ldr	r3, [r3, #12]
 800b4c4:	68db      	ldr	r3, [r3, #12]
 800b4c6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b4c8:	693b      	ldr	r3, [r7, #16]
 800b4ca:	2b00      	cmp	r3, #0
 800b4cc:	d10a      	bne.n	800b4e4 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800b4ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b4d2:	f383 8811 	msr	BASEPRI, r3
 800b4d6:	f3bf 8f6f 	isb	sy
 800b4da:	f3bf 8f4f 	dsb	sy
 800b4de:	60fb      	str	r3, [r7, #12]
}
 800b4e0:	bf00      	nop
 800b4e2:	e7fe      	b.n	800b4e2 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b4e4:	693b      	ldr	r3, [r7, #16]
 800b4e6:	3318      	adds	r3, #24
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	f7fe fe49 	bl	800a180 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b4ee:	4b1e      	ldr	r3, [pc, #120]	; (800b568 <xTaskRemoveFromEventList+0xb0>)
 800b4f0:	681b      	ldr	r3, [r3, #0]
 800b4f2:	2b00      	cmp	r3, #0
 800b4f4:	d11d      	bne.n	800b532 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b4f6:	693b      	ldr	r3, [r7, #16]
 800b4f8:	3304      	adds	r3, #4
 800b4fa:	4618      	mov	r0, r3
 800b4fc:	f7fe fe40 	bl	800a180 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b500:	693b      	ldr	r3, [r7, #16]
 800b502:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b504:	4b19      	ldr	r3, [pc, #100]	; (800b56c <xTaskRemoveFromEventList+0xb4>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	429a      	cmp	r2, r3
 800b50a:	d903      	bls.n	800b514 <xTaskRemoveFromEventList+0x5c>
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b510:	4a16      	ldr	r2, [pc, #88]	; (800b56c <xTaskRemoveFromEventList+0xb4>)
 800b512:	6013      	str	r3, [r2, #0]
 800b514:	693b      	ldr	r3, [r7, #16]
 800b516:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b518:	4613      	mov	r3, r2
 800b51a:	009b      	lsls	r3, r3, #2
 800b51c:	4413      	add	r3, r2
 800b51e:	009b      	lsls	r3, r3, #2
 800b520:	4a13      	ldr	r2, [pc, #76]	; (800b570 <xTaskRemoveFromEventList+0xb8>)
 800b522:	441a      	add	r2, r3
 800b524:	693b      	ldr	r3, [r7, #16]
 800b526:	3304      	adds	r3, #4
 800b528:	4619      	mov	r1, r3
 800b52a:	4610      	mov	r0, r2
 800b52c:	f7fe fdcb 	bl	800a0c6 <vListInsertEnd>
 800b530:	e005      	b.n	800b53e <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b532:	693b      	ldr	r3, [r7, #16]
 800b534:	3318      	adds	r3, #24
 800b536:	4619      	mov	r1, r3
 800b538:	480e      	ldr	r0, [pc, #56]	; (800b574 <xTaskRemoveFromEventList+0xbc>)
 800b53a:	f7fe fdc4 	bl	800a0c6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b53e:	693b      	ldr	r3, [r7, #16]
 800b540:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b542:	4b0d      	ldr	r3, [pc, #52]	; (800b578 <xTaskRemoveFromEventList+0xc0>)
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b548:	429a      	cmp	r2, r3
 800b54a:	d905      	bls.n	800b558 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b54c:	2301      	movs	r3, #1
 800b54e:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b550:	4b0a      	ldr	r3, [pc, #40]	; (800b57c <xTaskRemoveFromEventList+0xc4>)
 800b552:	2201      	movs	r2, #1
 800b554:	601a      	str	r2, [r3, #0]
 800b556:	e001      	b.n	800b55c <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800b558:	2300      	movs	r3, #0
 800b55a:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b55c:	697b      	ldr	r3, [r7, #20]
}
 800b55e:	4618      	mov	r0, r3
 800b560:	3718      	adds	r7, #24
 800b562:	46bd      	mov	sp, r7
 800b564:	bd80      	pop	{r7, pc}
 800b566:	bf00      	nop
 800b568:	200015ac 	.word	0x200015ac
 800b56c:	2000158c 	.word	0x2000158c
 800b570:	200010b4 	.word	0x200010b4
 800b574:	20001544 	.word	0x20001544
 800b578:	200010b0 	.word	0x200010b0
 800b57c:	20001598 	.word	0x20001598

0800b580 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b580:	b480      	push	{r7}
 800b582:	b083      	sub	sp, #12
 800b584:	af00      	add	r7, sp, #0
 800b586:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b588:	4b06      	ldr	r3, [pc, #24]	; (800b5a4 <vTaskInternalSetTimeOutState+0x24>)
 800b58a:	681a      	ldr	r2, [r3, #0]
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b590:	4b05      	ldr	r3, [pc, #20]	; (800b5a8 <vTaskInternalSetTimeOutState+0x28>)
 800b592:	681a      	ldr	r2, [r3, #0]
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	605a      	str	r2, [r3, #4]
}
 800b598:	bf00      	nop
 800b59a:	370c      	adds	r7, #12
 800b59c:	46bd      	mov	sp, r7
 800b59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a2:	4770      	bx	lr
 800b5a4:	2000159c 	.word	0x2000159c
 800b5a8:	20001588 	.word	0x20001588

0800b5ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b5ac:	b580      	push	{r7, lr}
 800b5ae:	b088      	sub	sp, #32
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
 800b5b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d10a      	bne.n	800b5d2 <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800b5bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5c0:	f383 8811 	msr	BASEPRI, r3
 800b5c4:	f3bf 8f6f 	isb	sy
 800b5c8:	f3bf 8f4f 	dsb	sy
 800b5cc:	613b      	str	r3, [r7, #16]
}
 800b5ce:	bf00      	nop
 800b5d0:	e7fe      	b.n	800b5d0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d10a      	bne.n	800b5ee <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800b5d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5dc:	f383 8811 	msr	BASEPRI, r3
 800b5e0:	f3bf 8f6f 	isb	sy
 800b5e4:	f3bf 8f4f 	dsb	sy
 800b5e8:	60fb      	str	r3, [r7, #12]
}
 800b5ea:	bf00      	nop
 800b5ec:	e7fe      	b.n	800b5ec <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800b5ee:	f000 fe81 	bl	800c2f4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b5f2:	4b1d      	ldr	r3, [pc, #116]	; (800b668 <xTaskCheckForTimeOut+0xbc>)
 800b5f4:	681b      	ldr	r3, [r3, #0]
 800b5f6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	685b      	ldr	r3, [r3, #4]
 800b5fc:	69ba      	ldr	r2, [r7, #24]
 800b5fe:	1ad3      	subs	r3, r2, r3
 800b600:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b602:	683b      	ldr	r3, [r7, #0]
 800b604:	681b      	ldr	r3, [r3, #0]
 800b606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b60a:	d102      	bne.n	800b612 <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b60c:	2300      	movs	r3, #0
 800b60e:	61fb      	str	r3, [r7, #28]
 800b610:	e023      	b.n	800b65a <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681a      	ldr	r2, [r3, #0]
 800b616:	4b15      	ldr	r3, [pc, #84]	; (800b66c <xTaskCheckForTimeOut+0xc0>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d007      	beq.n	800b62e <xTaskCheckForTimeOut+0x82>
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	685b      	ldr	r3, [r3, #4]
 800b622:	69ba      	ldr	r2, [r7, #24]
 800b624:	429a      	cmp	r2, r3
 800b626:	d302      	bcc.n	800b62e <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b628:	2301      	movs	r3, #1
 800b62a:	61fb      	str	r3, [r7, #28]
 800b62c:	e015      	b.n	800b65a <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b62e:	683b      	ldr	r3, [r7, #0]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	697a      	ldr	r2, [r7, #20]
 800b634:	429a      	cmp	r2, r3
 800b636:	d20b      	bcs.n	800b650 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b638:	683b      	ldr	r3, [r7, #0]
 800b63a:	681a      	ldr	r2, [r3, #0]
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	1ad2      	subs	r2, r2, r3
 800b640:	683b      	ldr	r3, [r7, #0]
 800b642:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b644:	6878      	ldr	r0, [r7, #4]
 800b646:	f7ff ff9b 	bl	800b580 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b64a:	2300      	movs	r3, #0
 800b64c:	61fb      	str	r3, [r7, #28]
 800b64e:	e004      	b.n	800b65a <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800b650:	683b      	ldr	r3, [r7, #0]
 800b652:	2200      	movs	r2, #0
 800b654:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b656:	2301      	movs	r3, #1
 800b658:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b65a:	f000 fe7b 	bl	800c354 <vPortExitCritical>

	return xReturn;
 800b65e:	69fb      	ldr	r3, [r7, #28]
}
 800b660:	4618      	mov	r0, r3
 800b662:	3720      	adds	r7, #32
 800b664:	46bd      	mov	sp, r7
 800b666:	bd80      	pop	{r7, pc}
 800b668:	20001588 	.word	0x20001588
 800b66c:	2000159c 	.word	0x2000159c

0800b670 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b670:	b480      	push	{r7}
 800b672:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b674:	4b03      	ldr	r3, [pc, #12]	; (800b684 <vTaskMissedYield+0x14>)
 800b676:	2201      	movs	r2, #1
 800b678:	601a      	str	r2, [r3, #0]
}
 800b67a:	bf00      	nop
 800b67c:	46bd      	mov	sp, r7
 800b67e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b682:	4770      	bx	lr
 800b684:	20001598 	.word	0x20001598

0800b688 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b688:	b580      	push	{r7, lr}
 800b68a:	b082      	sub	sp, #8
 800b68c:	af00      	add	r7, sp, #0
 800b68e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b690:	f000 f852 	bl	800b738 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b694:	4b06      	ldr	r3, [pc, #24]	; (800b6b0 <prvIdleTask+0x28>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	2b01      	cmp	r3, #1
 800b69a:	d9f9      	bls.n	800b690 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b69c:	4b05      	ldr	r3, [pc, #20]	; (800b6b4 <prvIdleTask+0x2c>)
 800b69e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b6a2:	601a      	str	r2, [r3, #0]
 800b6a4:	f3bf 8f4f 	dsb	sy
 800b6a8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b6ac:	e7f0      	b.n	800b690 <prvIdleTask+0x8>
 800b6ae:	bf00      	nop
 800b6b0:	200010b4 	.word	0x200010b4
 800b6b4:	e000ed04 	.word	0xe000ed04

0800b6b8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b082      	sub	sp, #8
 800b6bc:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6be:	2300      	movs	r3, #0
 800b6c0:	607b      	str	r3, [r7, #4]
 800b6c2:	e00c      	b.n	800b6de <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b6c4:	687a      	ldr	r2, [r7, #4]
 800b6c6:	4613      	mov	r3, r2
 800b6c8:	009b      	lsls	r3, r3, #2
 800b6ca:	4413      	add	r3, r2
 800b6cc:	009b      	lsls	r3, r3, #2
 800b6ce:	4a12      	ldr	r2, [pc, #72]	; (800b718 <prvInitialiseTaskLists+0x60>)
 800b6d0:	4413      	add	r3, r2
 800b6d2:	4618      	mov	r0, r3
 800b6d4:	f7fe fcca 	bl	800a06c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b6d8:	687b      	ldr	r3, [r7, #4]
 800b6da:	3301      	adds	r3, #1
 800b6dc:	607b      	str	r3, [r7, #4]
 800b6de:	687b      	ldr	r3, [r7, #4]
 800b6e0:	2b37      	cmp	r3, #55	; 0x37
 800b6e2:	d9ef      	bls.n	800b6c4 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b6e4:	480d      	ldr	r0, [pc, #52]	; (800b71c <prvInitialiseTaskLists+0x64>)
 800b6e6:	f7fe fcc1 	bl	800a06c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b6ea:	480d      	ldr	r0, [pc, #52]	; (800b720 <prvInitialiseTaskLists+0x68>)
 800b6ec:	f7fe fcbe 	bl	800a06c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b6f0:	480c      	ldr	r0, [pc, #48]	; (800b724 <prvInitialiseTaskLists+0x6c>)
 800b6f2:	f7fe fcbb 	bl	800a06c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b6f6:	480c      	ldr	r0, [pc, #48]	; (800b728 <prvInitialiseTaskLists+0x70>)
 800b6f8:	f7fe fcb8 	bl	800a06c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b6fc:	480b      	ldr	r0, [pc, #44]	; (800b72c <prvInitialiseTaskLists+0x74>)
 800b6fe:	f7fe fcb5 	bl	800a06c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b702:	4b0b      	ldr	r3, [pc, #44]	; (800b730 <prvInitialiseTaskLists+0x78>)
 800b704:	4a05      	ldr	r2, [pc, #20]	; (800b71c <prvInitialiseTaskLists+0x64>)
 800b706:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b708:	4b0a      	ldr	r3, [pc, #40]	; (800b734 <prvInitialiseTaskLists+0x7c>)
 800b70a:	4a05      	ldr	r2, [pc, #20]	; (800b720 <prvInitialiseTaskLists+0x68>)
 800b70c:	601a      	str	r2, [r3, #0]
}
 800b70e:	bf00      	nop
 800b710:	3708      	adds	r7, #8
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	200010b4 	.word	0x200010b4
 800b71c:	20001514 	.word	0x20001514
 800b720:	20001528 	.word	0x20001528
 800b724:	20001544 	.word	0x20001544
 800b728:	20001558 	.word	0x20001558
 800b72c:	20001570 	.word	0x20001570
 800b730:	2000153c 	.word	0x2000153c
 800b734:	20001540 	.word	0x20001540

0800b738 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b738:	b580      	push	{r7, lr}
 800b73a:	b082      	sub	sp, #8
 800b73c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b73e:	e019      	b.n	800b774 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b740:	f000 fdd8 	bl	800c2f4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b744:	4b10      	ldr	r3, [pc, #64]	; (800b788 <prvCheckTasksWaitingTermination+0x50>)
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	68db      	ldr	r3, [r3, #12]
 800b74a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	3304      	adds	r3, #4
 800b750:	4618      	mov	r0, r3
 800b752:	f7fe fd15 	bl	800a180 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b756:	4b0d      	ldr	r3, [pc, #52]	; (800b78c <prvCheckTasksWaitingTermination+0x54>)
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	3b01      	subs	r3, #1
 800b75c:	4a0b      	ldr	r2, [pc, #44]	; (800b78c <prvCheckTasksWaitingTermination+0x54>)
 800b75e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b760:	4b0b      	ldr	r3, [pc, #44]	; (800b790 <prvCheckTasksWaitingTermination+0x58>)
 800b762:	681b      	ldr	r3, [r3, #0]
 800b764:	3b01      	subs	r3, #1
 800b766:	4a0a      	ldr	r2, [pc, #40]	; (800b790 <prvCheckTasksWaitingTermination+0x58>)
 800b768:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b76a:	f000 fdf3 	bl	800c354 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b76e:	6878      	ldr	r0, [r7, #4]
 800b770:	f000 f810 	bl	800b794 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b774:	4b06      	ldr	r3, [pc, #24]	; (800b790 <prvCheckTasksWaitingTermination+0x58>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d1e1      	bne.n	800b740 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b77c:	bf00      	nop
 800b77e:	bf00      	nop
 800b780:	3708      	adds	r7, #8
 800b782:	46bd      	mov	sp, r7
 800b784:	bd80      	pop	{r7, pc}
 800b786:	bf00      	nop
 800b788:	20001558 	.word	0x20001558
 800b78c:	20001584 	.word	0x20001584
 800b790:	2000156c 	.word	0x2000156c

0800b794 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b794:	b580      	push	{r7, lr}
 800b796:	b084      	sub	sp, #16
 800b798:	af00      	add	r7, sp, #0
 800b79a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	3354      	adds	r3, #84	; 0x54
 800b7a0:	4618      	mov	r0, r3
 800b7a2:	f002 fa75 	bl	800dc90 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b7ac:	2b00      	cmp	r3, #0
 800b7ae:	d108      	bne.n	800b7c2 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7b4:	4618      	mov	r0, r3
 800b7b6:	f000 ff8b 	bl	800c6d0 <vPortFree>
				vPortFree( pxTCB );
 800b7ba:	6878      	ldr	r0, [r7, #4]
 800b7bc:	f000 ff88 	bl	800c6d0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b7c0:	e018      	b.n	800b7f4 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b7c2:	687b      	ldr	r3, [r7, #4]
 800b7c4:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b7c8:	2b01      	cmp	r3, #1
 800b7ca:	d103      	bne.n	800b7d4 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b7cc:	6878      	ldr	r0, [r7, #4]
 800b7ce:	f000 ff7f 	bl	800c6d0 <vPortFree>
	}
 800b7d2:	e00f      	b.n	800b7f4 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800b7da:	2b02      	cmp	r3, #2
 800b7dc:	d00a      	beq.n	800b7f4 <prvDeleteTCB+0x60>
	__asm volatile
 800b7de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b7e2:	f383 8811 	msr	BASEPRI, r3
 800b7e6:	f3bf 8f6f 	isb	sy
 800b7ea:	f3bf 8f4f 	dsb	sy
 800b7ee:	60fb      	str	r3, [r7, #12]
}
 800b7f0:	bf00      	nop
 800b7f2:	e7fe      	b.n	800b7f2 <prvDeleteTCB+0x5e>
	}
 800b7f4:	bf00      	nop
 800b7f6:	3710      	adds	r7, #16
 800b7f8:	46bd      	mov	sp, r7
 800b7fa:	bd80      	pop	{r7, pc}

0800b7fc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b7fc:	b480      	push	{r7}
 800b7fe:	b083      	sub	sp, #12
 800b800:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b802:	4b0c      	ldr	r3, [pc, #48]	; (800b834 <prvResetNextTaskUnblockTime+0x38>)
 800b804:	681b      	ldr	r3, [r3, #0]
 800b806:	681b      	ldr	r3, [r3, #0]
 800b808:	2b00      	cmp	r3, #0
 800b80a:	d104      	bne.n	800b816 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b80c:	4b0a      	ldr	r3, [pc, #40]	; (800b838 <prvResetNextTaskUnblockTime+0x3c>)
 800b80e:	f04f 32ff 	mov.w	r2, #4294967295
 800b812:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b814:	e008      	b.n	800b828 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b816:	4b07      	ldr	r3, [pc, #28]	; (800b834 <prvResetNextTaskUnblockTime+0x38>)
 800b818:	681b      	ldr	r3, [r3, #0]
 800b81a:	68db      	ldr	r3, [r3, #12]
 800b81c:	68db      	ldr	r3, [r3, #12]
 800b81e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	685b      	ldr	r3, [r3, #4]
 800b824:	4a04      	ldr	r2, [pc, #16]	; (800b838 <prvResetNextTaskUnblockTime+0x3c>)
 800b826:	6013      	str	r3, [r2, #0]
}
 800b828:	bf00      	nop
 800b82a:	370c      	adds	r7, #12
 800b82c:	46bd      	mov	sp, r7
 800b82e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b832:	4770      	bx	lr
 800b834:	2000153c 	.word	0x2000153c
 800b838:	200015a4 	.word	0x200015a4

0800b83c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b83c:	b480      	push	{r7}
 800b83e:	b083      	sub	sp, #12
 800b840:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b842:	4b0b      	ldr	r3, [pc, #44]	; (800b870 <xTaskGetSchedulerState+0x34>)
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	2b00      	cmp	r3, #0
 800b848:	d102      	bne.n	800b850 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b84a:	2301      	movs	r3, #1
 800b84c:	607b      	str	r3, [r7, #4]
 800b84e:	e008      	b.n	800b862 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b850:	4b08      	ldr	r3, [pc, #32]	; (800b874 <xTaskGetSchedulerState+0x38>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d102      	bne.n	800b85e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b858:	2302      	movs	r3, #2
 800b85a:	607b      	str	r3, [r7, #4]
 800b85c:	e001      	b.n	800b862 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b85e:	2300      	movs	r3, #0
 800b860:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b862:	687b      	ldr	r3, [r7, #4]
	}
 800b864:	4618      	mov	r0, r3
 800b866:	370c      	adds	r7, #12
 800b868:	46bd      	mov	sp, r7
 800b86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b86e:	4770      	bx	lr
 800b870:	20001590 	.word	0x20001590
 800b874:	200015ac 	.word	0x200015ac

0800b878 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b878:	b580      	push	{r7, lr}
 800b87a:	b086      	sub	sp, #24
 800b87c:	af00      	add	r7, sp, #0
 800b87e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b884:	2300      	movs	r3, #0
 800b886:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	d056      	beq.n	800b93c <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b88e:	4b2e      	ldr	r3, [pc, #184]	; (800b948 <xTaskPriorityDisinherit+0xd0>)
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	693a      	ldr	r2, [r7, #16]
 800b894:	429a      	cmp	r2, r3
 800b896:	d00a      	beq.n	800b8ae <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800b898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b89c:	f383 8811 	msr	BASEPRI, r3
 800b8a0:	f3bf 8f6f 	isb	sy
 800b8a4:	f3bf 8f4f 	dsb	sy
 800b8a8:	60fb      	str	r3, [r7, #12]
}
 800b8aa:	bf00      	nop
 800b8ac:	e7fe      	b.n	800b8ac <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b8ae:	693b      	ldr	r3, [r7, #16]
 800b8b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d10a      	bne.n	800b8cc <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800b8b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b8ba:	f383 8811 	msr	BASEPRI, r3
 800b8be:	f3bf 8f6f 	isb	sy
 800b8c2:	f3bf 8f4f 	dsb	sy
 800b8c6:	60bb      	str	r3, [r7, #8]
}
 800b8c8:	bf00      	nop
 800b8ca:	e7fe      	b.n	800b8ca <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800b8cc:	693b      	ldr	r3, [r7, #16]
 800b8ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8d0:	1e5a      	subs	r2, r3, #1
 800b8d2:	693b      	ldr	r3, [r7, #16]
 800b8d4:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b8da:	693b      	ldr	r3, [r7, #16]
 800b8dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b8de:	429a      	cmp	r2, r3
 800b8e0:	d02c      	beq.n	800b93c <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b8e2:	693b      	ldr	r3, [r7, #16]
 800b8e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b8e6:	2b00      	cmp	r3, #0
 800b8e8:	d128      	bne.n	800b93c <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	3304      	adds	r3, #4
 800b8ee:	4618      	mov	r0, r3
 800b8f0:	f7fe fc46 	bl	800a180 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b8f4:	693b      	ldr	r3, [r7, #16]
 800b8f6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800b8f8:	693b      	ldr	r3, [r7, #16]
 800b8fa:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b8fc:	693b      	ldr	r3, [r7, #16]
 800b8fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b900:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800b904:	693b      	ldr	r3, [r7, #16]
 800b906:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b908:	693b      	ldr	r3, [r7, #16]
 800b90a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b90c:	4b0f      	ldr	r3, [pc, #60]	; (800b94c <xTaskPriorityDisinherit+0xd4>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	429a      	cmp	r2, r3
 800b912:	d903      	bls.n	800b91c <xTaskPriorityDisinherit+0xa4>
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b918:	4a0c      	ldr	r2, [pc, #48]	; (800b94c <xTaskPriorityDisinherit+0xd4>)
 800b91a:	6013      	str	r3, [r2, #0]
 800b91c:	693b      	ldr	r3, [r7, #16]
 800b91e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b920:	4613      	mov	r3, r2
 800b922:	009b      	lsls	r3, r3, #2
 800b924:	4413      	add	r3, r2
 800b926:	009b      	lsls	r3, r3, #2
 800b928:	4a09      	ldr	r2, [pc, #36]	; (800b950 <xTaskPriorityDisinherit+0xd8>)
 800b92a:	441a      	add	r2, r3
 800b92c:	693b      	ldr	r3, [r7, #16]
 800b92e:	3304      	adds	r3, #4
 800b930:	4619      	mov	r1, r3
 800b932:	4610      	mov	r0, r2
 800b934:	f7fe fbc7 	bl	800a0c6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b938:	2301      	movs	r3, #1
 800b93a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b93c:	697b      	ldr	r3, [r7, #20]
	}
 800b93e:	4618      	mov	r0, r3
 800b940:	3718      	adds	r7, #24
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	200010b0 	.word	0x200010b0
 800b94c:	2000158c 	.word	0x2000158c
 800b950:	200010b4 	.word	0x200010b4

0800b954 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800b954:	b580      	push	{r7, lr}
 800b956:	b084      	sub	sp, #16
 800b958:	af00      	add	r7, sp, #0
 800b95a:	6078      	str	r0, [r7, #4]
 800b95c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800b95e:	4b21      	ldr	r3, [pc, #132]	; (800b9e4 <prvAddCurrentTaskToDelayedList+0x90>)
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b964:	4b20      	ldr	r3, [pc, #128]	; (800b9e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	3304      	adds	r3, #4
 800b96a:	4618      	mov	r0, r3
 800b96c:	f7fe fc08 	bl	800a180 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b976:	d10a      	bne.n	800b98e <prvAddCurrentTaskToDelayedList+0x3a>
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d007      	beq.n	800b98e <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b97e:	4b1a      	ldr	r3, [pc, #104]	; (800b9e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	3304      	adds	r3, #4
 800b984:	4619      	mov	r1, r3
 800b986:	4819      	ldr	r0, [pc, #100]	; (800b9ec <prvAddCurrentTaskToDelayedList+0x98>)
 800b988:	f7fe fb9d 	bl	800a0c6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800b98c:	e026      	b.n	800b9dc <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800b98e:	68fa      	ldr	r2, [r7, #12]
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	4413      	add	r3, r2
 800b994:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800b996:	4b14      	ldr	r3, [pc, #80]	; (800b9e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b998:	681b      	ldr	r3, [r3, #0]
 800b99a:	68ba      	ldr	r2, [r7, #8]
 800b99c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800b99e:	68ba      	ldr	r2, [r7, #8]
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	429a      	cmp	r2, r3
 800b9a4:	d209      	bcs.n	800b9ba <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9a6:	4b12      	ldr	r3, [pc, #72]	; (800b9f0 <prvAddCurrentTaskToDelayedList+0x9c>)
 800b9a8:	681a      	ldr	r2, [r3, #0]
 800b9aa:	4b0f      	ldr	r3, [pc, #60]	; (800b9e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	3304      	adds	r3, #4
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	4610      	mov	r0, r2
 800b9b4:	f7fe fbab 	bl	800a10e <vListInsert>
}
 800b9b8:	e010      	b.n	800b9dc <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800b9ba:	4b0e      	ldr	r3, [pc, #56]	; (800b9f4 <prvAddCurrentTaskToDelayedList+0xa0>)
 800b9bc:	681a      	ldr	r2, [r3, #0]
 800b9be:	4b0a      	ldr	r3, [pc, #40]	; (800b9e8 <prvAddCurrentTaskToDelayedList+0x94>)
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	3304      	adds	r3, #4
 800b9c4:	4619      	mov	r1, r3
 800b9c6:	4610      	mov	r0, r2
 800b9c8:	f7fe fba1 	bl	800a10e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800b9cc:	4b0a      	ldr	r3, [pc, #40]	; (800b9f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	68ba      	ldr	r2, [r7, #8]
 800b9d2:	429a      	cmp	r2, r3
 800b9d4:	d202      	bcs.n	800b9dc <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800b9d6:	4a08      	ldr	r2, [pc, #32]	; (800b9f8 <prvAddCurrentTaskToDelayedList+0xa4>)
 800b9d8:	68bb      	ldr	r3, [r7, #8]
 800b9da:	6013      	str	r3, [r2, #0]
}
 800b9dc:	bf00      	nop
 800b9de:	3710      	adds	r7, #16
 800b9e0:	46bd      	mov	sp, r7
 800b9e2:	bd80      	pop	{r7, pc}
 800b9e4:	20001588 	.word	0x20001588
 800b9e8:	200010b0 	.word	0x200010b0
 800b9ec:	20001570 	.word	0x20001570
 800b9f0:	20001540 	.word	0x20001540
 800b9f4:	2000153c 	.word	0x2000153c
 800b9f8:	200015a4 	.word	0x200015a4

0800b9fc <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800b9fc:	b580      	push	{r7, lr}
 800b9fe:	b08a      	sub	sp, #40	; 0x28
 800ba00:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800ba02:	2300      	movs	r3, #0
 800ba04:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800ba06:	f000 fb07 	bl	800c018 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800ba0a:	4b1c      	ldr	r3, [pc, #112]	; (800ba7c <xTimerCreateTimerTask+0x80>)
 800ba0c:	681b      	ldr	r3, [r3, #0]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d021      	beq.n	800ba56 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800ba12:	2300      	movs	r3, #0
 800ba14:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800ba16:	2300      	movs	r3, #0
 800ba18:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800ba1a:	1d3a      	adds	r2, r7, #4
 800ba1c:	f107 0108 	add.w	r1, r7, #8
 800ba20:	f107 030c 	add.w	r3, r7, #12
 800ba24:	4618      	mov	r0, r3
 800ba26:	f7fe fb07 	bl	800a038 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800ba2a:	6879      	ldr	r1, [r7, #4]
 800ba2c:	68bb      	ldr	r3, [r7, #8]
 800ba2e:	68fa      	ldr	r2, [r7, #12]
 800ba30:	9202      	str	r2, [sp, #8]
 800ba32:	9301      	str	r3, [sp, #4]
 800ba34:	2302      	movs	r3, #2
 800ba36:	9300      	str	r3, [sp, #0]
 800ba38:	2300      	movs	r3, #0
 800ba3a:	460a      	mov	r2, r1
 800ba3c:	4910      	ldr	r1, [pc, #64]	; (800ba80 <xTimerCreateTimerTask+0x84>)
 800ba3e:	4811      	ldr	r0, [pc, #68]	; (800ba84 <xTimerCreateTimerTask+0x88>)
 800ba40:	f7ff f8b4 	bl	800abac <xTaskCreateStatic>
 800ba44:	4603      	mov	r3, r0
 800ba46:	4a10      	ldr	r2, [pc, #64]	; (800ba88 <xTimerCreateTimerTask+0x8c>)
 800ba48:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800ba4a:	4b0f      	ldr	r3, [pc, #60]	; (800ba88 <xTimerCreateTimerTask+0x8c>)
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	2b00      	cmp	r3, #0
 800ba50:	d001      	beq.n	800ba56 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800ba52:	2301      	movs	r3, #1
 800ba54:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800ba56:	697b      	ldr	r3, [r7, #20]
 800ba58:	2b00      	cmp	r3, #0
 800ba5a:	d10a      	bne.n	800ba72 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800ba5c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ba60:	f383 8811 	msr	BASEPRI, r3
 800ba64:	f3bf 8f6f 	isb	sy
 800ba68:	f3bf 8f4f 	dsb	sy
 800ba6c:	613b      	str	r3, [r7, #16]
}
 800ba6e:	bf00      	nop
 800ba70:	e7fe      	b.n	800ba70 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800ba72:	697b      	ldr	r3, [r7, #20]
}
 800ba74:	4618      	mov	r0, r3
 800ba76:	3718      	adds	r7, #24
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	200015e0 	.word	0x200015e0
 800ba80:	080116a4 	.word	0x080116a4
 800ba84:	0800bbc1 	.word	0x0800bbc1
 800ba88:	200015e4 	.word	0x200015e4

0800ba8c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800ba8c:	b580      	push	{r7, lr}
 800ba8e:	b08a      	sub	sp, #40	; 0x28
 800ba90:	af00      	add	r7, sp, #0
 800ba92:	60f8      	str	r0, [r7, #12]
 800ba94:	60b9      	str	r1, [r7, #8]
 800ba96:	607a      	str	r2, [r7, #4]
 800ba98:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800ba9a:	2300      	movs	r3, #0
 800ba9c:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800ba9e:	68fb      	ldr	r3, [r7, #12]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d10a      	bne.n	800baba <xTimerGenericCommand+0x2e>
	__asm volatile
 800baa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800baa8:	f383 8811 	msr	BASEPRI, r3
 800baac:	f3bf 8f6f 	isb	sy
 800bab0:	f3bf 8f4f 	dsb	sy
 800bab4:	623b      	str	r3, [r7, #32]
}
 800bab6:	bf00      	nop
 800bab8:	e7fe      	b.n	800bab8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800baba:	4b1a      	ldr	r3, [pc, #104]	; (800bb24 <xTimerGenericCommand+0x98>)
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d02a      	beq.n	800bb18 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bac2:	68bb      	ldr	r3, [r7, #8]
 800bac4:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bace:	68bb      	ldr	r3, [r7, #8]
 800bad0:	2b05      	cmp	r3, #5
 800bad2:	dc18      	bgt.n	800bb06 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bad4:	f7ff feb2 	bl	800b83c <xTaskGetSchedulerState>
 800bad8:	4603      	mov	r3, r0
 800bada:	2b02      	cmp	r3, #2
 800badc:	d109      	bne.n	800baf2 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bade:	4b11      	ldr	r3, [pc, #68]	; (800bb24 <xTimerGenericCommand+0x98>)
 800bae0:	6818      	ldr	r0, [r3, #0]
 800bae2:	f107 0110 	add.w	r1, r7, #16
 800bae6:	2300      	movs	r3, #0
 800bae8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800baea:	f7fe fc77 	bl	800a3dc <xQueueGenericSend>
 800baee:	6278      	str	r0, [r7, #36]	; 0x24
 800baf0:	e012      	b.n	800bb18 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800baf2:	4b0c      	ldr	r3, [pc, #48]	; (800bb24 <xTimerGenericCommand+0x98>)
 800baf4:	6818      	ldr	r0, [r3, #0]
 800baf6:	f107 0110 	add.w	r1, r7, #16
 800bafa:	2300      	movs	r3, #0
 800bafc:	2200      	movs	r2, #0
 800bafe:	f7fe fc6d 	bl	800a3dc <xQueueGenericSend>
 800bb02:	6278      	str	r0, [r7, #36]	; 0x24
 800bb04:	e008      	b.n	800bb18 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bb06:	4b07      	ldr	r3, [pc, #28]	; (800bb24 <xTimerGenericCommand+0x98>)
 800bb08:	6818      	ldr	r0, [r3, #0]
 800bb0a:	f107 0110 	add.w	r1, r7, #16
 800bb0e:	2300      	movs	r3, #0
 800bb10:	683a      	ldr	r2, [r7, #0]
 800bb12:	f7fe fd61 	bl	800a5d8 <xQueueGenericSendFromISR>
 800bb16:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bb18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800bb1a:	4618      	mov	r0, r3
 800bb1c:	3728      	adds	r7, #40	; 0x28
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bd80      	pop	{r7, pc}
 800bb22:	bf00      	nop
 800bb24:	200015e0 	.word	0x200015e0

0800bb28 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b088      	sub	sp, #32
 800bb2c:	af02      	add	r7, sp, #8
 800bb2e:	6078      	str	r0, [r7, #4]
 800bb30:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bb32:	4b22      	ldr	r3, [pc, #136]	; (800bbbc <prvProcessExpiredTimer+0x94>)
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	68db      	ldr	r3, [r3, #12]
 800bb38:	68db      	ldr	r3, [r3, #12]
 800bb3a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bb3c:	697b      	ldr	r3, [r7, #20]
 800bb3e:	3304      	adds	r3, #4
 800bb40:	4618      	mov	r0, r3
 800bb42:	f7fe fb1d 	bl	800a180 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bb46:	697b      	ldr	r3, [r7, #20]
 800bb48:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bb4c:	f003 0304 	and.w	r3, r3, #4
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d022      	beq.n	800bb9a <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bb54:	697b      	ldr	r3, [r7, #20]
 800bb56:	699a      	ldr	r2, [r3, #24]
 800bb58:	687b      	ldr	r3, [r7, #4]
 800bb5a:	18d1      	adds	r1, r2, r3
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	683a      	ldr	r2, [r7, #0]
 800bb60:	6978      	ldr	r0, [r7, #20]
 800bb62:	f000 f8d1 	bl	800bd08 <prvInsertTimerInActiveList>
 800bb66:	4603      	mov	r3, r0
 800bb68:	2b00      	cmp	r3, #0
 800bb6a:	d01f      	beq.n	800bbac <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bb6c:	2300      	movs	r3, #0
 800bb6e:	9300      	str	r3, [sp, #0]
 800bb70:	2300      	movs	r3, #0
 800bb72:	687a      	ldr	r2, [r7, #4]
 800bb74:	2100      	movs	r1, #0
 800bb76:	6978      	ldr	r0, [r7, #20]
 800bb78:	f7ff ff88 	bl	800ba8c <xTimerGenericCommand>
 800bb7c:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bb7e:	693b      	ldr	r3, [r7, #16]
 800bb80:	2b00      	cmp	r3, #0
 800bb82:	d113      	bne.n	800bbac <prvProcessExpiredTimer+0x84>
	__asm volatile
 800bb84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bb88:	f383 8811 	msr	BASEPRI, r3
 800bb8c:	f3bf 8f6f 	isb	sy
 800bb90:	f3bf 8f4f 	dsb	sy
 800bb94:	60fb      	str	r3, [r7, #12]
}
 800bb96:	bf00      	nop
 800bb98:	e7fe      	b.n	800bb98 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bb9a:	697b      	ldr	r3, [r7, #20]
 800bb9c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bba0:	f023 0301 	bic.w	r3, r3, #1
 800bba4:	b2da      	uxtb	r2, r3
 800bba6:	697b      	ldr	r3, [r7, #20]
 800bba8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bbac:	697b      	ldr	r3, [r7, #20]
 800bbae:	6a1b      	ldr	r3, [r3, #32]
 800bbb0:	6978      	ldr	r0, [r7, #20]
 800bbb2:	4798      	blx	r3
}
 800bbb4:	bf00      	nop
 800bbb6:	3718      	adds	r7, #24
 800bbb8:	46bd      	mov	sp, r7
 800bbba:	bd80      	pop	{r7, pc}
 800bbbc:	200015d8 	.word	0x200015d8

0800bbc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bbc0:	b580      	push	{r7, lr}
 800bbc2:	b084      	sub	sp, #16
 800bbc4:	af00      	add	r7, sp, #0
 800bbc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbc8:	f107 0308 	add.w	r3, r7, #8
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f000 f857 	bl	800bc80 <prvGetNextExpireTime>
 800bbd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	4619      	mov	r1, r3
 800bbd8:	68f8      	ldr	r0, [r7, #12]
 800bbda:	f000 f803 	bl	800bbe4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bbde:	f000 f8d5 	bl	800bd8c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bbe2:	e7f1      	b.n	800bbc8 <prvTimerTask+0x8>

0800bbe4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
 800bbec:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bbee:	f7ff fa39 	bl	800b064 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bbf2:	f107 0308 	add.w	r3, r7, #8
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	f000 f866 	bl	800bcc8 <prvSampleTimeNow>
 800bbfc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bbfe:	68bb      	ldr	r3, [r7, #8]
 800bc00:	2b00      	cmp	r3, #0
 800bc02:	d130      	bne.n	800bc66 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bc04:	683b      	ldr	r3, [r7, #0]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d10a      	bne.n	800bc20 <prvProcessTimerOrBlockTask+0x3c>
 800bc0a:	687a      	ldr	r2, [r7, #4]
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	429a      	cmp	r2, r3
 800bc10:	d806      	bhi.n	800bc20 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bc12:	f7ff fa35 	bl	800b080 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bc16:	68f9      	ldr	r1, [r7, #12]
 800bc18:	6878      	ldr	r0, [r7, #4]
 800bc1a:	f7ff ff85 	bl	800bb28 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bc1e:	e024      	b.n	800bc6a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bc20:	683b      	ldr	r3, [r7, #0]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d008      	beq.n	800bc38 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bc26:	4b13      	ldr	r3, [pc, #76]	; (800bc74 <prvProcessTimerOrBlockTask+0x90>)
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	2b00      	cmp	r3, #0
 800bc2e:	d101      	bne.n	800bc34 <prvProcessTimerOrBlockTask+0x50>
 800bc30:	2301      	movs	r3, #1
 800bc32:	e000      	b.n	800bc36 <prvProcessTimerOrBlockTask+0x52>
 800bc34:	2300      	movs	r3, #0
 800bc36:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bc38:	4b0f      	ldr	r3, [pc, #60]	; (800bc78 <prvProcessTimerOrBlockTask+0x94>)
 800bc3a:	6818      	ldr	r0, [r3, #0]
 800bc3c:	687a      	ldr	r2, [r7, #4]
 800bc3e:	68fb      	ldr	r3, [r7, #12]
 800bc40:	1ad3      	subs	r3, r2, r3
 800bc42:	683a      	ldr	r2, [r7, #0]
 800bc44:	4619      	mov	r1, r3
 800bc46:	f7fe ff7d 	bl	800ab44 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bc4a:	f7ff fa19 	bl	800b080 <xTaskResumeAll>
 800bc4e:	4603      	mov	r3, r0
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d10a      	bne.n	800bc6a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bc54:	4b09      	ldr	r3, [pc, #36]	; (800bc7c <prvProcessTimerOrBlockTask+0x98>)
 800bc56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800bc5a:	601a      	str	r2, [r3, #0]
 800bc5c:	f3bf 8f4f 	dsb	sy
 800bc60:	f3bf 8f6f 	isb	sy
}
 800bc64:	e001      	b.n	800bc6a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bc66:	f7ff fa0b 	bl	800b080 <xTaskResumeAll>
}
 800bc6a:	bf00      	nop
 800bc6c:	3710      	adds	r7, #16
 800bc6e:	46bd      	mov	sp, r7
 800bc70:	bd80      	pop	{r7, pc}
 800bc72:	bf00      	nop
 800bc74:	200015dc 	.word	0x200015dc
 800bc78:	200015e0 	.word	0x200015e0
 800bc7c:	e000ed04 	.word	0xe000ed04

0800bc80 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bc80:	b480      	push	{r7}
 800bc82:	b085      	sub	sp, #20
 800bc84:	af00      	add	r7, sp, #0
 800bc86:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bc88:	4b0e      	ldr	r3, [pc, #56]	; (800bcc4 <prvGetNextExpireTime+0x44>)
 800bc8a:	681b      	ldr	r3, [r3, #0]
 800bc8c:	681b      	ldr	r3, [r3, #0]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d101      	bne.n	800bc96 <prvGetNextExpireTime+0x16>
 800bc92:	2201      	movs	r2, #1
 800bc94:	e000      	b.n	800bc98 <prvGetNextExpireTime+0x18>
 800bc96:	2200      	movs	r2, #0
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bc9c:	687b      	ldr	r3, [r7, #4]
 800bc9e:	681b      	ldr	r3, [r3, #0]
 800bca0:	2b00      	cmp	r3, #0
 800bca2:	d105      	bne.n	800bcb0 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bca4:	4b07      	ldr	r3, [pc, #28]	; (800bcc4 <prvGetNextExpireTime+0x44>)
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	68db      	ldr	r3, [r3, #12]
 800bcaa:	681b      	ldr	r3, [r3, #0]
 800bcac:	60fb      	str	r3, [r7, #12]
 800bcae:	e001      	b.n	800bcb4 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bcb0:	2300      	movs	r3, #0
 800bcb2:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bcb4:	68fb      	ldr	r3, [r7, #12]
}
 800bcb6:	4618      	mov	r0, r3
 800bcb8:	3714      	adds	r7, #20
 800bcba:	46bd      	mov	sp, r7
 800bcbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcc0:	4770      	bx	lr
 800bcc2:	bf00      	nop
 800bcc4:	200015d8 	.word	0x200015d8

0800bcc8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b084      	sub	sp, #16
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bcd0:	f7ff fa74 	bl	800b1bc <xTaskGetTickCount>
 800bcd4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bcd6:	4b0b      	ldr	r3, [pc, #44]	; (800bd04 <prvSampleTimeNow+0x3c>)
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	68fa      	ldr	r2, [r7, #12]
 800bcdc:	429a      	cmp	r2, r3
 800bcde:	d205      	bcs.n	800bcec <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bce0:	f000 f936 	bl	800bf50 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2201      	movs	r2, #1
 800bce8:	601a      	str	r2, [r3, #0]
 800bcea:	e002      	b.n	800bcf2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	2200      	movs	r2, #0
 800bcf0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bcf2:	4a04      	ldr	r2, [pc, #16]	; (800bd04 <prvSampleTimeNow+0x3c>)
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
}
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	3710      	adds	r7, #16
 800bcfe:	46bd      	mov	sp, r7
 800bd00:	bd80      	pop	{r7, pc}
 800bd02:	bf00      	nop
 800bd04:	200015e8 	.word	0x200015e8

0800bd08 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800bd08:	b580      	push	{r7, lr}
 800bd0a:	b086      	sub	sp, #24
 800bd0c:	af00      	add	r7, sp, #0
 800bd0e:	60f8      	str	r0, [r7, #12]
 800bd10:	60b9      	str	r1, [r7, #8]
 800bd12:	607a      	str	r2, [r7, #4]
 800bd14:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800bd16:	2300      	movs	r3, #0
 800bd18:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800bd1a:	68fb      	ldr	r3, [r7, #12]
 800bd1c:	68ba      	ldr	r2, [r7, #8]
 800bd1e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	68fa      	ldr	r2, [r7, #12]
 800bd24:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800bd26:	68ba      	ldr	r2, [r7, #8]
 800bd28:	687b      	ldr	r3, [r7, #4]
 800bd2a:	429a      	cmp	r2, r3
 800bd2c:	d812      	bhi.n	800bd54 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800bd2e:	687a      	ldr	r2, [r7, #4]
 800bd30:	683b      	ldr	r3, [r7, #0]
 800bd32:	1ad2      	subs	r2, r2, r3
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	699b      	ldr	r3, [r3, #24]
 800bd38:	429a      	cmp	r2, r3
 800bd3a:	d302      	bcc.n	800bd42 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800bd3c:	2301      	movs	r3, #1
 800bd3e:	617b      	str	r3, [r7, #20]
 800bd40:	e01b      	b.n	800bd7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800bd42:	4b10      	ldr	r3, [pc, #64]	; (800bd84 <prvInsertTimerInActiveList+0x7c>)
 800bd44:	681a      	ldr	r2, [r3, #0]
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	3304      	adds	r3, #4
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f7fe f9de 	bl	800a10e <vListInsert>
 800bd52:	e012      	b.n	800bd7a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800bd54:	687a      	ldr	r2, [r7, #4]
 800bd56:	683b      	ldr	r3, [r7, #0]
 800bd58:	429a      	cmp	r2, r3
 800bd5a:	d206      	bcs.n	800bd6a <prvInsertTimerInActiveList+0x62>
 800bd5c:	68ba      	ldr	r2, [r7, #8]
 800bd5e:	683b      	ldr	r3, [r7, #0]
 800bd60:	429a      	cmp	r2, r3
 800bd62:	d302      	bcc.n	800bd6a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800bd64:	2301      	movs	r3, #1
 800bd66:	617b      	str	r3, [r7, #20]
 800bd68:	e007      	b.n	800bd7a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bd6a:	4b07      	ldr	r3, [pc, #28]	; (800bd88 <prvInsertTimerInActiveList+0x80>)
 800bd6c:	681a      	ldr	r2, [r3, #0]
 800bd6e:	68fb      	ldr	r3, [r7, #12]
 800bd70:	3304      	adds	r3, #4
 800bd72:	4619      	mov	r1, r3
 800bd74:	4610      	mov	r0, r2
 800bd76:	f7fe f9ca 	bl	800a10e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800bd7a:	697b      	ldr	r3, [r7, #20]
}
 800bd7c:	4618      	mov	r0, r3
 800bd7e:	3718      	adds	r7, #24
 800bd80:	46bd      	mov	sp, r7
 800bd82:	bd80      	pop	{r7, pc}
 800bd84:	200015dc 	.word	0x200015dc
 800bd88:	200015d8 	.word	0x200015d8

0800bd8c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b08e      	sub	sp, #56	; 0x38
 800bd90:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bd92:	e0ca      	b.n	800bf2a <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	da18      	bge.n	800bdcc <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800bd9a:	1d3b      	adds	r3, r7, #4
 800bd9c:	3304      	adds	r3, #4
 800bd9e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bda0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d10a      	bne.n	800bdbc <prvProcessReceivedCommands+0x30>
	__asm volatile
 800bda6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bdaa:	f383 8811 	msr	BASEPRI, r3
 800bdae:	f3bf 8f6f 	isb	sy
 800bdb2:	f3bf 8f4f 	dsb	sy
 800bdb6:	61fb      	str	r3, [r7, #28]
}
 800bdb8:	bf00      	nop
 800bdba:	e7fe      	b.n	800bdba <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bdbc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bdc2:	6850      	ldr	r0, [r2, #4]
 800bdc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bdc6:	6892      	ldr	r2, [r2, #8]
 800bdc8:	4611      	mov	r1, r2
 800bdca:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	f2c0 80aa 	blt.w	800bf28 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bdd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bdda:	695b      	ldr	r3, [r3, #20]
 800bddc:	2b00      	cmp	r3, #0
 800bdde:	d004      	beq.n	800bdea <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bde0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bde2:	3304      	adds	r3, #4
 800bde4:	4618      	mov	r0, r3
 800bde6:	f7fe f9cb 	bl	800a180 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bdea:	463b      	mov	r3, r7
 800bdec:	4618      	mov	r0, r3
 800bdee:	f7ff ff6b 	bl	800bcc8 <prvSampleTimeNow>
 800bdf2:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2b09      	cmp	r3, #9
 800bdf8:	f200 8097 	bhi.w	800bf2a <prvProcessReceivedCommands+0x19e>
 800bdfc:	a201      	add	r2, pc, #4	; (adr r2, 800be04 <prvProcessReceivedCommands+0x78>)
 800bdfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be02:	bf00      	nop
 800be04:	0800be2d 	.word	0x0800be2d
 800be08:	0800be2d 	.word	0x0800be2d
 800be0c:	0800be2d 	.word	0x0800be2d
 800be10:	0800bea1 	.word	0x0800bea1
 800be14:	0800beb5 	.word	0x0800beb5
 800be18:	0800beff 	.word	0x0800beff
 800be1c:	0800be2d 	.word	0x0800be2d
 800be20:	0800be2d 	.word	0x0800be2d
 800be24:	0800bea1 	.word	0x0800bea1
 800be28:	0800beb5 	.word	0x0800beb5
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800be2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be32:	f043 0301 	orr.w	r3, r3, #1
 800be36:	b2da      	uxtb	r2, r3
 800be38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be3a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800be3e:	68ba      	ldr	r2, [r7, #8]
 800be40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be42:	699b      	ldr	r3, [r3, #24]
 800be44:	18d1      	adds	r1, r2, r3
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800be4a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be4c:	f7ff ff5c 	bl	800bd08 <prvInsertTimerInActiveList>
 800be50:	4603      	mov	r3, r0
 800be52:	2b00      	cmp	r3, #0
 800be54:	d069      	beq.n	800bf2a <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800be56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be58:	6a1b      	ldr	r3, [r3, #32]
 800be5a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be5c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800be5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be60:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800be64:	f003 0304 	and.w	r3, r3, #4
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d05e      	beq.n	800bf2a <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800be6c:	68ba      	ldr	r2, [r7, #8]
 800be6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800be70:	699b      	ldr	r3, [r3, #24]
 800be72:	441a      	add	r2, r3
 800be74:	2300      	movs	r3, #0
 800be76:	9300      	str	r3, [sp, #0]
 800be78:	2300      	movs	r3, #0
 800be7a:	2100      	movs	r1, #0
 800be7c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800be7e:	f7ff fe05 	bl	800ba8c <xTimerGenericCommand>
 800be82:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800be84:	6a3b      	ldr	r3, [r7, #32]
 800be86:	2b00      	cmp	r3, #0
 800be88:	d14f      	bne.n	800bf2a <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800be8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800be8e:	f383 8811 	msr	BASEPRI, r3
 800be92:	f3bf 8f6f 	isb	sy
 800be96:	f3bf 8f4f 	dsb	sy
 800be9a:	61bb      	str	r3, [r7, #24]
}
 800be9c:	bf00      	nop
 800be9e:	e7fe      	b.n	800be9e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bea2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bea6:	f023 0301 	bic.w	r3, r3, #1
 800beaa:	b2da      	uxtb	r2, r3
 800beac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beae:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800beb2:	e03a      	b.n	800bf2a <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800beb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beb6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800beba:	f043 0301 	orr.w	r3, r3, #1
 800bebe:	b2da      	uxtb	r2, r3
 800bec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bec2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bec6:	68ba      	ldr	r2, [r7, #8]
 800bec8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beca:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800becc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bece:	699b      	ldr	r3, [r3, #24]
 800bed0:	2b00      	cmp	r3, #0
 800bed2:	d10a      	bne.n	800beea <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800bed4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bed8:	f383 8811 	msr	BASEPRI, r3
 800bedc:	f3bf 8f6f 	isb	sy
 800bee0:	f3bf 8f4f 	dsb	sy
 800bee4:	617b      	str	r3, [r7, #20]
}
 800bee6:	bf00      	nop
 800bee8:	e7fe      	b.n	800bee8 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800beea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800beec:	699a      	ldr	r2, [r3, #24]
 800beee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef0:	18d1      	adds	r1, r2, r3
 800bef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bef6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bef8:	f7ff ff06 	bl	800bd08 <prvInsertTimerInActiveList>
					break;
 800befc:	e015      	b.n	800bf2a <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800befe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf04:	f003 0302 	and.w	r3, r3, #2
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	d103      	bne.n	800bf14 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800bf0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800bf0e:	f000 fbdf 	bl	800c6d0 <vPortFree>
 800bf12:	e00a      	b.n	800bf2a <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bf14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf16:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf1a:	f023 0301 	bic.w	r3, r3, #1
 800bf1e:	b2da      	uxtb	r2, r3
 800bf20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bf22:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800bf26:	e000      	b.n	800bf2a <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800bf28:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800bf2a:	4b08      	ldr	r3, [pc, #32]	; (800bf4c <prvProcessReceivedCommands+0x1c0>)
 800bf2c:	681b      	ldr	r3, [r3, #0]
 800bf2e:	1d39      	adds	r1, r7, #4
 800bf30:	2200      	movs	r2, #0
 800bf32:	4618      	mov	r0, r3
 800bf34:	f7fe fbec 	bl	800a710 <xQueueReceive>
 800bf38:	4603      	mov	r3, r0
 800bf3a:	2b00      	cmp	r3, #0
 800bf3c:	f47f af2a 	bne.w	800bd94 <prvProcessReceivedCommands+0x8>
	}
}
 800bf40:	bf00      	nop
 800bf42:	bf00      	nop
 800bf44:	3730      	adds	r7, #48	; 0x30
 800bf46:	46bd      	mov	sp, r7
 800bf48:	bd80      	pop	{r7, pc}
 800bf4a:	bf00      	nop
 800bf4c:	200015e0 	.word	0x200015e0

0800bf50 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800bf50:	b580      	push	{r7, lr}
 800bf52:	b088      	sub	sp, #32
 800bf54:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bf56:	e048      	b.n	800bfea <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bf58:	4b2d      	ldr	r3, [pc, #180]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	68db      	ldr	r3, [r3, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bf62:	4b2b      	ldr	r3, [pc, #172]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	68db      	ldr	r3, [r3, #12]
 800bf68:	68db      	ldr	r3, [r3, #12]
 800bf6a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	3304      	adds	r3, #4
 800bf70:	4618      	mov	r0, r3
 800bf72:	f7fe f905 	bl	800a180 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	6a1b      	ldr	r3, [r3, #32]
 800bf7a:	68f8      	ldr	r0, [r7, #12]
 800bf7c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800bf84:	f003 0304 	and.w	r3, r3, #4
 800bf88:	2b00      	cmp	r3, #0
 800bf8a:	d02e      	beq.n	800bfea <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	699b      	ldr	r3, [r3, #24]
 800bf90:	693a      	ldr	r2, [r7, #16]
 800bf92:	4413      	add	r3, r2
 800bf94:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800bf96:	68ba      	ldr	r2, [r7, #8]
 800bf98:	693b      	ldr	r3, [r7, #16]
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	d90e      	bls.n	800bfbc <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800bf9e:	68fb      	ldr	r3, [r7, #12]
 800bfa0:	68ba      	ldr	r2, [r7, #8]
 800bfa2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800bfa4:	68fb      	ldr	r3, [r7, #12]
 800bfa6:	68fa      	ldr	r2, [r7, #12]
 800bfa8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800bfaa:	4b19      	ldr	r3, [pc, #100]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800bfac:	681a      	ldr	r2, [r3, #0]
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	3304      	adds	r3, #4
 800bfb2:	4619      	mov	r1, r3
 800bfb4:	4610      	mov	r0, r2
 800bfb6:	f7fe f8aa 	bl	800a10e <vListInsert>
 800bfba:	e016      	b.n	800bfea <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bfbc:	2300      	movs	r3, #0
 800bfbe:	9300      	str	r3, [sp, #0]
 800bfc0:	2300      	movs	r3, #0
 800bfc2:	693a      	ldr	r2, [r7, #16]
 800bfc4:	2100      	movs	r1, #0
 800bfc6:	68f8      	ldr	r0, [r7, #12]
 800bfc8:	f7ff fd60 	bl	800ba8c <xTimerGenericCommand>
 800bfcc:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d10a      	bne.n	800bfea <prvSwitchTimerLists+0x9a>
	__asm volatile
 800bfd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800bfd8:	f383 8811 	msr	BASEPRI, r3
 800bfdc:	f3bf 8f6f 	isb	sy
 800bfe0:	f3bf 8f4f 	dsb	sy
 800bfe4:	603b      	str	r3, [r7, #0]
}
 800bfe6:	bf00      	nop
 800bfe8:	e7fe      	b.n	800bfe8 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800bfea:	4b09      	ldr	r3, [pc, #36]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	681b      	ldr	r3, [r3, #0]
 800bff0:	2b00      	cmp	r3, #0
 800bff2:	d1b1      	bne.n	800bf58 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800bff4:	4b06      	ldr	r3, [pc, #24]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800bffa:	4b06      	ldr	r3, [pc, #24]	; (800c014 <prvSwitchTimerLists+0xc4>)
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	4a04      	ldr	r2, [pc, #16]	; (800c010 <prvSwitchTimerLists+0xc0>)
 800c000:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c002:	4a04      	ldr	r2, [pc, #16]	; (800c014 <prvSwitchTimerLists+0xc4>)
 800c004:	697b      	ldr	r3, [r7, #20]
 800c006:	6013      	str	r3, [r2, #0]
}
 800c008:	bf00      	nop
 800c00a:	3718      	adds	r7, #24
 800c00c:	46bd      	mov	sp, r7
 800c00e:	bd80      	pop	{r7, pc}
 800c010:	200015d8 	.word	0x200015d8
 800c014:	200015dc 	.word	0x200015dc

0800c018 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c018:	b580      	push	{r7, lr}
 800c01a:	b082      	sub	sp, #8
 800c01c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c01e:	f000 f969 	bl	800c2f4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c022:	4b15      	ldr	r3, [pc, #84]	; (800c078 <prvCheckForValidListAndQueue+0x60>)
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d120      	bne.n	800c06c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c02a:	4814      	ldr	r0, [pc, #80]	; (800c07c <prvCheckForValidListAndQueue+0x64>)
 800c02c:	f7fe f81e 	bl	800a06c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c030:	4813      	ldr	r0, [pc, #76]	; (800c080 <prvCheckForValidListAndQueue+0x68>)
 800c032:	f7fe f81b 	bl	800a06c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c036:	4b13      	ldr	r3, [pc, #76]	; (800c084 <prvCheckForValidListAndQueue+0x6c>)
 800c038:	4a10      	ldr	r2, [pc, #64]	; (800c07c <prvCheckForValidListAndQueue+0x64>)
 800c03a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c03c:	4b12      	ldr	r3, [pc, #72]	; (800c088 <prvCheckForValidListAndQueue+0x70>)
 800c03e:	4a10      	ldr	r2, [pc, #64]	; (800c080 <prvCheckForValidListAndQueue+0x68>)
 800c040:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c042:	2300      	movs	r3, #0
 800c044:	9300      	str	r3, [sp, #0]
 800c046:	4b11      	ldr	r3, [pc, #68]	; (800c08c <prvCheckForValidListAndQueue+0x74>)
 800c048:	4a11      	ldr	r2, [pc, #68]	; (800c090 <prvCheckForValidListAndQueue+0x78>)
 800c04a:	2110      	movs	r1, #16
 800c04c:	200a      	movs	r0, #10
 800c04e:	f7fe f929 	bl	800a2a4 <xQueueGenericCreateStatic>
 800c052:	4603      	mov	r3, r0
 800c054:	4a08      	ldr	r2, [pc, #32]	; (800c078 <prvCheckForValidListAndQueue+0x60>)
 800c056:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c058:	4b07      	ldr	r3, [pc, #28]	; (800c078 <prvCheckForValidListAndQueue+0x60>)
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	d005      	beq.n	800c06c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c060:	4b05      	ldr	r3, [pc, #20]	; (800c078 <prvCheckForValidListAndQueue+0x60>)
 800c062:	681b      	ldr	r3, [r3, #0]
 800c064:	490b      	ldr	r1, [pc, #44]	; (800c094 <prvCheckForValidListAndQueue+0x7c>)
 800c066:	4618      	mov	r0, r3
 800c068:	f7fe fd42 	bl	800aaf0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c06c:	f000 f972 	bl	800c354 <vPortExitCritical>
}
 800c070:	bf00      	nop
 800c072:	46bd      	mov	sp, r7
 800c074:	bd80      	pop	{r7, pc}
 800c076:	bf00      	nop
 800c078:	200015e0 	.word	0x200015e0
 800c07c:	200015b0 	.word	0x200015b0
 800c080:	200015c4 	.word	0x200015c4
 800c084:	200015d8 	.word	0x200015d8
 800c088:	200015dc 	.word	0x200015dc
 800c08c:	2000168c 	.word	0x2000168c
 800c090:	200015ec 	.word	0x200015ec
 800c094:	080116ac 	.word	0x080116ac

0800c098 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c098:	b480      	push	{r7}
 800c09a:	b085      	sub	sp, #20
 800c09c:	af00      	add	r7, sp, #0
 800c09e:	60f8      	str	r0, [r7, #12]
 800c0a0:	60b9      	str	r1, [r7, #8]
 800c0a2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	3b04      	subs	r3, #4
 800c0a8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800c0b0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	3b04      	subs	r3, #4
 800c0b6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c0b8:	68bb      	ldr	r3, [r7, #8]
 800c0ba:	f023 0201 	bic.w	r2, r3, #1
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	3b04      	subs	r3, #4
 800c0c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c0c8:	4a0c      	ldr	r2, [pc, #48]	; (800c0fc <pxPortInitialiseStack+0x64>)
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	3b14      	subs	r3, #20
 800c0d2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c0d4:	687a      	ldr	r2, [r7, #4]
 800c0d6:	68fb      	ldr	r3, [r7, #12]
 800c0d8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	3b04      	subs	r3, #4
 800c0de:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	f06f 0202 	mvn.w	r2, #2
 800c0e6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	3b20      	subs	r3, #32
 800c0ec:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
}
 800c0f0:	4618      	mov	r0, r3
 800c0f2:	3714      	adds	r7, #20
 800c0f4:	46bd      	mov	sp, r7
 800c0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0fa:	4770      	bx	lr
 800c0fc:	0800c101 	.word	0x0800c101

0800c100 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c100:	b480      	push	{r7}
 800c102:	b085      	sub	sp, #20
 800c104:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c106:	2300      	movs	r3, #0
 800c108:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c10a:	4b12      	ldr	r3, [pc, #72]	; (800c154 <prvTaskExitError+0x54>)
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c112:	d00a      	beq.n	800c12a <prvTaskExitError+0x2a>
	__asm volatile
 800c114:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c118:	f383 8811 	msr	BASEPRI, r3
 800c11c:	f3bf 8f6f 	isb	sy
 800c120:	f3bf 8f4f 	dsb	sy
 800c124:	60fb      	str	r3, [r7, #12]
}
 800c126:	bf00      	nop
 800c128:	e7fe      	b.n	800c128 <prvTaskExitError+0x28>
	__asm volatile
 800c12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c12e:	f383 8811 	msr	BASEPRI, r3
 800c132:	f3bf 8f6f 	isb	sy
 800c136:	f3bf 8f4f 	dsb	sy
 800c13a:	60bb      	str	r3, [r7, #8]
}
 800c13c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c13e:	bf00      	nop
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	2b00      	cmp	r3, #0
 800c144:	d0fc      	beq.n	800c140 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c146:	bf00      	nop
 800c148:	bf00      	nop
 800c14a:	3714      	adds	r7, #20
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr
 800c154:	20000098 	.word	0x20000098
	...

0800c160 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c160:	4b07      	ldr	r3, [pc, #28]	; (800c180 <pxCurrentTCBConst2>)
 800c162:	6819      	ldr	r1, [r3, #0]
 800c164:	6808      	ldr	r0, [r1, #0]
 800c166:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c16a:	f380 8809 	msr	PSP, r0
 800c16e:	f3bf 8f6f 	isb	sy
 800c172:	f04f 0000 	mov.w	r0, #0
 800c176:	f380 8811 	msr	BASEPRI, r0
 800c17a:	4770      	bx	lr
 800c17c:	f3af 8000 	nop.w

0800c180 <pxCurrentTCBConst2>:
 800c180:	200010b0 	.word	0x200010b0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c184:	bf00      	nop
 800c186:	bf00      	nop

0800c188 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c188:	4808      	ldr	r0, [pc, #32]	; (800c1ac <prvPortStartFirstTask+0x24>)
 800c18a:	6800      	ldr	r0, [r0, #0]
 800c18c:	6800      	ldr	r0, [r0, #0]
 800c18e:	f380 8808 	msr	MSP, r0
 800c192:	f04f 0000 	mov.w	r0, #0
 800c196:	f380 8814 	msr	CONTROL, r0
 800c19a:	b662      	cpsie	i
 800c19c:	b661      	cpsie	f
 800c19e:	f3bf 8f4f 	dsb	sy
 800c1a2:	f3bf 8f6f 	isb	sy
 800c1a6:	df00      	svc	0
 800c1a8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c1aa:	bf00      	nop
 800c1ac:	e000ed08 	.word	0xe000ed08

0800c1b0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c1b0:	b580      	push	{r7, lr}
 800c1b2:	b086      	sub	sp, #24
 800c1b4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c1b6:	4b46      	ldr	r3, [pc, #280]	; (800c2d0 <xPortStartScheduler+0x120>)
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	4a46      	ldr	r2, [pc, #280]	; (800c2d4 <xPortStartScheduler+0x124>)
 800c1bc:	4293      	cmp	r3, r2
 800c1be:	d10a      	bne.n	800c1d6 <xPortStartScheduler+0x26>
	__asm volatile
 800c1c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1c4:	f383 8811 	msr	BASEPRI, r3
 800c1c8:	f3bf 8f6f 	isb	sy
 800c1cc:	f3bf 8f4f 	dsb	sy
 800c1d0:	613b      	str	r3, [r7, #16]
}
 800c1d2:	bf00      	nop
 800c1d4:	e7fe      	b.n	800c1d4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c1d6:	4b3e      	ldr	r3, [pc, #248]	; (800c2d0 <xPortStartScheduler+0x120>)
 800c1d8:	681b      	ldr	r3, [r3, #0]
 800c1da:	4a3f      	ldr	r2, [pc, #252]	; (800c2d8 <xPortStartScheduler+0x128>)
 800c1dc:	4293      	cmp	r3, r2
 800c1de:	d10a      	bne.n	800c1f6 <xPortStartScheduler+0x46>
	__asm volatile
 800c1e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c1e4:	f383 8811 	msr	BASEPRI, r3
 800c1e8:	f3bf 8f6f 	isb	sy
 800c1ec:	f3bf 8f4f 	dsb	sy
 800c1f0:	60fb      	str	r3, [r7, #12]
}
 800c1f2:	bf00      	nop
 800c1f4:	e7fe      	b.n	800c1f4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c1f6:	4b39      	ldr	r3, [pc, #228]	; (800c2dc <xPortStartScheduler+0x12c>)
 800c1f8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	781b      	ldrb	r3, [r3, #0]
 800c1fe:	b2db      	uxtb	r3, r3
 800c200:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	22ff      	movs	r2, #255	; 0xff
 800c206:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	781b      	ldrb	r3, [r3, #0]
 800c20c:	b2db      	uxtb	r3, r3
 800c20e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c210:	78fb      	ldrb	r3, [r7, #3]
 800c212:	b2db      	uxtb	r3, r3
 800c214:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800c218:	b2da      	uxtb	r2, r3
 800c21a:	4b31      	ldr	r3, [pc, #196]	; (800c2e0 <xPortStartScheduler+0x130>)
 800c21c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c21e:	4b31      	ldr	r3, [pc, #196]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c220:	2207      	movs	r2, #7
 800c222:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c224:	e009      	b.n	800c23a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800c226:	4b2f      	ldr	r3, [pc, #188]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c228:	681b      	ldr	r3, [r3, #0]
 800c22a:	3b01      	subs	r3, #1
 800c22c:	4a2d      	ldr	r2, [pc, #180]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c22e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c230:	78fb      	ldrb	r3, [r7, #3]
 800c232:	b2db      	uxtb	r3, r3
 800c234:	005b      	lsls	r3, r3, #1
 800c236:	b2db      	uxtb	r3, r3
 800c238:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c23a:	78fb      	ldrb	r3, [r7, #3]
 800c23c:	b2db      	uxtb	r3, r3
 800c23e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c242:	2b80      	cmp	r3, #128	; 0x80
 800c244:	d0ef      	beq.n	800c226 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c246:	4b27      	ldr	r3, [pc, #156]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c248:	681b      	ldr	r3, [r3, #0]
 800c24a:	f1c3 0307 	rsb	r3, r3, #7
 800c24e:	2b04      	cmp	r3, #4
 800c250:	d00a      	beq.n	800c268 <xPortStartScheduler+0xb8>
	__asm volatile
 800c252:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c256:	f383 8811 	msr	BASEPRI, r3
 800c25a:	f3bf 8f6f 	isb	sy
 800c25e:	f3bf 8f4f 	dsb	sy
 800c262:	60bb      	str	r3, [r7, #8]
}
 800c264:	bf00      	nop
 800c266:	e7fe      	b.n	800c266 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c268:	4b1e      	ldr	r3, [pc, #120]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	021b      	lsls	r3, r3, #8
 800c26e:	4a1d      	ldr	r2, [pc, #116]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c270:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c272:	4b1c      	ldr	r3, [pc, #112]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c274:	681b      	ldr	r3, [r3, #0]
 800c276:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800c27a:	4a1a      	ldr	r2, [pc, #104]	; (800c2e4 <xPortStartScheduler+0x134>)
 800c27c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c27e:	687b      	ldr	r3, [r7, #4]
 800c280:	b2da      	uxtb	r2, r3
 800c282:	697b      	ldr	r3, [r7, #20]
 800c284:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c286:	4b18      	ldr	r3, [pc, #96]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c288:	681b      	ldr	r3, [r3, #0]
 800c28a:	4a17      	ldr	r2, [pc, #92]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c28c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800c290:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c292:	4b15      	ldr	r3, [pc, #84]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	4a14      	ldr	r2, [pc, #80]	; (800c2e8 <xPortStartScheduler+0x138>)
 800c298:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800c29c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c29e:	f000 f8dd 	bl	800c45c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c2a2:	4b12      	ldr	r3, [pc, #72]	; (800c2ec <xPortStartScheduler+0x13c>)
 800c2a4:	2200      	movs	r2, #0
 800c2a6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c2a8:	f000 f8fc 	bl	800c4a4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c2ac:	4b10      	ldr	r3, [pc, #64]	; (800c2f0 <xPortStartScheduler+0x140>)
 800c2ae:	681b      	ldr	r3, [r3, #0]
 800c2b0:	4a0f      	ldr	r2, [pc, #60]	; (800c2f0 <xPortStartScheduler+0x140>)
 800c2b2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800c2b6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c2b8:	f7ff ff66 	bl	800c188 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c2bc:	f7ff f848 	bl	800b350 <vTaskSwitchContext>
	prvTaskExitError();
 800c2c0:	f7ff ff1e 	bl	800c100 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c2c4:	2300      	movs	r3, #0
}
 800c2c6:	4618      	mov	r0, r3
 800c2c8:	3718      	adds	r7, #24
 800c2ca:	46bd      	mov	sp, r7
 800c2cc:	bd80      	pop	{r7, pc}
 800c2ce:	bf00      	nop
 800c2d0:	e000ed00 	.word	0xe000ed00
 800c2d4:	410fc271 	.word	0x410fc271
 800c2d8:	410fc270 	.word	0x410fc270
 800c2dc:	e000e400 	.word	0xe000e400
 800c2e0:	200016dc 	.word	0x200016dc
 800c2e4:	200016e0 	.word	0x200016e0
 800c2e8:	e000ed20 	.word	0xe000ed20
 800c2ec:	20000098 	.word	0x20000098
 800c2f0:	e000ef34 	.word	0xe000ef34

0800c2f4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c2f4:	b480      	push	{r7}
 800c2f6:	b083      	sub	sp, #12
 800c2f8:	af00      	add	r7, sp, #0
	__asm volatile
 800c2fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c2fe:	f383 8811 	msr	BASEPRI, r3
 800c302:	f3bf 8f6f 	isb	sy
 800c306:	f3bf 8f4f 	dsb	sy
 800c30a:	607b      	str	r3, [r7, #4]
}
 800c30c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c30e:	4b0f      	ldr	r3, [pc, #60]	; (800c34c <vPortEnterCritical+0x58>)
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	3301      	adds	r3, #1
 800c314:	4a0d      	ldr	r2, [pc, #52]	; (800c34c <vPortEnterCritical+0x58>)
 800c316:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c318:	4b0c      	ldr	r3, [pc, #48]	; (800c34c <vPortEnterCritical+0x58>)
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	2b01      	cmp	r3, #1
 800c31e:	d10f      	bne.n	800c340 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c320:	4b0b      	ldr	r3, [pc, #44]	; (800c350 <vPortEnterCritical+0x5c>)
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	b2db      	uxtb	r3, r3
 800c326:	2b00      	cmp	r3, #0
 800c328:	d00a      	beq.n	800c340 <vPortEnterCritical+0x4c>
	__asm volatile
 800c32a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c32e:	f383 8811 	msr	BASEPRI, r3
 800c332:	f3bf 8f6f 	isb	sy
 800c336:	f3bf 8f4f 	dsb	sy
 800c33a:	603b      	str	r3, [r7, #0]
}
 800c33c:	bf00      	nop
 800c33e:	e7fe      	b.n	800c33e <vPortEnterCritical+0x4a>
	}
}
 800c340:	bf00      	nop
 800c342:	370c      	adds	r7, #12
 800c344:	46bd      	mov	sp, r7
 800c346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c34a:	4770      	bx	lr
 800c34c:	20000098 	.word	0x20000098
 800c350:	e000ed04 	.word	0xe000ed04

0800c354 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c354:	b480      	push	{r7}
 800c356:	b083      	sub	sp, #12
 800c358:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c35a:	4b12      	ldr	r3, [pc, #72]	; (800c3a4 <vPortExitCritical+0x50>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d10a      	bne.n	800c378 <vPortExitCritical+0x24>
	__asm volatile
 800c362:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c366:	f383 8811 	msr	BASEPRI, r3
 800c36a:	f3bf 8f6f 	isb	sy
 800c36e:	f3bf 8f4f 	dsb	sy
 800c372:	607b      	str	r3, [r7, #4]
}
 800c374:	bf00      	nop
 800c376:	e7fe      	b.n	800c376 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c378:	4b0a      	ldr	r3, [pc, #40]	; (800c3a4 <vPortExitCritical+0x50>)
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	3b01      	subs	r3, #1
 800c37e:	4a09      	ldr	r2, [pc, #36]	; (800c3a4 <vPortExitCritical+0x50>)
 800c380:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c382:	4b08      	ldr	r3, [pc, #32]	; (800c3a4 <vPortExitCritical+0x50>)
 800c384:	681b      	ldr	r3, [r3, #0]
 800c386:	2b00      	cmp	r3, #0
 800c388:	d105      	bne.n	800c396 <vPortExitCritical+0x42>
 800c38a:	2300      	movs	r3, #0
 800c38c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c38e:	683b      	ldr	r3, [r7, #0]
 800c390:	f383 8811 	msr	BASEPRI, r3
}
 800c394:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c396:	bf00      	nop
 800c398:	370c      	adds	r7, #12
 800c39a:	46bd      	mov	sp, r7
 800c39c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a0:	4770      	bx	lr
 800c3a2:	bf00      	nop
 800c3a4:	20000098 	.word	0x20000098
	...

0800c3b0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c3b0:	f3ef 8009 	mrs	r0, PSP
 800c3b4:	f3bf 8f6f 	isb	sy
 800c3b8:	4b15      	ldr	r3, [pc, #84]	; (800c410 <pxCurrentTCBConst>)
 800c3ba:	681a      	ldr	r2, [r3, #0]
 800c3bc:	f01e 0f10 	tst.w	lr, #16
 800c3c0:	bf08      	it	eq
 800c3c2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c3c6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3ca:	6010      	str	r0, [r2, #0]
 800c3cc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c3d0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800c3d4:	f380 8811 	msr	BASEPRI, r0
 800c3d8:	f3bf 8f4f 	dsb	sy
 800c3dc:	f3bf 8f6f 	isb	sy
 800c3e0:	f7fe ffb6 	bl	800b350 <vTaskSwitchContext>
 800c3e4:	f04f 0000 	mov.w	r0, #0
 800c3e8:	f380 8811 	msr	BASEPRI, r0
 800c3ec:	bc09      	pop	{r0, r3}
 800c3ee:	6819      	ldr	r1, [r3, #0]
 800c3f0:	6808      	ldr	r0, [r1, #0]
 800c3f2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c3f6:	f01e 0f10 	tst.w	lr, #16
 800c3fa:	bf08      	it	eq
 800c3fc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c400:	f380 8809 	msr	PSP, r0
 800c404:	f3bf 8f6f 	isb	sy
 800c408:	4770      	bx	lr
 800c40a:	bf00      	nop
 800c40c:	f3af 8000 	nop.w

0800c410 <pxCurrentTCBConst>:
 800c410:	200010b0 	.word	0x200010b0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c414:	bf00      	nop
 800c416:	bf00      	nop

0800c418 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b082      	sub	sp, #8
 800c41c:	af00      	add	r7, sp, #0
	__asm volatile
 800c41e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c422:	f383 8811 	msr	BASEPRI, r3
 800c426:	f3bf 8f6f 	isb	sy
 800c42a:	f3bf 8f4f 	dsb	sy
 800c42e:	607b      	str	r3, [r7, #4]
}
 800c430:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c432:	f7fe fed3 	bl	800b1dc <xTaskIncrementTick>
 800c436:	4603      	mov	r3, r0
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d003      	beq.n	800c444 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c43c:	4b06      	ldr	r3, [pc, #24]	; (800c458 <xPortSysTickHandler+0x40>)
 800c43e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800c442:	601a      	str	r2, [r3, #0]
 800c444:	2300      	movs	r3, #0
 800c446:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c448:	683b      	ldr	r3, [r7, #0]
 800c44a:	f383 8811 	msr	BASEPRI, r3
}
 800c44e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c450:	bf00      	nop
 800c452:	3708      	adds	r7, #8
 800c454:	46bd      	mov	sp, r7
 800c456:	bd80      	pop	{r7, pc}
 800c458:	e000ed04 	.word	0xe000ed04

0800c45c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c45c:	b480      	push	{r7}
 800c45e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c460:	4b0b      	ldr	r3, [pc, #44]	; (800c490 <vPortSetupTimerInterrupt+0x34>)
 800c462:	2200      	movs	r2, #0
 800c464:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c466:	4b0b      	ldr	r3, [pc, #44]	; (800c494 <vPortSetupTimerInterrupt+0x38>)
 800c468:	2200      	movs	r2, #0
 800c46a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c46c:	4b0a      	ldr	r3, [pc, #40]	; (800c498 <vPortSetupTimerInterrupt+0x3c>)
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	4a0a      	ldr	r2, [pc, #40]	; (800c49c <vPortSetupTimerInterrupt+0x40>)
 800c472:	fba2 2303 	umull	r2, r3, r2, r3
 800c476:	099b      	lsrs	r3, r3, #6
 800c478:	4a09      	ldr	r2, [pc, #36]	; (800c4a0 <vPortSetupTimerInterrupt+0x44>)
 800c47a:	3b01      	subs	r3, #1
 800c47c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c47e:	4b04      	ldr	r3, [pc, #16]	; (800c490 <vPortSetupTimerInterrupt+0x34>)
 800c480:	2207      	movs	r2, #7
 800c482:	601a      	str	r2, [r3, #0]
}
 800c484:	bf00      	nop
 800c486:	46bd      	mov	sp, r7
 800c488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48c:	4770      	bx	lr
 800c48e:	bf00      	nop
 800c490:	e000e010 	.word	0xe000e010
 800c494:	e000e018 	.word	0xe000e018
 800c498:	20000000 	.word	0x20000000
 800c49c:	10624dd3 	.word	0x10624dd3
 800c4a0:	e000e014 	.word	0xe000e014

0800c4a4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c4a4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800c4b4 <vPortEnableVFP+0x10>
 800c4a8:	6801      	ldr	r1, [r0, #0]
 800c4aa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800c4ae:	6001      	str	r1, [r0, #0]
 800c4b0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c4b2:	bf00      	nop
 800c4b4:	e000ed88 	.word	0xe000ed88

0800c4b8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b085      	sub	sp, #20
 800c4bc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c4be:	f3ef 8305 	mrs	r3, IPSR
 800c4c2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c4c4:	68fb      	ldr	r3, [r7, #12]
 800c4c6:	2b0f      	cmp	r3, #15
 800c4c8:	d914      	bls.n	800c4f4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c4ca:	4a17      	ldr	r2, [pc, #92]	; (800c528 <vPortValidateInterruptPriority+0x70>)
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	4413      	add	r3, r2
 800c4d0:	781b      	ldrb	r3, [r3, #0]
 800c4d2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c4d4:	4b15      	ldr	r3, [pc, #84]	; (800c52c <vPortValidateInterruptPriority+0x74>)
 800c4d6:	781b      	ldrb	r3, [r3, #0]
 800c4d8:	7afa      	ldrb	r2, [r7, #11]
 800c4da:	429a      	cmp	r2, r3
 800c4dc:	d20a      	bcs.n	800c4f4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800c4de:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c4e2:	f383 8811 	msr	BASEPRI, r3
 800c4e6:	f3bf 8f6f 	isb	sy
 800c4ea:	f3bf 8f4f 	dsb	sy
 800c4ee:	607b      	str	r3, [r7, #4]
}
 800c4f0:	bf00      	nop
 800c4f2:	e7fe      	b.n	800c4f2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c4f4:	4b0e      	ldr	r3, [pc, #56]	; (800c530 <vPortValidateInterruptPriority+0x78>)
 800c4f6:	681b      	ldr	r3, [r3, #0]
 800c4f8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800c4fc:	4b0d      	ldr	r3, [pc, #52]	; (800c534 <vPortValidateInterruptPriority+0x7c>)
 800c4fe:	681b      	ldr	r3, [r3, #0]
 800c500:	429a      	cmp	r2, r3
 800c502:	d90a      	bls.n	800c51a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800c504:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c508:	f383 8811 	msr	BASEPRI, r3
 800c50c:	f3bf 8f6f 	isb	sy
 800c510:	f3bf 8f4f 	dsb	sy
 800c514:	603b      	str	r3, [r7, #0]
}
 800c516:	bf00      	nop
 800c518:	e7fe      	b.n	800c518 <vPortValidateInterruptPriority+0x60>
	}
 800c51a:	bf00      	nop
 800c51c:	3714      	adds	r7, #20
 800c51e:	46bd      	mov	sp, r7
 800c520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c524:	4770      	bx	lr
 800c526:	bf00      	nop
 800c528:	e000e3f0 	.word	0xe000e3f0
 800c52c:	200016dc 	.word	0x200016dc
 800c530:	e000ed0c 	.word	0xe000ed0c
 800c534:	200016e0 	.word	0x200016e0

0800c538 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c538:	b580      	push	{r7, lr}
 800c53a:	b08a      	sub	sp, #40	; 0x28
 800c53c:	af00      	add	r7, sp, #0
 800c53e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c540:	2300      	movs	r3, #0
 800c542:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c544:	f7fe fd8e 	bl	800b064 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c548:	4b5b      	ldr	r3, [pc, #364]	; (800c6b8 <pvPortMalloc+0x180>)
 800c54a:	681b      	ldr	r3, [r3, #0]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d101      	bne.n	800c554 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c550:	f000 f920 	bl	800c794 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c554:	4b59      	ldr	r3, [pc, #356]	; (800c6bc <pvPortMalloc+0x184>)
 800c556:	681a      	ldr	r2, [r3, #0]
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	4013      	ands	r3, r2
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	f040 8093 	bne.w	800c688 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2b00      	cmp	r3, #0
 800c566:	d01d      	beq.n	800c5a4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 800c568:	2208      	movs	r2, #8
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	4413      	add	r3, r2
 800c56e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	f003 0307 	and.w	r3, r3, #7
 800c576:	2b00      	cmp	r3, #0
 800c578:	d014      	beq.n	800c5a4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	f023 0307 	bic.w	r3, r3, #7
 800c580:	3308      	adds	r3, #8
 800c582:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	f003 0307 	and.w	r3, r3, #7
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d00a      	beq.n	800c5a4 <pvPortMalloc+0x6c>
	__asm volatile
 800c58e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c592:	f383 8811 	msr	BASEPRI, r3
 800c596:	f3bf 8f6f 	isb	sy
 800c59a:	f3bf 8f4f 	dsb	sy
 800c59e:	617b      	str	r3, [r7, #20]
}
 800c5a0:	bf00      	nop
 800c5a2:	e7fe      	b.n	800c5a2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	2b00      	cmp	r3, #0
 800c5a8:	d06e      	beq.n	800c688 <pvPortMalloc+0x150>
 800c5aa:	4b45      	ldr	r3, [pc, #276]	; (800c6c0 <pvPortMalloc+0x188>)
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	687a      	ldr	r2, [r7, #4]
 800c5b0:	429a      	cmp	r2, r3
 800c5b2:	d869      	bhi.n	800c688 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c5b4:	4b43      	ldr	r3, [pc, #268]	; (800c6c4 <pvPortMalloc+0x18c>)
 800c5b6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c5b8:	4b42      	ldr	r3, [pc, #264]	; (800c6c4 <pvPortMalloc+0x18c>)
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c5be:	e004      	b.n	800c5ca <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 800c5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5c2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c5c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c5ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5cc:	685b      	ldr	r3, [r3, #4]
 800c5ce:	687a      	ldr	r2, [r7, #4]
 800c5d0:	429a      	cmp	r2, r3
 800c5d2:	d903      	bls.n	800c5dc <pvPortMalloc+0xa4>
 800c5d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5d6:	681b      	ldr	r3, [r3, #0]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d1f1      	bne.n	800c5c0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c5dc:	4b36      	ldr	r3, [pc, #216]	; (800c6b8 <pvPortMalloc+0x180>)
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c5e2:	429a      	cmp	r2, r3
 800c5e4:	d050      	beq.n	800c688 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c5e6:	6a3b      	ldr	r3, [r7, #32]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	2208      	movs	r2, #8
 800c5ec:	4413      	add	r3, r2
 800c5ee:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c5f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5f2:	681a      	ldr	r2, [r3, #0]
 800c5f4:	6a3b      	ldr	r3, [r7, #32]
 800c5f6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c5f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c5fa:	685a      	ldr	r2, [r3, #4]
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	1ad2      	subs	r2, r2, r3
 800c600:	2308      	movs	r3, #8
 800c602:	005b      	lsls	r3, r3, #1
 800c604:	429a      	cmp	r2, r3
 800c606:	d91f      	bls.n	800c648 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c60a:	687b      	ldr	r3, [r7, #4]
 800c60c:	4413      	add	r3, r2
 800c60e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c610:	69bb      	ldr	r3, [r7, #24]
 800c612:	f003 0307 	and.w	r3, r3, #7
 800c616:	2b00      	cmp	r3, #0
 800c618:	d00a      	beq.n	800c630 <pvPortMalloc+0xf8>
	__asm volatile
 800c61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c61e:	f383 8811 	msr	BASEPRI, r3
 800c622:	f3bf 8f6f 	isb	sy
 800c626:	f3bf 8f4f 	dsb	sy
 800c62a:	613b      	str	r3, [r7, #16]
}
 800c62c:	bf00      	nop
 800c62e:	e7fe      	b.n	800c62e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c630:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c632:	685a      	ldr	r2, [r3, #4]
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	1ad2      	subs	r2, r2, r3
 800c638:	69bb      	ldr	r3, [r7, #24]
 800c63a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c63c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c63e:	687a      	ldr	r2, [r7, #4]
 800c640:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c642:	69b8      	ldr	r0, [r7, #24]
 800c644:	f000 f908 	bl	800c858 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c648:	4b1d      	ldr	r3, [pc, #116]	; (800c6c0 <pvPortMalloc+0x188>)
 800c64a:	681a      	ldr	r2, [r3, #0]
 800c64c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c64e:	685b      	ldr	r3, [r3, #4]
 800c650:	1ad3      	subs	r3, r2, r3
 800c652:	4a1b      	ldr	r2, [pc, #108]	; (800c6c0 <pvPortMalloc+0x188>)
 800c654:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c656:	4b1a      	ldr	r3, [pc, #104]	; (800c6c0 <pvPortMalloc+0x188>)
 800c658:	681a      	ldr	r2, [r3, #0]
 800c65a:	4b1b      	ldr	r3, [pc, #108]	; (800c6c8 <pvPortMalloc+0x190>)
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	429a      	cmp	r2, r3
 800c660:	d203      	bcs.n	800c66a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c662:	4b17      	ldr	r3, [pc, #92]	; (800c6c0 <pvPortMalloc+0x188>)
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	4a18      	ldr	r2, [pc, #96]	; (800c6c8 <pvPortMalloc+0x190>)
 800c668:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c66a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c66c:	685a      	ldr	r2, [r3, #4]
 800c66e:	4b13      	ldr	r3, [pc, #76]	; (800c6bc <pvPortMalloc+0x184>)
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	431a      	orrs	r2, r3
 800c674:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c676:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c67a:	2200      	movs	r2, #0
 800c67c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c67e:	4b13      	ldr	r3, [pc, #76]	; (800c6cc <pvPortMalloc+0x194>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	3301      	adds	r3, #1
 800c684:	4a11      	ldr	r2, [pc, #68]	; (800c6cc <pvPortMalloc+0x194>)
 800c686:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c688:	f7fe fcfa 	bl	800b080 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c68c:	69fb      	ldr	r3, [r7, #28]
 800c68e:	f003 0307 	and.w	r3, r3, #7
 800c692:	2b00      	cmp	r3, #0
 800c694:	d00a      	beq.n	800c6ac <pvPortMalloc+0x174>
	__asm volatile
 800c696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c69a:	f383 8811 	msr	BASEPRI, r3
 800c69e:	f3bf 8f6f 	isb	sy
 800c6a2:	f3bf 8f4f 	dsb	sy
 800c6a6:	60fb      	str	r3, [r7, #12]
}
 800c6a8:	bf00      	nop
 800c6aa:	e7fe      	b.n	800c6aa <pvPortMalloc+0x172>
	return pvReturn;
 800c6ac:	69fb      	ldr	r3, [r7, #28]
}
 800c6ae:	4618      	mov	r0, r3
 800c6b0:	3728      	adds	r7, #40	; 0x28
 800c6b2:	46bd      	mov	sp, r7
 800c6b4:	bd80      	pop	{r7, pc}
 800c6b6:	bf00      	nop
 800c6b8:	200052ec 	.word	0x200052ec
 800c6bc:	20005300 	.word	0x20005300
 800c6c0:	200052f0 	.word	0x200052f0
 800c6c4:	200052e4 	.word	0x200052e4
 800c6c8:	200052f4 	.word	0x200052f4
 800c6cc:	200052f8 	.word	0x200052f8

0800c6d0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c6d0:	b580      	push	{r7, lr}
 800c6d2:	b086      	sub	sp, #24
 800c6d4:	af00      	add	r7, sp, #0
 800c6d6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c6d8:	687b      	ldr	r3, [r7, #4]
 800c6da:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d04d      	beq.n	800c77e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c6e2:	2308      	movs	r3, #8
 800c6e4:	425b      	negs	r3, r3
 800c6e6:	697a      	ldr	r2, [r7, #20]
 800c6e8:	4413      	add	r3, r2
 800c6ea:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c6f0:	693b      	ldr	r3, [r7, #16]
 800c6f2:	685a      	ldr	r2, [r3, #4]
 800c6f4:	4b24      	ldr	r3, [pc, #144]	; (800c788 <vPortFree+0xb8>)
 800c6f6:	681b      	ldr	r3, [r3, #0]
 800c6f8:	4013      	ands	r3, r2
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d10a      	bne.n	800c714 <vPortFree+0x44>
	__asm volatile
 800c6fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c702:	f383 8811 	msr	BASEPRI, r3
 800c706:	f3bf 8f6f 	isb	sy
 800c70a:	f3bf 8f4f 	dsb	sy
 800c70e:	60fb      	str	r3, [r7, #12]
}
 800c710:	bf00      	nop
 800c712:	e7fe      	b.n	800c712 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c714:	693b      	ldr	r3, [r7, #16]
 800c716:	681b      	ldr	r3, [r3, #0]
 800c718:	2b00      	cmp	r3, #0
 800c71a:	d00a      	beq.n	800c732 <vPortFree+0x62>
	__asm volatile
 800c71c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800c720:	f383 8811 	msr	BASEPRI, r3
 800c724:	f3bf 8f6f 	isb	sy
 800c728:	f3bf 8f4f 	dsb	sy
 800c72c:	60bb      	str	r3, [r7, #8]
}
 800c72e:	bf00      	nop
 800c730:	e7fe      	b.n	800c730 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c732:	693b      	ldr	r3, [r7, #16]
 800c734:	685a      	ldr	r2, [r3, #4]
 800c736:	4b14      	ldr	r3, [pc, #80]	; (800c788 <vPortFree+0xb8>)
 800c738:	681b      	ldr	r3, [r3, #0]
 800c73a:	4013      	ands	r3, r2
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d01e      	beq.n	800c77e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c740:	693b      	ldr	r3, [r7, #16]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d11a      	bne.n	800c77e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c748:	693b      	ldr	r3, [r7, #16]
 800c74a:	685a      	ldr	r2, [r3, #4]
 800c74c:	4b0e      	ldr	r3, [pc, #56]	; (800c788 <vPortFree+0xb8>)
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	43db      	mvns	r3, r3
 800c752:	401a      	ands	r2, r3
 800c754:	693b      	ldr	r3, [r7, #16]
 800c756:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c758:	f7fe fc84 	bl	800b064 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c75c:	693b      	ldr	r3, [r7, #16]
 800c75e:	685a      	ldr	r2, [r3, #4]
 800c760:	4b0a      	ldr	r3, [pc, #40]	; (800c78c <vPortFree+0xbc>)
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	4413      	add	r3, r2
 800c766:	4a09      	ldr	r2, [pc, #36]	; (800c78c <vPortFree+0xbc>)
 800c768:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c76a:	6938      	ldr	r0, [r7, #16]
 800c76c:	f000 f874 	bl	800c858 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c770:	4b07      	ldr	r3, [pc, #28]	; (800c790 <vPortFree+0xc0>)
 800c772:	681b      	ldr	r3, [r3, #0]
 800c774:	3301      	adds	r3, #1
 800c776:	4a06      	ldr	r2, [pc, #24]	; (800c790 <vPortFree+0xc0>)
 800c778:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c77a:	f7fe fc81 	bl	800b080 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c77e:	bf00      	nop
 800c780:	3718      	adds	r7, #24
 800c782:	46bd      	mov	sp, r7
 800c784:	bd80      	pop	{r7, pc}
 800c786:	bf00      	nop
 800c788:	20005300 	.word	0x20005300
 800c78c:	200052f0 	.word	0x200052f0
 800c790:	200052fc 	.word	0x200052fc

0800c794 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c794:	b480      	push	{r7}
 800c796:	b085      	sub	sp, #20
 800c798:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c79a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800c79e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c7a0:	4b27      	ldr	r3, [pc, #156]	; (800c840 <prvHeapInit+0xac>)
 800c7a2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c7a4:	68fb      	ldr	r3, [r7, #12]
 800c7a6:	f003 0307 	and.w	r3, r3, #7
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d00c      	beq.n	800c7c8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	3307      	adds	r3, #7
 800c7b2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7b4:	68fb      	ldr	r3, [r7, #12]
 800c7b6:	f023 0307 	bic.w	r3, r3, #7
 800c7ba:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c7bc:	68ba      	ldr	r2, [r7, #8]
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	1ad3      	subs	r3, r2, r3
 800c7c2:	4a1f      	ldr	r2, [pc, #124]	; (800c840 <prvHeapInit+0xac>)
 800c7c4:	4413      	add	r3, r2
 800c7c6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c7c8:	68fb      	ldr	r3, [r7, #12]
 800c7ca:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c7cc:	4a1d      	ldr	r2, [pc, #116]	; (800c844 <prvHeapInit+0xb0>)
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c7d2:	4b1c      	ldr	r3, [pc, #112]	; (800c844 <prvHeapInit+0xb0>)
 800c7d4:	2200      	movs	r2, #0
 800c7d6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c7d8:	687b      	ldr	r3, [r7, #4]
 800c7da:	68ba      	ldr	r2, [r7, #8]
 800c7dc:	4413      	add	r3, r2
 800c7de:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c7e0:	2208      	movs	r2, #8
 800c7e2:	68fb      	ldr	r3, [r7, #12]
 800c7e4:	1a9b      	subs	r3, r3, r2
 800c7e6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c7e8:	68fb      	ldr	r3, [r7, #12]
 800c7ea:	f023 0307 	bic.w	r3, r3, #7
 800c7ee:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c7f0:	68fb      	ldr	r3, [r7, #12]
 800c7f2:	4a15      	ldr	r2, [pc, #84]	; (800c848 <prvHeapInit+0xb4>)
 800c7f4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c7f6:	4b14      	ldr	r3, [pc, #80]	; (800c848 <prvHeapInit+0xb4>)
 800c7f8:	681b      	ldr	r3, [r3, #0]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c7fe:	4b12      	ldr	r3, [pc, #72]	; (800c848 <prvHeapInit+0xb4>)
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2200      	movs	r2, #0
 800c804:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c80a:	683b      	ldr	r3, [r7, #0]
 800c80c:	68fa      	ldr	r2, [r7, #12]
 800c80e:	1ad2      	subs	r2, r2, r3
 800c810:	683b      	ldr	r3, [r7, #0]
 800c812:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c814:	4b0c      	ldr	r3, [pc, #48]	; (800c848 <prvHeapInit+0xb4>)
 800c816:	681a      	ldr	r2, [r3, #0]
 800c818:	683b      	ldr	r3, [r7, #0]
 800c81a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c81c:	683b      	ldr	r3, [r7, #0]
 800c81e:	685b      	ldr	r3, [r3, #4]
 800c820:	4a0a      	ldr	r2, [pc, #40]	; (800c84c <prvHeapInit+0xb8>)
 800c822:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c824:	683b      	ldr	r3, [r7, #0]
 800c826:	685b      	ldr	r3, [r3, #4]
 800c828:	4a09      	ldr	r2, [pc, #36]	; (800c850 <prvHeapInit+0xbc>)
 800c82a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c82c:	4b09      	ldr	r3, [pc, #36]	; (800c854 <prvHeapInit+0xc0>)
 800c82e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800c832:	601a      	str	r2, [r3, #0]
}
 800c834:	bf00      	nop
 800c836:	3714      	adds	r7, #20
 800c838:	46bd      	mov	sp, r7
 800c83a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c83e:	4770      	bx	lr
 800c840:	200016e4 	.word	0x200016e4
 800c844:	200052e4 	.word	0x200052e4
 800c848:	200052ec 	.word	0x200052ec
 800c84c:	200052f4 	.word	0x200052f4
 800c850:	200052f0 	.word	0x200052f0
 800c854:	20005300 	.word	0x20005300

0800c858 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c858:	b480      	push	{r7}
 800c85a:	b085      	sub	sp, #20
 800c85c:	af00      	add	r7, sp, #0
 800c85e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c860:	4b28      	ldr	r3, [pc, #160]	; (800c904 <prvInsertBlockIntoFreeList+0xac>)
 800c862:	60fb      	str	r3, [r7, #12]
 800c864:	e002      	b.n	800c86c <prvInsertBlockIntoFreeList+0x14>
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	681b      	ldr	r3, [r3, #0]
 800c86a:	60fb      	str	r3, [r7, #12]
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	687a      	ldr	r2, [r7, #4]
 800c872:	429a      	cmp	r2, r3
 800c874:	d8f7      	bhi.n	800c866 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c87a:	68fb      	ldr	r3, [r7, #12]
 800c87c:	685b      	ldr	r3, [r3, #4]
 800c87e:	68ba      	ldr	r2, [r7, #8]
 800c880:	4413      	add	r3, r2
 800c882:	687a      	ldr	r2, [r7, #4]
 800c884:	429a      	cmp	r2, r3
 800c886:	d108      	bne.n	800c89a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	685a      	ldr	r2, [r3, #4]
 800c88c:	687b      	ldr	r3, [r7, #4]
 800c88e:	685b      	ldr	r3, [r3, #4]
 800c890:	441a      	add	r2, r3
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c896:	68fb      	ldr	r3, [r7, #12]
 800c898:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c89a:	687b      	ldr	r3, [r7, #4]
 800c89c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	685b      	ldr	r3, [r3, #4]
 800c8a2:	68ba      	ldr	r2, [r7, #8]
 800c8a4:	441a      	add	r2, r3
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d118      	bne.n	800c8e0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681a      	ldr	r2, [r3, #0]
 800c8b2:	4b15      	ldr	r3, [pc, #84]	; (800c908 <prvInsertBlockIntoFreeList+0xb0>)
 800c8b4:	681b      	ldr	r3, [r3, #0]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d00d      	beq.n	800c8d6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	685a      	ldr	r2, [r3, #4]
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	441a      	add	r2, r3
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	681b      	ldr	r3, [r3, #0]
 800c8ce:	681a      	ldr	r2, [r3, #0]
 800c8d0:	687b      	ldr	r3, [r7, #4]
 800c8d2:	601a      	str	r2, [r3, #0]
 800c8d4:	e008      	b.n	800c8e8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c8d6:	4b0c      	ldr	r3, [pc, #48]	; (800c908 <prvInsertBlockIntoFreeList+0xb0>)
 800c8d8:	681a      	ldr	r2, [r3, #0]
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	601a      	str	r2, [r3, #0]
 800c8de:	e003      	b.n	800c8e8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	681a      	ldr	r2, [r3, #0]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800c8e8:	68fa      	ldr	r2, [r7, #12]
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	429a      	cmp	r2, r3
 800c8ee:	d002      	beq.n	800c8f6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800c8f0:	68fb      	ldr	r3, [r7, #12]
 800c8f2:	687a      	ldr	r2, [r7, #4]
 800c8f4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800c8f6:	bf00      	nop
 800c8f8:	3714      	adds	r7, #20
 800c8fa:	46bd      	mov	sp, r7
 800c8fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c900:	4770      	bx	lr
 800c902:	bf00      	nop
 800c904:	200052e4 	.word	0x200052e4
 800c908:	200052ec 	.word	0x200052ec

0800c90c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800c910:	2200      	movs	r2, #0
 800c912:	4912      	ldr	r1, [pc, #72]	; (800c95c <MX_USB_DEVICE_Init+0x50>)
 800c914:	4812      	ldr	r0, [pc, #72]	; (800c960 <MX_USB_DEVICE_Init+0x54>)
 800c916:	f7fb ff2d 	bl	8008774 <USBD_Init>
 800c91a:	4603      	mov	r3, r0
 800c91c:	2b00      	cmp	r3, #0
 800c91e:	d001      	beq.n	800c924 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800c920:	f7f5 f81a 	bl	8001958 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800c924:	490f      	ldr	r1, [pc, #60]	; (800c964 <MX_USB_DEVICE_Init+0x58>)
 800c926:	480e      	ldr	r0, [pc, #56]	; (800c960 <MX_USB_DEVICE_Init+0x54>)
 800c928:	f7fb ff54 	bl	80087d4 <USBD_RegisterClass>
 800c92c:	4603      	mov	r3, r0
 800c92e:	2b00      	cmp	r3, #0
 800c930:	d001      	beq.n	800c936 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800c932:	f7f5 f811 	bl	8001958 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800c936:	490c      	ldr	r1, [pc, #48]	; (800c968 <MX_USB_DEVICE_Init+0x5c>)
 800c938:	4809      	ldr	r0, [pc, #36]	; (800c960 <MX_USB_DEVICE_Init+0x54>)
 800c93a:	f7fb fe45 	bl	80085c8 <USBD_CDC_RegisterInterface>
 800c93e:	4603      	mov	r3, r0
 800c940:	2b00      	cmp	r3, #0
 800c942:	d001      	beq.n	800c948 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800c944:	f7f5 f808 	bl	8001958 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800c948:	4805      	ldr	r0, [pc, #20]	; (800c960 <MX_USB_DEVICE_Init+0x54>)
 800c94a:	f7fb ff79 	bl	8008840 <USBD_Start>
 800c94e:	4603      	mov	r3, r0
 800c950:	2b00      	cmp	r3, #0
 800c952:	d001      	beq.n	800c958 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800c954:	f7f5 f800 	bl	8001958 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800c958:	bf00      	nop
 800c95a:	bd80      	pop	{r7, pc}
 800c95c:	200000b0 	.word	0x200000b0
 800c960:	20005304 	.word	0x20005304
 800c964:	20000018 	.word	0x20000018
 800c968:	2000009c 	.word	0x2000009c

0800c96c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800c970:	2200      	movs	r2, #0
 800c972:	4905      	ldr	r1, [pc, #20]	; (800c988 <CDC_Init_FS+0x1c>)
 800c974:	4805      	ldr	r0, [pc, #20]	; (800c98c <CDC_Init_FS+0x20>)
 800c976:	f7fb fe41 	bl	80085fc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800c97a:	4905      	ldr	r1, [pc, #20]	; (800c990 <CDC_Init_FS+0x24>)
 800c97c:	4803      	ldr	r0, [pc, #12]	; (800c98c <CDC_Init_FS+0x20>)
 800c97e:	f7fb fe5f 	bl	8008640 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800c982:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800c984:	4618      	mov	r0, r3
 800c986:	bd80      	pop	{r7, pc}
 800c988:	20005de0 	.word	0x20005de0
 800c98c:	20005304 	.word	0x20005304
 800c990:	200055e0 	.word	0x200055e0

0800c994 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800c994:	b480      	push	{r7}
 800c996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800c998:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	46bd      	mov	sp, r7
 800c99e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a2:	4770      	bx	lr

0800c9a4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800c9a4:	b480      	push	{r7}
 800c9a6:	b083      	sub	sp, #12
 800c9a8:	af00      	add	r7, sp, #0
 800c9aa:	4603      	mov	r3, r0
 800c9ac:	6039      	str	r1, [r7, #0]
 800c9ae:	71fb      	strb	r3, [r7, #7]
 800c9b0:	4613      	mov	r3, r2
 800c9b2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800c9b4:	79fb      	ldrb	r3, [r7, #7]
 800c9b6:	2b23      	cmp	r3, #35	; 0x23
 800c9b8:	d84a      	bhi.n	800ca50 <CDC_Control_FS+0xac>
 800c9ba:	a201      	add	r2, pc, #4	; (adr r2, 800c9c0 <CDC_Control_FS+0x1c>)
 800c9bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9c0:	0800ca51 	.word	0x0800ca51
 800c9c4:	0800ca51 	.word	0x0800ca51
 800c9c8:	0800ca51 	.word	0x0800ca51
 800c9cc:	0800ca51 	.word	0x0800ca51
 800c9d0:	0800ca51 	.word	0x0800ca51
 800c9d4:	0800ca51 	.word	0x0800ca51
 800c9d8:	0800ca51 	.word	0x0800ca51
 800c9dc:	0800ca51 	.word	0x0800ca51
 800c9e0:	0800ca51 	.word	0x0800ca51
 800c9e4:	0800ca51 	.word	0x0800ca51
 800c9e8:	0800ca51 	.word	0x0800ca51
 800c9ec:	0800ca51 	.word	0x0800ca51
 800c9f0:	0800ca51 	.word	0x0800ca51
 800c9f4:	0800ca51 	.word	0x0800ca51
 800c9f8:	0800ca51 	.word	0x0800ca51
 800c9fc:	0800ca51 	.word	0x0800ca51
 800ca00:	0800ca51 	.word	0x0800ca51
 800ca04:	0800ca51 	.word	0x0800ca51
 800ca08:	0800ca51 	.word	0x0800ca51
 800ca0c:	0800ca51 	.word	0x0800ca51
 800ca10:	0800ca51 	.word	0x0800ca51
 800ca14:	0800ca51 	.word	0x0800ca51
 800ca18:	0800ca51 	.word	0x0800ca51
 800ca1c:	0800ca51 	.word	0x0800ca51
 800ca20:	0800ca51 	.word	0x0800ca51
 800ca24:	0800ca51 	.word	0x0800ca51
 800ca28:	0800ca51 	.word	0x0800ca51
 800ca2c:	0800ca51 	.word	0x0800ca51
 800ca30:	0800ca51 	.word	0x0800ca51
 800ca34:	0800ca51 	.word	0x0800ca51
 800ca38:	0800ca51 	.word	0x0800ca51
 800ca3c:	0800ca51 	.word	0x0800ca51
 800ca40:	0800ca51 	.word	0x0800ca51
 800ca44:	0800ca51 	.word	0x0800ca51
 800ca48:	0800ca51 	.word	0x0800ca51
 800ca4c:	0800ca51 	.word	0x0800ca51
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ca50:	bf00      	nop
  }

  return (USBD_OK);
 800ca52:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ca54:	4618      	mov	r0, r3
 800ca56:	370c      	adds	r7, #12
 800ca58:	46bd      	mov	sp, r7
 800ca5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca5e:	4770      	bx	lr

0800ca60 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ca60:	b580      	push	{r7, lr}
 800ca62:	b082      	sub	sp, #8
 800ca64:	af00      	add	r7, sp, #0
 800ca66:	6078      	str	r0, [r7, #4]
 800ca68:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (receivedLength + *Len < BUFFER_SIZE_)
 800ca6a:	683b      	ldr	r3, [r7, #0]
 800ca6c:	681a      	ldr	r2, [r3, #0]
 800ca6e:	4b1b      	ldr	r3, [pc, #108]	; (800cadc <CDC_Receive_FS+0x7c>)
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	4413      	add	r3, r2
 800ca74:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ca78:	d21a      	bcs.n	800cab0 <CDC_Receive_FS+0x50>
	    {
	        // Voeg de nieuwe ontvangen data toe aan de bestaande buffer
	        memcpy(&receivedData[receivedLength], Buf, *Len);  // Gebruik memcpy in plaats van strncat
 800ca7a:	4b18      	ldr	r3, [pc, #96]	; (800cadc <CDC_Receive_FS+0x7c>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	4a18      	ldr	r2, [pc, #96]	; (800cae0 <CDC_Receive_FS+0x80>)
 800ca80:	1898      	adds	r0, r3, r2
 800ca82:	683b      	ldr	r3, [r7, #0]
 800ca84:	681b      	ldr	r3, [r3, #0]
 800ca86:	461a      	mov	r2, r3
 800ca88:	6879      	ldr	r1, [r7, #4]
 800ca8a:	f000 fe38 	bl	800d6fe <memcpy>
	        receivedLength += *Len;
 800ca8e:	683b      	ldr	r3, [r7, #0]
 800ca90:	681a      	ldr	r2, [r3, #0]
 800ca92:	4b12      	ldr	r3, [pc, #72]	; (800cadc <CDC_Receive_FS+0x7c>)
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	4413      	add	r3, r2
 800ca98:	4a10      	ldr	r2, [pc, #64]	; (800cadc <CDC_Receive_FS+0x7c>)
 800ca9a:	6013      	str	r3, [r2, #0]

	        // Controleer of er een newline of einde van bericht is ontvangen
	        if (strchr((char*)receivedData, '\n') != NULL)  // '\n' wordt als einde van bericht gezien
 800ca9c:	210a      	movs	r1, #10
 800ca9e:	4810      	ldr	r0, [pc, #64]	; (800cae0 <CDC_Receive_FS+0x80>)
 800caa0:	f001 f9f9 	bl	800de96 <strchr>
 800caa4:	4603      	mov	r3, r0
 800caa6:	2b00      	cmp	r3, #0
 800caa8:	d00b      	beq.n	800cac2 <CDC_Receive_FS+0x62>
	        {
	            // Verwerk het volledige bericht zodra het compleet is
	            CheckReceivedData();
 800caaa:	f7f4 fb45 	bl	8001138 <CheckReceivedData>
 800caae:	e008      	b.n	800cac2 <CDC_Receive_FS+0x62>
	        }
	    }
	    else
	    {
	        // Buffer overflow, reset de buffer en geef een foutmelding
	        memset(receivedData, 0, BUFFER_SIZE_);
 800cab0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800cab4:	2100      	movs	r1, #0
 800cab6:	480a      	ldr	r0, [pc, #40]	; (800cae0 <CDC_Receive_FS+0x80>)
 800cab8:	f000 fe2f 	bl	800d71a <memset>
	        receivedLength = 0;
 800cabc:	4b07      	ldr	r3, [pc, #28]	; (800cadc <CDC_Receive_FS+0x7c>)
 800cabe:	2200      	movs	r2, #0
 800cac0:	601a      	str	r2, [r3, #0]
	    }

	    // Geef de USB stack opdracht om meer data te ontvangen
	    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cac2:	6879      	ldr	r1, [r7, #4]
 800cac4:	4807      	ldr	r0, [pc, #28]	; (800cae4 <CDC_Receive_FS+0x84>)
 800cac6:	f7fb fdbb 	bl	8008640 <USBD_CDC_SetRxBuffer>
	    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800caca:	4806      	ldr	r0, [pc, #24]	; (800cae4 <CDC_Receive_FS+0x84>)
 800cacc:	f7fb fe1c 	bl	8008708 <USBD_CDC_ReceivePacket>

	    return (USBD_OK);
 800cad0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
 800cada:	bf00      	nop
 800cadc:	20000880 	.word	0x20000880
 800cae0:	20000480 	.word	0x20000480
 800cae4:	20005304 	.word	0x20005304

0800cae8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800cae8:	b580      	push	{r7, lr}
 800caea:	b086      	sub	sp, #24
 800caec:	af00      	add	r7, sp, #0
 800caee:	6078      	str	r0, [r7, #4]
 800caf0:	460b      	mov	r3, r1
 800caf2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800caf4:	2300      	movs	r3, #0
 800caf6:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 7 */
  if ( huidig_status == STATUS_TEST_GESTART)
 800caf8:	4b10      	ldr	r3, [pc, #64]	; (800cb3c <CDC_Transmit_FS+0x54>)
 800cafa:	781b      	ldrb	r3, [r3, #0]
 800cafc:	2b03      	cmp	r3, #3
 800cafe:	d101      	bne.n	800cb04 <CDC_Transmit_FS+0x1c>
  {
	  int a=1;
 800cb00:	2301      	movs	r3, #1
 800cb02:	613b      	str	r3, [r7, #16]
  }
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800cb04:	4b0e      	ldr	r3, [pc, #56]	; (800cb40 <CDC_Transmit_FS+0x58>)
 800cb06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800cb0a:	60fb      	str	r3, [r7, #12]
  if (hcdc->TxState != 0){
 800cb0c:	68fb      	ldr	r3, [r7, #12]
 800cb0e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800cb12:	2b00      	cmp	r3, #0
 800cb14:	d001      	beq.n	800cb1a <CDC_Transmit_FS+0x32>
    return USBD_BUSY;
 800cb16:	2301      	movs	r3, #1
 800cb18:	e00b      	b.n	800cb32 <CDC_Transmit_FS+0x4a>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800cb1a:	887b      	ldrh	r3, [r7, #2]
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	6879      	ldr	r1, [r7, #4]
 800cb20:	4807      	ldr	r0, [pc, #28]	; (800cb40 <CDC_Transmit_FS+0x58>)
 800cb22:	f7fb fd6b 	bl	80085fc <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800cb26:	4806      	ldr	r0, [pc, #24]	; (800cb40 <CDC_Transmit_FS+0x58>)
 800cb28:	f7fb fda8 	bl	800867c <USBD_CDC_TransmitPacket>
 800cb2c:	4603      	mov	r3, r0
 800cb2e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE END 7 */
  return result;
 800cb30:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb32:	4618      	mov	r0, r3
 800cb34:	3718      	adds	r7, #24
 800cb36:	46bd      	mov	sp, r7
 800cb38:	bd80      	pop	{r7, pc}
 800cb3a:	bf00      	nop
 800cb3c:	200008e4 	.word	0x200008e4
 800cb40:	20005304 	.word	0x20005304

0800cb44 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cb44:	b480      	push	{r7}
 800cb46:	b087      	sub	sp, #28
 800cb48:	af00      	add	r7, sp, #0
 800cb4a:	60f8      	str	r0, [r7, #12]
 800cb4c:	60b9      	str	r1, [r7, #8]
 800cb4e:	4613      	mov	r3, r2
 800cb50:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cb52:	2300      	movs	r3, #0
 800cb54:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cb56:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cb5a:	4618      	mov	r0, r3
 800cb5c:	371c      	adds	r7, #28
 800cb5e:	46bd      	mov	sp, r7
 800cb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb64:	4770      	bx	lr
	...

0800cb68 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b083      	sub	sp, #12
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	4603      	mov	r3, r0
 800cb70:	6039      	str	r1, [r7, #0]
 800cb72:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cb74:	683b      	ldr	r3, [r7, #0]
 800cb76:	2212      	movs	r2, #18
 800cb78:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cb7a:	4b03      	ldr	r3, [pc, #12]	; (800cb88 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	370c      	adds	r7, #12
 800cb80:	46bd      	mov	sp, r7
 800cb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb86:	4770      	bx	lr
 800cb88:	200000d0 	.word	0x200000d0

0800cb8c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cb8c:	b480      	push	{r7}
 800cb8e:	b083      	sub	sp, #12
 800cb90:	af00      	add	r7, sp, #0
 800cb92:	4603      	mov	r3, r0
 800cb94:	6039      	str	r1, [r7, #0]
 800cb96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cb98:	683b      	ldr	r3, [r7, #0]
 800cb9a:	2204      	movs	r2, #4
 800cb9c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cb9e:	4b03      	ldr	r3, [pc, #12]	; (800cbac <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cba0:	4618      	mov	r0, r3
 800cba2:	370c      	adds	r7, #12
 800cba4:	46bd      	mov	sp, r7
 800cba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbaa:	4770      	bx	lr
 800cbac:	200000f0 	.word	0x200000f0

0800cbb0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbb0:	b580      	push	{r7, lr}
 800cbb2:	b082      	sub	sp, #8
 800cbb4:	af00      	add	r7, sp, #0
 800cbb6:	4603      	mov	r3, r0
 800cbb8:	6039      	str	r1, [r7, #0]
 800cbba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cbbc:	79fb      	ldrb	r3, [r7, #7]
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d105      	bne.n	800cbce <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cbc2:	683a      	ldr	r2, [r7, #0]
 800cbc4:	4907      	ldr	r1, [pc, #28]	; (800cbe4 <USBD_FS_ProductStrDescriptor+0x34>)
 800cbc6:	4808      	ldr	r0, [pc, #32]	; (800cbe8 <USBD_FS_ProductStrDescriptor+0x38>)
 800cbc8:	f7fd f810 	bl	8009bec <USBD_GetString>
 800cbcc:	e004      	b.n	800cbd8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cbce:	683a      	ldr	r2, [r7, #0]
 800cbd0:	4904      	ldr	r1, [pc, #16]	; (800cbe4 <USBD_FS_ProductStrDescriptor+0x34>)
 800cbd2:	4805      	ldr	r0, [pc, #20]	; (800cbe8 <USBD_FS_ProductStrDescriptor+0x38>)
 800cbd4:	f7fd f80a 	bl	8009bec <USBD_GetString>
  }
  return USBD_StrDesc;
 800cbd8:	4b02      	ldr	r3, [pc, #8]	; (800cbe4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cbda:	4618      	mov	r0, r3
 800cbdc:	3708      	adds	r7, #8
 800cbde:	46bd      	mov	sp, r7
 800cbe0:	bd80      	pop	{r7, pc}
 800cbe2:	bf00      	nop
 800cbe4:	200065e0 	.word	0x200065e0
 800cbe8:	080116b4 	.word	0x080116b4

0800cbec <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbec:	b580      	push	{r7, lr}
 800cbee:	b082      	sub	sp, #8
 800cbf0:	af00      	add	r7, sp, #0
 800cbf2:	4603      	mov	r3, r0
 800cbf4:	6039      	str	r1, [r7, #0]
 800cbf6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cbf8:	683a      	ldr	r2, [r7, #0]
 800cbfa:	4904      	ldr	r1, [pc, #16]	; (800cc0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cbfc:	4804      	ldr	r0, [pc, #16]	; (800cc10 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cbfe:	f7fc fff5 	bl	8009bec <USBD_GetString>
  return USBD_StrDesc;
 800cc02:	4b02      	ldr	r3, [pc, #8]	; (800cc0c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cc04:	4618      	mov	r0, r3
 800cc06:	3708      	adds	r7, #8
 800cc08:	46bd      	mov	sp, r7
 800cc0a:	bd80      	pop	{r7, pc}
 800cc0c:	200065e0 	.word	0x200065e0
 800cc10:	080116c4 	.word	0x080116c4

0800cc14 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc14:	b580      	push	{r7, lr}
 800cc16:	b082      	sub	sp, #8
 800cc18:	af00      	add	r7, sp, #0
 800cc1a:	4603      	mov	r3, r0
 800cc1c:	6039      	str	r1, [r7, #0]
 800cc1e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cc20:	683b      	ldr	r3, [r7, #0]
 800cc22:	221a      	movs	r2, #26
 800cc24:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cc26:	f000 f855 	bl	800ccd4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cc2a:	4b02      	ldr	r3, [pc, #8]	; (800cc34 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cc2c:	4618      	mov	r0, r3
 800cc2e:	3708      	adds	r7, #8
 800cc30:	46bd      	mov	sp, r7
 800cc32:	bd80      	pop	{r7, pc}
 800cc34:	200000f4 	.word	0x200000f4

0800cc38 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc38:	b580      	push	{r7, lr}
 800cc3a:	b082      	sub	sp, #8
 800cc3c:	af00      	add	r7, sp, #0
 800cc3e:	4603      	mov	r3, r0
 800cc40:	6039      	str	r1, [r7, #0]
 800cc42:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cc44:	79fb      	ldrb	r3, [r7, #7]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d105      	bne.n	800cc56 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cc4a:	683a      	ldr	r2, [r7, #0]
 800cc4c:	4907      	ldr	r1, [pc, #28]	; (800cc6c <USBD_FS_ConfigStrDescriptor+0x34>)
 800cc4e:	4808      	ldr	r0, [pc, #32]	; (800cc70 <USBD_FS_ConfigStrDescriptor+0x38>)
 800cc50:	f7fc ffcc 	bl	8009bec <USBD_GetString>
 800cc54:	e004      	b.n	800cc60 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cc56:	683a      	ldr	r2, [r7, #0]
 800cc58:	4904      	ldr	r1, [pc, #16]	; (800cc6c <USBD_FS_ConfigStrDescriptor+0x34>)
 800cc5a:	4805      	ldr	r0, [pc, #20]	; (800cc70 <USBD_FS_ConfigStrDescriptor+0x38>)
 800cc5c:	f7fc ffc6 	bl	8009bec <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc60:	4b02      	ldr	r3, [pc, #8]	; (800cc6c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800cc62:	4618      	mov	r0, r3
 800cc64:	3708      	adds	r7, #8
 800cc66:	46bd      	mov	sp, r7
 800cc68:	bd80      	pop	{r7, pc}
 800cc6a:	bf00      	nop
 800cc6c:	200065e0 	.word	0x200065e0
 800cc70:	080116d8 	.word	0x080116d8

0800cc74 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc74:	b580      	push	{r7, lr}
 800cc76:	b082      	sub	sp, #8
 800cc78:	af00      	add	r7, sp, #0
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	6039      	str	r1, [r7, #0]
 800cc7e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cc80:	79fb      	ldrb	r3, [r7, #7]
 800cc82:	2b00      	cmp	r3, #0
 800cc84:	d105      	bne.n	800cc92 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc86:	683a      	ldr	r2, [r7, #0]
 800cc88:	4907      	ldr	r1, [pc, #28]	; (800cca8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cc8a:	4808      	ldr	r0, [pc, #32]	; (800ccac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cc8c:	f7fc ffae 	bl	8009bec <USBD_GetString>
 800cc90:	e004      	b.n	800cc9c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800cc92:	683a      	ldr	r2, [r7, #0]
 800cc94:	4904      	ldr	r1, [pc, #16]	; (800cca8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cc96:	4805      	ldr	r0, [pc, #20]	; (800ccac <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cc98:	f7fc ffa8 	bl	8009bec <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc9c:	4b02      	ldr	r3, [pc, #8]	; (800cca8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800cc9e:	4618      	mov	r0, r3
 800cca0:	3708      	adds	r7, #8
 800cca2:	46bd      	mov	sp, r7
 800cca4:	bd80      	pop	{r7, pc}
 800cca6:	bf00      	nop
 800cca8:	200065e0 	.word	0x200065e0
 800ccac:	080116e4 	.word	0x080116e4

0800ccb0 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ccb0:	b480      	push	{r7}
 800ccb2:	b083      	sub	sp, #12
 800ccb4:	af00      	add	r7, sp, #0
 800ccb6:	4603      	mov	r3, r0
 800ccb8:	6039      	str	r1, [r7, #0]
 800ccba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800ccbc:	683b      	ldr	r3, [r7, #0]
 800ccbe:	220c      	movs	r2, #12
 800ccc0:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800ccc2:	4b03      	ldr	r3, [pc, #12]	; (800ccd0 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	370c      	adds	r7, #12
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr
 800ccd0:	200000e4 	.word	0x200000e4

0800ccd4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ccd4:	b580      	push	{r7, lr}
 800ccd6:	b084      	sub	sp, #16
 800ccd8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ccda:	4b0f      	ldr	r3, [pc, #60]	; (800cd18 <Get_SerialNum+0x44>)
 800ccdc:	681b      	ldr	r3, [r3, #0]
 800ccde:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cce0:	4b0e      	ldr	r3, [pc, #56]	; (800cd1c <Get_SerialNum+0x48>)
 800cce2:	681b      	ldr	r3, [r3, #0]
 800cce4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cce6:	4b0e      	ldr	r3, [pc, #56]	; (800cd20 <Get_SerialNum+0x4c>)
 800cce8:	681b      	ldr	r3, [r3, #0]
 800ccea:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ccec:	68fa      	ldr	r2, [r7, #12]
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	4413      	add	r3, r2
 800ccf2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	2b00      	cmp	r3, #0
 800ccf8:	d009      	beq.n	800cd0e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ccfa:	2208      	movs	r2, #8
 800ccfc:	4909      	ldr	r1, [pc, #36]	; (800cd24 <Get_SerialNum+0x50>)
 800ccfe:	68f8      	ldr	r0, [r7, #12]
 800cd00:	f000 f814 	bl	800cd2c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cd04:	2204      	movs	r2, #4
 800cd06:	4908      	ldr	r1, [pc, #32]	; (800cd28 <Get_SerialNum+0x54>)
 800cd08:	68b8      	ldr	r0, [r7, #8]
 800cd0a:	f000 f80f 	bl	800cd2c <IntToUnicode>
  }
}
 800cd0e:	bf00      	nop
 800cd10:	3710      	adds	r7, #16
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bd80      	pop	{r7, pc}
 800cd16:	bf00      	nop
 800cd18:	1fff7a10 	.word	0x1fff7a10
 800cd1c:	1fff7a14 	.word	0x1fff7a14
 800cd20:	1fff7a18 	.word	0x1fff7a18
 800cd24:	200000f6 	.word	0x200000f6
 800cd28:	20000106 	.word	0x20000106

0800cd2c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cd2c:	b480      	push	{r7}
 800cd2e:	b087      	sub	sp, #28
 800cd30:	af00      	add	r7, sp, #0
 800cd32:	60f8      	str	r0, [r7, #12]
 800cd34:	60b9      	str	r1, [r7, #8]
 800cd36:	4613      	mov	r3, r2
 800cd38:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cd3a:	2300      	movs	r3, #0
 800cd3c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cd3e:	2300      	movs	r3, #0
 800cd40:	75fb      	strb	r3, [r7, #23]
 800cd42:	e027      	b.n	800cd94 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	0f1b      	lsrs	r3, r3, #28
 800cd48:	2b09      	cmp	r3, #9
 800cd4a:	d80b      	bhi.n	800cd64 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	0f1b      	lsrs	r3, r3, #28
 800cd50:	b2da      	uxtb	r2, r3
 800cd52:	7dfb      	ldrb	r3, [r7, #23]
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	4619      	mov	r1, r3
 800cd58:	68bb      	ldr	r3, [r7, #8]
 800cd5a:	440b      	add	r3, r1
 800cd5c:	3230      	adds	r2, #48	; 0x30
 800cd5e:	b2d2      	uxtb	r2, r2
 800cd60:	701a      	strb	r2, [r3, #0]
 800cd62:	e00a      	b.n	800cd7a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cd64:	68fb      	ldr	r3, [r7, #12]
 800cd66:	0f1b      	lsrs	r3, r3, #28
 800cd68:	b2da      	uxtb	r2, r3
 800cd6a:	7dfb      	ldrb	r3, [r7, #23]
 800cd6c:	005b      	lsls	r3, r3, #1
 800cd6e:	4619      	mov	r1, r3
 800cd70:	68bb      	ldr	r3, [r7, #8]
 800cd72:	440b      	add	r3, r1
 800cd74:	3237      	adds	r2, #55	; 0x37
 800cd76:	b2d2      	uxtb	r2, r2
 800cd78:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cd7a:	68fb      	ldr	r3, [r7, #12]
 800cd7c:	011b      	lsls	r3, r3, #4
 800cd7e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cd80:	7dfb      	ldrb	r3, [r7, #23]
 800cd82:	005b      	lsls	r3, r3, #1
 800cd84:	3301      	adds	r3, #1
 800cd86:	68ba      	ldr	r2, [r7, #8]
 800cd88:	4413      	add	r3, r2
 800cd8a:	2200      	movs	r2, #0
 800cd8c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cd8e:	7dfb      	ldrb	r3, [r7, #23]
 800cd90:	3301      	adds	r3, #1
 800cd92:	75fb      	strb	r3, [r7, #23]
 800cd94:	7dfa      	ldrb	r2, [r7, #23]
 800cd96:	79fb      	ldrb	r3, [r7, #7]
 800cd98:	429a      	cmp	r2, r3
 800cd9a:	d3d3      	bcc.n	800cd44 <IntToUnicode+0x18>
  }
}
 800cd9c:	bf00      	nop
 800cd9e:	bf00      	nop
 800cda0:	371c      	adds	r7, #28
 800cda2:	46bd      	mov	sp, r7
 800cda4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cda8:	4770      	bx	lr
	...

0800cdac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cdac:	b580      	push	{r7, lr}
 800cdae:	b0a0      	sub	sp, #128	; 0x80
 800cdb0:	af00      	add	r7, sp, #0
 800cdb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cdb4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800cdb8:	2200      	movs	r2, #0
 800cdba:	601a      	str	r2, [r3, #0]
 800cdbc:	605a      	str	r2, [r3, #4]
 800cdbe:	609a      	str	r2, [r3, #8]
 800cdc0:	60da      	str	r2, [r3, #12]
 800cdc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800cdc4:	f107 0310 	add.w	r3, r7, #16
 800cdc8:	225c      	movs	r2, #92	; 0x5c
 800cdca:	2100      	movs	r1, #0
 800cdcc:	4618      	mov	r0, r3
 800cdce:	f000 fca4 	bl	800d71a <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800cdda:	d156      	bne.n	800ce8a <HAL_PCD_MspInit+0xde>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 800cddc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800cde0:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800cde2:	2300      	movs	r3, #0
 800cde4:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800cde6:	f107 0310 	add.w	r3, r7, #16
 800cdea:	4618      	mov	r0, r3
 800cdec:	f7f7 f9fe 	bl	80041ec <HAL_RCCEx_PeriphCLKConfig>
 800cdf0:	4603      	mov	r3, r0
 800cdf2:	2b00      	cmp	r3, #0
 800cdf4:	d001      	beq.n	800cdfa <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 800cdf6:	f7f4 fdaf 	bl	8001958 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	60fb      	str	r3, [r7, #12]
 800cdfe:	4b25      	ldr	r3, [pc, #148]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce02:	4a24      	ldr	r2, [pc, #144]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce04:	f043 0301 	orr.w	r3, r3, #1
 800ce08:	6313      	str	r3, [r2, #48]	; 0x30
 800ce0a:	4b22      	ldr	r3, [pc, #136]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ce0e:	f003 0301 	and.w	r3, r3, #1
 800ce12:	60fb      	str	r3, [r7, #12]
 800ce14:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ce16:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ce1a:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ce1c:	2300      	movs	r3, #0
 800ce1e:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce20:	2300      	movs	r3, #0
 800ce22:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce24:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800ce28:	4619      	mov	r1, r3
 800ce2a:	481b      	ldr	r0, [pc, #108]	; (800ce98 <HAL_PCD_MspInit+0xec>)
 800ce2c:	f7f5 fa1e 	bl	800226c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ce30:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ce34:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce36:	2302      	movs	r3, #2
 800ce38:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce3a:	2300      	movs	r3, #0
 800ce3c:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce3e:	2303      	movs	r3, #3
 800ce40:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ce42:	230a      	movs	r3, #10
 800ce44:	67fb      	str	r3, [r7, #124]	; 0x7c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce46:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800ce4a:	4619      	mov	r1, r3
 800ce4c:	4812      	ldr	r0, [pc, #72]	; (800ce98 <HAL_PCD_MspInit+0xec>)
 800ce4e:	f7f5 fa0d 	bl	800226c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ce52:	4b10      	ldr	r3, [pc, #64]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ce56:	4a0f      	ldr	r2, [pc, #60]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce58:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce5c:	6353      	str	r3, [r2, #52]	; 0x34
 800ce5e:	2300      	movs	r3, #0
 800ce60:	60bb      	str	r3, [r7, #8]
 800ce62:	4b0c      	ldr	r3, [pc, #48]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce66:	4a0b      	ldr	r2, [pc, #44]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce68:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ce6c:	6453      	str	r3, [r2, #68]	; 0x44
 800ce6e:	4b09      	ldr	r3, [pc, #36]	; (800ce94 <HAL_PCD_MspInit+0xe8>)
 800ce70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ce72:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ce76:	60bb      	str	r3, [r7, #8]
 800ce78:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 800ce7a:	2200      	movs	r2, #0
 800ce7c:	2105      	movs	r1, #5
 800ce7e:	2043      	movs	r0, #67	; 0x43
 800ce80:	f7f5 f9bd 	bl	80021fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ce84:	2043      	movs	r0, #67	; 0x43
 800ce86:	f7f5 f9d6 	bl	8002236 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ce8a:	bf00      	nop
 800ce8c:	3780      	adds	r7, #128	; 0x80
 800ce8e:	46bd      	mov	sp, r7
 800ce90:	bd80      	pop	{r7, pc}
 800ce92:	bf00      	nop
 800ce94:	40023800 	.word	0x40023800
 800ce98:	40020000 	.word	0x40020000

0800ce9c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce9c:	b580      	push	{r7, lr}
 800ce9e:	b082      	sub	sp, #8
 800cea0:	af00      	add	r7, sp, #0
 800cea2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800cea4:	687b      	ldr	r3, [r7, #4]
 800cea6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	4610      	mov	r0, r2
 800ceb4:	f7fb fd11 	bl	80088da <USBD_LL_SetupStage>
}
 800ceb8:	bf00      	nop
 800ceba:	3708      	adds	r7, #8
 800cebc:	46bd      	mov	sp, r7
 800cebe:	bd80      	pop	{r7, pc}

0800cec0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cec0:	b580      	push	{r7, lr}
 800cec2:	b082      	sub	sp, #8
 800cec4:	af00      	add	r7, sp, #0
 800cec6:	6078      	str	r0, [r7, #4]
 800cec8:	460b      	mov	r3, r1
 800ceca:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800ced2:	78fa      	ldrb	r2, [r7, #3]
 800ced4:	6879      	ldr	r1, [r7, #4]
 800ced6:	4613      	mov	r3, r2
 800ced8:	00db      	lsls	r3, r3, #3
 800ceda:	4413      	add	r3, r2
 800cedc:	009b      	lsls	r3, r3, #2
 800cede:	440b      	add	r3, r1
 800cee0:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800cee4:	681a      	ldr	r2, [r3, #0]
 800cee6:	78fb      	ldrb	r3, [r7, #3]
 800cee8:	4619      	mov	r1, r3
 800ceea:	f7fb fd4b 	bl	8008984 <USBD_LL_DataOutStage>
}
 800ceee:	bf00      	nop
 800cef0:	3708      	adds	r7, #8
 800cef2:	46bd      	mov	sp, r7
 800cef4:	bd80      	pop	{r7, pc}

0800cef6 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cef6:	b580      	push	{r7, lr}
 800cef8:	b082      	sub	sp, #8
 800cefa:	af00      	add	r7, sp, #0
 800cefc:	6078      	str	r0, [r7, #4]
 800cefe:	460b      	mov	r3, r1
 800cf00:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800cf02:	687b      	ldr	r3, [r7, #4]
 800cf04:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800cf08:	78fa      	ldrb	r2, [r7, #3]
 800cf0a:	6879      	ldr	r1, [r7, #4]
 800cf0c:	4613      	mov	r3, r2
 800cf0e:	00db      	lsls	r3, r3, #3
 800cf10:	4413      	add	r3, r2
 800cf12:	009b      	lsls	r3, r3, #2
 800cf14:	440b      	add	r3, r1
 800cf16:	334c      	adds	r3, #76	; 0x4c
 800cf18:	681a      	ldr	r2, [r3, #0]
 800cf1a:	78fb      	ldrb	r3, [r7, #3]
 800cf1c:	4619      	mov	r1, r3
 800cf1e:	f7fb fde4 	bl	8008aea <USBD_LL_DataInStage>
}
 800cf22:	bf00      	nop
 800cf24:	3708      	adds	r7, #8
 800cf26:	46bd      	mov	sp, r7
 800cf28:	bd80      	pop	{r7, pc}

0800cf2a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf2a:	b580      	push	{r7, lr}
 800cf2c:	b082      	sub	sp, #8
 800cf2e:	af00      	add	r7, sp, #0
 800cf30:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800cf38:	4618      	mov	r0, r3
 800cf3a:	f7fb ff18 	bl	8008d6e <USBD_LL_SOF>
}
 800cf3e:	bf00      	nop
 800cf40:	3708      	adds	r7, #8
 800cf42:	46bd      	mov	sp, r7
 800cf44:	bd80      	pop	{r7, pc}

0800cf46 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf46:	b580      	push	{r7, lr}
 800cf48:	b084      	sub	sp, #16
 800cf4a:	af00      	add	r7, sp, #0
 800cf4c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cf4e:	2301      	movs	r3, #1
 800cf50:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	68db      	ldr	r3, [r3, #12]
 800cf56:	2b00      	cmp	r3, #0
 800cf58:	d102      	bne.n	800cf60 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cf5a:	2300      	movs	r3, #0
 800cf5c:	73fb      	strb	r3, [r7, #15]
 800cf5e:	e008      	b.n	800cf72 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	68db      	ldr	r3, [r3, #12]
 800cf64:	2b02      	cmp	r3, #2
 800cf66:	d102      	bne.n	800cf6e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cf68:	2301      	movs	r3, #1
 800cf6a:	73fb      	strb	r3, [r7, #15]
 800cf6c:	e001      	b.n	800cf72 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cf6e:	f7f4 fcf3 	bl	8001958 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800cf78:	7bfa      	ldrb	r2, [r7, #15]
 800cf7a:	4611      	mov	r1, r2
 800cf7c:	4618      	mov	r0, r3
 800cf7e:	f7fb feb8 	bl	8008cf2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7fb fe60 	bl	8008c4e <USBD_LL_Reset>
}
 800cf8e:	bf00      	nop
 800cf90:	3710      	adds	r7, #16
 800cf92:	46bd      	mov	sp, r7
 800cf94:	bd80      	pop	{r7, pc}
	...

0800cf98 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf98:	b580      	push	{r7, lr}
 800cf9a:	b082      	sub	sp, #8
 800cf9c:	af00      	add	r7, sp, #0
 800cf9e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	f7fb feb3 	bl	8008d12 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	687a      	ldr	r2, [r7, #4]
 800cfb8:	6812      	ldr	r2, [r2, #0]
 800cfba:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800cfbe:	f043 0301 	orr.w	r3, r3, #1
 800cfc2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cfc4:	687b      	ldr	r3, [r7, #4]
 800cfc6:	6a1b      	ldr	r3, [r3, #32]
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d005      	beq.n	800cfd8 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cfcc:	4b04      	ldr	r3, [pc, #16]	; (800cfe0 <HAL_PCD_SuspendCallback+0x48>)
 800cfce:	691b      	ldr	r3, [r3, #16]
 800cfd0:	4a03      	ldr	r2, [pc, #12]	; (800cfe0 <HAL_PCD_SuspendCallback+0x48>)
 800cfd2:	f043 0306 	orr.w	r3, r3, #6
 800cfd6:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cfd8:	bf00      	nop
 800cfda:	3708      	adds	r7, #8
 800cfdc:	46bd      	mov	sp, r7
 800cfde:	bd80      	pop	{r7, pc}
 800cfe0:	e000ed00 	.word	0xe000ed00

0800cfe4 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfe4:	b580      	push	{r7, lr}
 800cfe6:	b082      	sub	sp, #8
 800cfe8:	af00      	add	r7, sp, #0
 800cfea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cfec:	687b      	ldr	r3, [r7, #4]
 800cfee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800cff2:	4618      	mov	r0, r3
 800cff4:	f7fb fea3 	bl	8008d3e <USBD_LL_Resume>
}
 800cff8:	bf00      	nop
 800cffa:	3708      	adds	r7, #8
 800cffc:	46bd      	mov	sp, r7
 800cffe:	bd80      	pop	{r7, pc}

0800d000 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d000:	b580      	push	{r7, lr}
 800d002:	b082      	sub	sp, #8
 800d004:	af00      	add	r7, sp, #0
 800d006:	6078      	str	r0, [r7, #4]
 800d008:	460b      	mov	r3, r1
 800d00a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d012:	78fa      	ldrb	r2, [r7, #3]
 800d014:	4611      	mov	r1, r2
 800d016:	4618      	mov	r0, r3
 800d018:	f7fb fefb 	bl	8008e12 <USBD_LL_IsoOUTIncomplete>
}
 800d01c:	bf00      	nop
 800d01e:	3708      	adds	r7, #8
 800d020:	46bd      	mov	sp, r7
 800d022:	bd80      	pop	{r7, pc}

0800d024 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d024:	b580      	push	{r7, lr}
 800d026:	b082      	sub	sp, #8
 800d028:	af00      	add	r7, sp, #0
 800d02a:	6078      	str	r0, [r7, #4]
 800d02c:	460b      	mov	r3, r1
 800d02e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d036:	78fa      	ldrb	r2, [r7, #3]
 800d038:	4611      	mov	r1, r2
 800d03a:	4618      	mov	r0, r3
 800d03c:	f7fb feb7 	bl	8008dae <USBD_LL_IsoINIncomplete>
}
 800d040:	bf00      	nop
 800d042:	3708      	adds	r7, #8
 800d044:	46bd      	mov	sp, r7
 800d046:	bd80      	pop	{r7, pc}

0800d048 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d048:	b580      	push	{r7, lr}
 800d04a:	b082      	sub	sp, #8
 800d04c:	af00      	add	r7, sp, #0
 800d04e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d056:	4618      	mov	r0, r3
 800d058:	f7fb ff0d 	bl	8008e76 <USBD_LL_DevConnected>
}
 800d05c:	bf00      	nop
 800d05e:	3708      	adds	r7, #8
 800d060:	46bd      	mov	sp, r7
 800d062:	bd80      	pop	{r7, pc}

0800d064 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b082      	sub	sp, #8
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d072:	4618      	mov	r0, r3
 800d074:	f7fb ff0a 	bl	8008e8c <USBD_LL_DevDisconnected>
}
 800d078:	bf00      	nop
 800d07a:	3708      	adds	r7, #8
 800d07c:	46bd      	mov	sp, r7
 800d07e:	bd80      	pop	{r7, pc}

0800d080 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d080:	b580      	push	{r7, lr}
 800d082:	b082      	sub	sp, #8
 800d084:	af00      	add	r7, sp, #0
 800d086:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	781b      	ldrb	r3, [r3, #0]
 800d08c:	2b00      	cmp	r3, #0
 800d08e:	d13c      	bne.n	800d10a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d090:	4a20      	ldr	r2, [pc, #128]	; (800d114 <USBD_LL_Init+0x94>)
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800d098:	687b      	ldr	r3, [r7, #4]
 800d09a:	4a1e      	ldr	r2, [pc, #120]	; (800d114 <USBD_LL_Init+0x94>)
 800d09c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d0a0:	4b1c      	ldr	r3, [pc, #112]	; (800d114 <USBD_LL_Init+0x94>)
 800d0a2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d0a6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800d0a8:	4b1a      	ldr	r3, [pc, #104]	; (800d114 <USBD_LL_Init+0x94>)
 800d0aa:	2206      	movs	r2, #6
 800d0ac:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d0ae:	4b19      	ldr	r3, [pc, #100]	; (800d114 <USBD_LL_Init+0x94>)
 800d0b0:	2202      	movs	r2, #2
 800d0b2:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d0b4:	4b17      	ldr	r3, [pc, #92]	; (800d114 <USBD_LL_Init+0x94>)
 800d0b6:	2200      	movs	r2, #0
 800d0b8:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d0ba:	4b16      	ldr	r3, [pc, #88]	; (800d114 <USBD_LL_Init+0x94>)
 800d0bc:	2202      	movs	r2, #2
 800d0be:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d0c0:	4b14      	ldr	r3, [pc, #80]	; (800d114 <USBD_LL_Init+0x94>)
 800d0c2:	2200      	movs	r2, #0
 800d0c4:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d0c6:	4b13      	ldr	r3, [pc, #76]	; (800d114 <USBD_LL_Init+0x94>)
 800d0c8:	2200      	movs	r2, #0
 800d0ca:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d0cc:	4b11      	ldr	r3, [pc, #68]	; (800d114 <USBD_LL_Init+0x94>)
 800d0ce:	2200      	movs	r2, #0
 800d0d0:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 800d0d2:	4b10      	ldr	r3, [pc, #64]	; (800d114 <USBD_LL_Init+0x94>)
 800d0d4:	2201      	movs	r2, #1
 800d0d6:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d0d8:	4b0e      	ldr	r3, [pc, #56]	; (800d114 <USBD_LL_Init+0x94>)
 800d0da:	2200      	movs	r2, #0
 800d0dc:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d0de:	480d      	ldr	r0, [pc, #52]	; (800d114 <USBD_LL_Init+0x94>)
 800d0e0:	f7f5 fca1 	bl	8002a26 <HAL_PCD_Init>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	2b00      	cmp	r3, #0
 800d0e8:	d001      	beq.n	800d0ee <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d0ea:	f7f4 fc35 	bl	8001958 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d0ee:	2180      	movs	r1, #128	; 0x80
 800d0f0:	4808      	ldr	r0, [pc, #32]	; (800d114 <USBD_LL_Init+0x94>)
 800d0f2:	f7f6 ff2c 	bl	8003f4e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d0f6:	2240      	movs	r2, #64	; 0x40
 800d0f8:	2100      	movs	r1, #0
 800d0fa:	4806      	ldr	r0, [pc, #24]	; (800d114 <USBD_LL_Init+0x94>)
 800d0fc:	f7f6 fee0 	bl	8003ec0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d100:	2280      	movs	r2, #128	; 0x80
 800d102:	2101      	movs	r1, #1
 800d104:	4803      	ldr	r0, [pc, #12]	; (800d114 <USBD_LL_Init+0x94>)
 800d106:	f7f6 fedb 	bl	8003ec0 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d10a:	2300      	movs	r3, #0
}
 800d10c:	4618      	mov	r0, r3
 800d10e:	3708      	adds	r7, #8
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}
 800d114:	200067e0 	.word	0x200067e0

0800d118 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d118:	b580      	push	{r7, lr}
 800d11a:	b084      	sub	sp, #16
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d120:	2300      	movs	r3, #0
 800d122:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d124:	2300      	movs	r3, #0
 800d126:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d128:	687b      	ldr	r3, [r7, #4]
 800d12a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d12e:	4618      	mov	r0, r3
 800d130:	f7f5 fd9d 	bl	8002c6e <HAL_PCD_Start>
 800d134:	4603      	mov	r3, r0
 800d136:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d138:	7bfb      	ldrb	r3, [r7, #15]
 800d13a:	4618      	mov	r0, r3
 800d13c:	f000 f990 	bl	800d460 <USBD_Get_USB_Status>
 800d140:	4603      	mov	r3, r0
 800d142:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d144:	7bbb      	ldrb	r3, [r7, #14]
}
 800d146:	4618      	mov	r0, r3
 800d148:	3710      	adds	r7, #16
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}

0800d14e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d14e:	b580      	push	{r7, lr}
 800d150:	b084      	sub	sp, #16
 800d152:	af00      	add	r7, sp, #0
 800d154:	6078      	str	r0, [r7, #4]
 800d156:	4608      	mov	r0, r1
 800d158:	4611      	mov	r1, r2
 800d15a:	461a      	mov	r2, r3
 800d15c:	4603      	mov	r3, r0
 800d15e:	70fb      	strb	r3, [r7, #3]
 800d160:	460b      	mov	r3, r1
 800d162:	70bb      	strb	r3, [r7, #2]
 800d164:	4613      	mov	r3, r2
 800d166:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d168:	2300      	movs	r3, #0
 800d16a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d16c:	2300      	movs	r3, #0
 800d16e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d170:	687b      	ldr	r3, [r7, #4]
 800d172:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d176:	78bb      	ldrb	r3, [r7, #2]
 800d178:	883a      	ldrh	r2, [r7, #0]
 800d17a:	78f9      	ldrb	r1, [r7, #3]
 800d17c:	f7f6 fa9b 	bl	80036b6 <HAL_PCD_EP_Open>
 800d180:	4603      	mov	r3, r0
 800d182:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d184:	7bfb      	ldrb	r3, [r7, #15]
 800d186:	4618      	mov	r0, r3
 800d188:	f000 f96a 	bl	800d460 <USBD_Get_USB_Status>
 800d18c:	4603      	mov	r3, r0
 800d18e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d190:	7bbb      	ldrb	r3, [r7, #14]
}
 800d192:	4618      	mov	r0, r3
 800d194:	3710      	adds	r7, #16
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}

0800d19a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d19a:	b580      	push	{r7, lr}
 800d19c:	b084      	sub	sp, #16
 800d19e:	af00      	add	r7, sp, #0
 800d1a0:	6078      	str	r0, [r7, #4]
 800d1a2:	460b      	mov	r3, r1
 800d1a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d1ae:	687b      	ldr	r3, [r7, #4]
 800d1b0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d1b4:	78fa      	ldrb	r2, [r7, #3]
 800d1b6:	4611      	mov	r1, r2
 800d1b8:	4618      	mov	r0, r3
 800d1ba:	f7f6 fae4 	bl	8003786 <HAL_PCD_EP_Close>
 800d1be:	4603      	mov	r3, r0
 800d1c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1c2:	7bfb      	ldrb	r3, [r7, #15]
 800d1c4:	4618      	mov	r0, r3
 800d1c6:	f000 f94b 	bl	800d460 <USBD_Get_USB_Status>
 800d1ca:	4603      	mov	r3, r0
 800d1cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1d0:	4618      	mov	r0, r3
 800d1d2:	3710      	adds	r7, #16
 800d1d4:	46bd      	mov	sp, r7
 800d1d6:	bd80      	pop	{r7, pc}

0800d1d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d1d8:	b580      	push	{r7, lr}
 800d1da:	b084      	sub	sp, #16
 800d1dc:	af00      	add	r7, sp, #0
 800d1de:	6078      	str	r0, [r7, #4]
 800d1e0:	460b      	mov	r3, r1
 800d1e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1e4:	2300      	movs	r3, #0
 800d1e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1e8:	2300      	movs	r3, #0
 800d1ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d1ec:	687b      	ldr	r3, [r7, #4]
 800d1ee:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d1f2:	78fa      	ldrb	r2, [r7, #3]
 800d1f4:	4611      	mov	r1, r2
 800d1f6:	4618      	mov	r0, r3
 800d1f8:	f7f6 fbbc 	bl	8003974 <HAL_PCD_EP_SetStall>
 800d1fc:	4603      	mov	r3, r0
 800d1fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d200:	7bfb      	ldrb	r3, [r7, #15]
 800d202:	4618      	mov	r0, r3
 800d204:	f000 f92c 	bl	800d460 <USBD_Get_USB_Status>
 800d208:	4603      	mov	r3, r0
 800d20a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d20c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d20e:	4618      	mov	r0, r3
 800d210:	3710      	adds	r7, #16
 800d212:	46bd      	mov	sp, r7
 800d214:	bd80      	pop	{r7, pc}

0800d216 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d216:	b580      	push	{r7, lr}
 800d218:	b084      	sub	sp, #16
 800d21a:	af00      	add	r7, sp, #0
 800d21c:	6078      	str	r0, [r7, #4]
 800d21e:	460b      	mov	r3, r1
 800d220:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d222:	2300      	movs	r3, #0
 800d224:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d226:	2300      	movs	r3, #0
 800d228:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d230:	78fa      	ldrb	r2, [r7, #3]
 800d232:	4611      	mov	r1, r2
 800d234:	4618      	mov	r0, r3
 800d236:	f7f6 fc01 	bl	8003a3c <HAL_PCD_EP_ClrStall>
 800d23a:	4603      	mov	r3, r0
 800d23c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d23e:	7bfb      	ldrb	r3, [r7, #15]
 800d240:	4618      	mov	r0, r3
 800d242:	f000 f90d 	bl	800d460 <USBD_Get_USB_Status>
 800d246:	4603      	mov	r3, r0
 800d248:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d24a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d24c:	4618      	mov	r0, r3
 800d24e:	3710      	adds	r7, #16
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}

0800d254 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d254:	b480      	push	{r7}
 800d256:	b085      	sub	sp, #20
 800d258:	af00      	add	r7, sp, #0
 800d25a:	6078      	str	r0, [r7, #4]
 800d25c:	460b      	mov	r3, r1
 800d25e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d266:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d268:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d26c:	2b00      	cmp	r3, #0
 800d26e:	da0b      	bge.n	800d288 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d270:	78fb      	ldrb	r3, [r7, #3]
 800d272:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d276:	68f9      	ldr	r1, [r7, #12]
 800d278:	4613      	mov	r3, r2
 800d27a:	00db      	lsls	r3, r3, #3
 800d27c:	4413      	add	r3, r2
 800d27e:	009b      	lsls	r3, r3, #2
 800d280:	440b      	add	r3, r1
 800d282:	333e      	adds	r3, #62	; 0x3e
 800d284:	781b      	ldrb	r3, [r3, #0]
 800d286:	e00b      	b.n	800d2a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d288:	78fb      	ldrb	r3, [r7, #3]
 800d28a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d28e:	68f9      	ldr	r1, [r7, #12]
 800d290:	4613      	mov	r3, r2
 800d292:	00db      	lsls	r3, r3, #3
 800d294:	4413      	add	r3, r2
 800d296:	009b      	lsls	r3, r3, #2
 800d298:	440b      	add	r3, r1
 800d29a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800d29e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d2a0:	4618      	mov	r0, r3
 800d2a2:	3714      	adds	r7, #20
 800d2a4:	46bd      	mov	sp, r7
 800d2a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2aa:	4770      	bx	lr

0800d2ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	b084      	sub	sp, #16
 800d2b0:	af00      	add	r7, sp, #0
 800d2b2:	6078      	str	r0, [r7, #4]
 800d2b4:	460b      	mov	r3, r1
 800d2b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2b8:	2300      	movs	r3, #0
 800d2ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2bc:	2300      	movs	r3, #0
 800d2be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d2c6:	78fa      	ldrb	r2, [r7, #3]
 800d2c8:	4611      	mov	r1, r2
 800d2ca:	4618      	mov	r0, r3
 800d2cc:	f7f6 f9ce 	bl	800366c <HAL_PCD_SetAddress>
 800d2d0:	4603      	mov	r3, r0
 800d2d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2d4:	7bfb      	ldrb	r3, [r7, #15]
 800d2d6:	4618      	mov	r0, r3
 800d2d8:	f000 f8c2 	bl	800d460 <USBD_Get_USB_Status>
 800d2dc:	4603      	mov	r3, r0
 800d2de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2e2:	4618      	mov	r0, r3
 800d2e4:	3710      	adds	r7, #16
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	bd80      	pop	{r7, pc}

0800d2ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d2ea:	b580      	push	{r7, lr}
 800d2ec:	b086      	sub	sp, #24
 800d2ee:	af00      	add	r7, sp, #0
 800d2f0:	60f8      	str	r0, [r7, #12]
 800d2f2:	607a      	str	r2, [r7, #4]
 800d2f4:	603b      	str	r3, [r7, #0]
 800d2f6:	460b      	mov	r3, r1
 800d2f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2fe:	2300      	movs	r3, #0
 800d300:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d308:	7af9      	ldrb	r1, [r7, #11]
 800d30a:	683b      	ldr	r3, [r7, #0]
 800d30c:	687a      	ldr	r2, [r7, #4]
 800d30e:	f7f6 fae7 	bl	80038e0 <HAL_PCD_EP_Transmit>
 800d312:	4603      	mov	r3, r0
 800d314:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d316:	7dfb      	ldrb	r3, [r7, #23]
 800d318:	4618      	mov	r0, r3
 800d31a:	f000 f8a1 	bl	800d460 <USBD_Get_USB_Status>
 800d31e:	4603      	mov	r3, r0
 800d320:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d322:	7dbb      	ldrb	r3, [r7, #22]
}
 800d324:	4618      	mov	r0, r3
 800d326:	3718      	adds	r7, #24
 800d328:	46bd      	mov	sp, r7
 800d32a:	bd80      	pop	{r7, pc}

0800d32c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d32c:	b580      	push	{r7, lr}
 800d32e:	b086      	sub	sp, #24
 800d330:	af00      	add	r7, sp, #0
 800d332:	60f8      	str	r0, [r7, #12]
 800d334:	607a      	str	r2, [r7, #4]
 800d336:	603b      	str	r3, [r7, #0]
 800d338:	460b      	mov	r3, r1
 800d33a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d33c:	2300      	movs	r3, #0
 800d33e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d340:	2300      	movs	r3, #0
 800d342:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800d34a:	7af9      	ldrb	r1, [r7, #11]
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	687a      	ldr	r2, [r7, #4]
 800d350:	f7f6 fa63 	bl	800381a <HAL_PCD_EP_Receive>
 800d354:	4603      	mov	r3, r0
 800d356:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d358:	7dfb      	ldrb	r3, [r7, #23]
 800d35a:	4618      	mov	r0, r3
 800d35c:	f000 f880 	bl	800d460 <USBD_Get_USB_Status>
 800d360:	4603      	mov	r3, r0
 800d362:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d364:	7dbb      	ldrb	r3, [r7, #22]
}
 800d366:	4618      	mov	r0, r3
 800d368:	3718      	adds	r7, #24
 800d36a:	46bd      	mov	sp, r7
 800d36c:	bd80      	pop	{r7, pc}

0800d36e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b082      	sub	sp, #8
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
 800d376:	460b      	mov	r3, r1
 800d378:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d37a:	687b      	ldr	r3, [r7, #4]
 800d37c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800d380:	78fa      	ldrb	r2, [r7, #3]
 800d382:	4611      	mov	r1, r2
 800d384:	4618      	mov	r0, r3
 800d386:	f7f6 fa93 	bl	80038b0 <HAL_PCD_EP_GetRxCount>
 800d38a:	4603      	mov	r3, r0
}
 800d38c:	4618      	mov	r0, r3
 800d38e:	3708      	adds	r7, #8
 800d390:	46bd      	mov	sp, r7
 800d392:	bd80      	pop	{r7, pc}

0800d394 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800d394:	b580      	push	{r7, lr}
 800d396:	b082      	sub	sp, #8
 800d398:	af00      	add	r7, sp, #0
 800d39a:	6078      	str	r0, [r7, #4]
 800d39c:	460b      	mov	r3, r1
 800d39e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800d3a0:	78fb      	ldrb	r3, [r7, #3]
 800d3a2:	2b00      	cmp	r3, #0
 800d3a4:	d002      	beq.n	800d3ac <HAL_PCDEx_LPM_Callback+0x18>
 800d3a6:	2b01      	cmp	r3, #1
 800d3a8:	d01f      	beq.n	800d3ea <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800d3aa:	e03b      	b.n	800d424 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800d3ac:	687b      	ldr	r3, [r7, #4]
 800d3ae:	6a1b      	ldr	r3, [r3, #32]
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d007      	beq.n	800d3c4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 800d3b4:	f7f3 ffb0 	bl	8001318 <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d3b8:	4b1c      	ldr	r3, [pc, #112]	; (800d42c <HAL_PCDEx_LPM_Callback+0x98>)
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	4a1b      	ldr	r2, [pc, #108]	; (800d42c <HAL_PCDEx_LPM_Callback+0x98>)
 800d3be:	f023 0306 	bic.w	r3, r3, #6
 800d3c2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	687a      	ldr	r2, [r7, #4]
 800d3d0:	6812      	ldr	r2, [r2, #0]
 800d3d2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d3d6:	f023 0301 	bic.w	r3, r3, #1
 800d3da:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800d3dc:	687b      	ldr	r3, [r7, #4]
 800d3de:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	f7fb fcab 	bl	8008d3e <USBD_LL_Resume>
    break;
 800d3e8:	e01c      	b.n	800d424 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	681b      	ldr	r3, [r3, #0]
 800d3ee:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	687a      	ldr	r2, [r7, #4]
 800d3f6:	6812      	ldr	r2, [r2, #0]
 800d3f8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d3fc:	f043 0301 	orr.w	r3, r3, #1
 800d400:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800d408:	4618      	mov	r0, r3
 800d40a:	f7fb fc82 	bl	8008d12 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	6a1b      	ldr	r3, [r3, #32]
 800d412:	2b00      	cmp	r3, #0
 800d414:	d005      	beq.n	800d422 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d416:	4b05      	ldr	r3, [pc, #20]	; (800d42c <HAL_PCDEx_LPM_Callback+0x98>)
 800d418:	691b      	ldr	r3, [r3, #16]
 800d41a:	4a04      	ldr	r2, [pc, #16]	; (800d42c <HAL_PCDEx_LPM_Callback+0x98>)
 800d41c:	f043 0306 	orr.w	r3, r3, #6
 800d420:	6113      	str	r3, [r2, #16]
    break;
 800d422:	bf00      	nop
}
 800d424:	bf00      	nop
 800d426:	3708      	adds	r7, #8
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}
 800d42c:	e000ed00 	.word	0xe000ed00

0800d430 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d430:	b480      	push	{r7}
 800d432:	b083      	sub	sp, #12
 800d434:	af00      	add	r7, sp, #0
 800d436:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d438:	4b03      	ldr	r3, [pc, #12]	; (800d448 <USBD_static_malloc+0x18>)
}
 800d43a:	4618      	mov	r0, r3
 800d43c:	370c      	adds	r7, #12
 800d43e:	46bd      	mov	sp, r7
 800d440:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d444:	4770      	bx	lr
 800d446:	bf00      	nop
 800d448:	20006cec 	.word	0x20006cec

0800d44c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]

}
 800d454:	bf00      	nop
 800d456:	370c      	adds	r7, #12
 800d458:	46bd      	mov	sp, r7
 800d45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d45e:	4770      	bx	lr

0800d460 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d460:	b480      	push	{r7}
 800d462:	b085      	sub	sp, #20
 800d464:	af00      	add	r7, sp, #0
 800d466:	4603      	mov	r3, r0
 800d468:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d46a:	2300      	movs	r3, #0
 800d46c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d46e:	79fb      	ldrb	r3, [r7, #7]
 800d470:	2b03      	cmp	r3, #3
 800d472:	d817      	bhi.n	800d4a4 <USBD_Get_USB_Status+0x44>
 800d474:	a201      	add	r2, pc, #4	; (adr r2, 800d47c <USBD_Get_USB_Status+0x1c>)
 800d476:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d47a:	bf00      	nop
 800d47c:	0800d48d 	.word	0x0800d48d
 800d480:	0800d493 	.word	0x0800d493
 800d484:	0800d499 	.word	0x0800d499
 800d488:	0800d49f 	.word	0x0800d49f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d48c:	2300      	movs	r3, #0
 800d48e:	73fb      	strb	r3, [r7, #15]
    break;
 800d490:	e00b      	b.n	800d4aa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d492:	2303      	movs	r3, #3
 800d494:	73fb      	strb	r3, [r7, #15]
    break;
 800d496:	e008      	b.n	800d4aa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d498:	2301      	movs	r3, #1
 800d49a:	73fb      	strb	r3, [r7, #15]
    break;
 800d49c:	e005      	b.n	800d4aa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d49e:	2303      	movs	r3, #3
 800d4a0:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a2:	e002      	b.n	800d4aa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d4a4:	2303      	movs	r3, #3
 800d4a6:	73fb      	strb	r3, [r7, #15]
    break;
 800d4a8:	bf00      	nop
  }
  return usb_status;
 800d4aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3714      	adds	r7, #20
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b6:	4770      	bx	lr

0800d4b8 <__errno>:
 800d4b8:	4b01      	ldr	r3, [pc, #4]	; (800d4c0 <__errno+0x8>)
 800d4ba:	6818      	ldr	r0, [r3, #0]
 800d4bc:	4770      	bx	lr
 800d4be:	bf00      	nop
 800d4c0:	20000110 	.word	0x20000110

0800d4c4 <std>:
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	b510      	push	{r4, lr}
 800d4c8:	4604      	mov	r4, r0
 800d4ca:	e9c0 3300 	strd	r3, r3, [r0]
 800d4ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d4d2:	6083      	str	r3, [r0, #8]
 800d4d4:	8181      	strh	r1, [r0, #12]
 800d4d6:	6643      	str	r3, [r0, #100]	; 0x64
 800d4d8:	81c2      	strh	r2, [r0, #14]
 800d4da:	6183      	str	r3, [r0, #24]
 800d4dc:	4619      	mov	r1, r3
 800d4de:	2208      	movs	r2, #8
 800d4e0:	305c      	adds	r0, #92	; 0x5c
 800d4e2:	f000 f91a 	bl	800d71a <memset>
 800d4e6:	4b05      	ldr	r3, [pc, #20]	; (800d4fc <std+0x38>)
 800d4e8:	6263      	str	r3, [r4, #36]	; 0x24
 800d4ea:	4b05      	ldr	r3, [pc, #20]	; (800d500 <std+0x3c>)
 800d4ec:	62a3      	str	r3, [r4, #40]	; 0x28
 800d4ee:	4b05      	ldr	r3, [pc, #20]	; (800d504 <std+0x40>)
 800d4f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d4f2:	4b05      	ldr	r3, [pc, #20]	; (800d508 <std+0x44>)
 800d4f4:	6224      	str	r4, [r4, #32]
 800d4f6:	6323      	str	r3, [r4, #48]	; 0x30
 800d4f8:	bd10      	pop	{r4, pc}
 800d4fa:	bf00      	nop
 800d4fc:	0800de0d 	.word	0x0800de0d
 800d500:	0800de33 	.word	0x0800de33
 800d504:	0800de6b 	.word	0x0800de6b
 800d508:	0800de8f 	.word	0x0800de8f

0800d50c <_cleanup_r>:
 800d50c:	4901      	ldr	r1, [pc, #4]	; (800d514 <_cleanup_r+0x8>)
 800d50e:	f000 b8af 	b.w	800d670 <_fwalk_reent>
 800d512:	bf00      	nop
 800d514:	0800ed59 	.word	0x0800ed59

0800d518 <__sfmoreglue>:
 800d518:	b570      	push	{r4, r5, r6, lr}
 800d51a:	2268      	movs	r2, #104	; 0x68
 800d51c:	1e4d      	subs	r5, r1, #1
 800d51e:	4355      	muls	r5, r2
 800d520:	460e      	mov	r6, r1
 800d522:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d526:	f000 f921 	bl	800d76c <_malloc_r>
 800d52a:	4604      	mov	r4, r0
 800d52c:	b140      	cbz	r0, 800d540 <__sfmoreglue+0x28>
 800d52e:	2100      	movs	r1, #0
 800d530:	e9c0 1600 	strd	r1, r6, [r0]
 800d534:	300c      	adds	r0, #12
 800d536:	60a0      	str	r0, [r4, #8]
 800d538:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d53c:	f000 f8ed 	bl	800d71a <memset>
 800d540:	4620      	mov	r0, r4
 800d542:	bd70      	pop	{r4, r5, r6, pc}

0800d544 <__sfp_lock_acquire>:
 800d544:	4801      	ldr	r0, [pc, #4]	; (800d54c <__sfp_lock_acquire+0x8>)
 800d546:	f000 b8d8 	b.w	800d6fa <__retarget_lock_acquire_recursive>
 800d54a:	bf00      	nop
 800d54c:	20006f0d 	.word	0x20006f0d

0800d550 <__sfp_lock_release>:
 800d550:	4801      	ldr	r0, [pc, #4]	; (800d558 <__sfp_lock_release+0x8>)
 800d552:	f000 b8d3 	b.w	800d6fc <__retarget_lock_release_recursive>
 800d556:	bf00      	nop
 800d558:	20006f0d 	.word	0x20006f0d

0800d55c <__sinit_lock_acquire>:
 800d55c:	4801      	ldr	r0, [pc, #4]	; (800d564 <__sinit_lock_acquire+0x8>)
 800d55e:	f000 b8cc 	b.w	800d6fa <__retarget_lock_acquire_recursive>
 800d562:	bf00      	nop
 800d564:	20006f0e 	.word	0x20006f0e

0800d568 <__sinit_lock_release>:
 800d568:	4801      	ldr	r0, [pc, #4]	; (800d570 <__sinit_lock_release+0x8>)
 800d56a:	f000 b8c7 	b.w	800d6fc <__retarget_lock_release_recursive>
 800d56e:	bf00      	nop
 800d570:	20006f0e 	.word	0x20006f0e

0800d574 <__sinit>:
 800d574:	b510      	push	{r4, lr}
 800d576:	4604      	mov	r4, r0
 800d578:	f7ff fff0 	bl	800d55c <__sinit_lock_acquire>
 800d57c:	69a3      	ldr	r3, [r4, #24]
 800d57e:	b11b      	cbz	r3, 800d588 <__sinit+0x14>
 800d580:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d584:	f7ff bff0 	b.w	800d568 <__sinit_lock_release>
 800d588:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d58c:	6523      	str	r3, [r4, #80]	; 0x50
 800d58e:	4b13      	ldr	r3, [pc, #76]	; (800d5dc <__sinit+0x68>)
 800d590:	4a13      	ldr	r2, [pc, #76]	; (800d5e0 <__sinit+0x6c>)
 800d592:	681b      	ldr	r3, [r3, #0]
 800d594:	62a2      	str	r2, [r4, #40]	; 0x28
 800d596:	42a3      	cmp	r3, r4
 800d598:	bf04      	itt	eq
 800d59a:	2301      	moveq	r3, #1
 800d59c:	61a3      	streq	r3, [r4, #24]
 800d59e:	4620      	mov	r0, r4
 800d5a0:	f000 f820 	bl	800d5e4 <__sfp>
 800d5a4:	6060      	str	r0, [r4, #4]
 800d5a6:	4620      	mov	r0, r4
 800d5a8:	f000 f81c 	bl	800d5e4 <__sfp>
 800d5ac:	60a0      	str	r0, [r4, #8]
 800d5ae:	4620      	mov	r0, r4
 800d5b0:	f000 f818 	bl	800d5e4 <__sfp>
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	60e0      	str	r0, [r4, #12]
 800d5b8:	2104      	movs	r1, #4
 800d5ba:	6860      	ldr	r0, [r4, #4]
 800d5bc:	f7ff ff82 	bl	800d4c4 <std>
 800d5c0:	68a0      	ldr	r0, [r4, #8]
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	2109      	movs	r1, #9
 800d5c6:	f7ff ff7d 	bl	800d4c4 <std>
 800d5ca:	68e0      	ldr	r0, [r4, #12]
 800d5cc:	2202      	movs	r2, #2
 800d5ce:	2112      	movs	r1, #18
 800d5d0:	f7ff ff78 	bl	800d4c4 <std>
 800d5d4:	2301      	movs	r3, #1
 800d5d6:	61a3      	str	r3, [r4, #24]
 800d5d8:	e7d2      	b.n	800d580 <__sinit+0xc>
 800d5da:	bf00      	nop
 800d5dc:	08011808 	.word	0x08011808
 800d5e0:	0800d50d 	.word	0x0800d50d

0800d5e4 <__sfp>:
 800d5e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d5e6:	4607      	mov	r7, r0
 800d5e8:	f7ff ffac 	bl	800d544 <__sfp_lock_acquire>
 800d5ec:	4b1e      	ldr	r3, [pc, #120]	; (800d668 <__sfp+0x84>)
 800d5ee:	681e      	ldr	r6, [r3, #0]
 800d5f0:	69b3      	ldr	r3, [r6, #24]
 800d5f2:	b913      	cbnz	r3, 800d5fa <__sfp+0x16>
 800d5f4:	4630      	mov	r0, r6
 800d5f6:	f7ff ffbd 	bl	800d574 <__sinit>
 800d5fa:	3648      	adds	r6, #72	; 0x48
 800d5fc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d600:	3b01      	subs	r3, #1
 800d602:	d503      	bpl.n	800d60c <__sfp+0x28>
 800d604:	6833      	ldr	r3, [r6, #0]
 800d606:	b30b      	cbz	r3, 800d64c <__sfp+0x68>
 800d608:	6836      	ldr	r6, [r6, #0]
 800d60a:	e7f7      	b.n	800d5fc <__sfp+0x18>
 800d60c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d610:	b9d5      	cbnz	r5, 800d648 <__sfp+0x64>
 800d612:	4b16      	ldr	r3, [pc, #88]	; (800d66c <__sfp+0x88>)
 800d614:	60e3      	str	r3, [r4, #12]
 800d616:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d61a:	6665      	str	r5, [r4, #100]	; 0x64
 800d61c:	f000 f86c 	bl	800d6f8 <__retarget_lock_init_recursive>
 800d620:	f7ff ff96 	bl	800d550 <__sfp_lock_release>
 800d624:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d628:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d62c:	6025      	str	r5, [r4, #0]
 800d62e:	61a5      	str	r5, [r4, #24]
 800d630:	2208      	movs	r2, #8
 800d632:	4629      	mov	r1, r5
 800d634:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d638:	f000 f86f 	bl	800d71a <memset>
 800d63c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d640:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d644:	4620      	mov	r0, r4
 800d646:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d648:	3468      	adds	r4, #104	; 0x68
 800d64a:	e7d9      	b.n	800d600 <__sfp+0x1c>
 800d64c:	2104      	movs	r1, #4
 800d64e:	4638      	mov	r0, r7
 800d650:	f7ff ff62 	bl	800d518 <__sfmoreglue>
 800d654:	4604      	mov	r4, r0
 800d656:	6030      	str	r0, [r6, #0]
 800d658:	2800      	cmp	r0, #0
 800d65a:	d1d5      	bne.n	800d608 <__sfp+0x24>
 800d65c:	f7ff ff78 	bl	800d550 <__sfp_lock_release>
 800d660:	230c      	movs	r3, #12
 800d662:	603b      	str	r3, [r7, #0]
 800d664:	e7ee      	b.n	800d644 <__sfp+0x60>
 800d666:	bf00      	nop
 800d668:	08011808 	.word	0x08011808
 800d66c:	ffff0001 	.word	0xffff0001

0800d670 <_fwalk_reent>:
 800d670:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d674:	4606      	mov	r6, r0
 800d676:	4688      	mov	r8, r1
 800d678:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d67c:	2700      	movs	r7, #0
 800d67e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d682:	f1b9 0901 	subs.w	r9, r9, #1
 800d686:	d505      	bpl.n	800d694 <_fwalk_reent+0x24>
 800d688:	6824      	ldr	r4, [r4, #0]
 800d68a:	2c00      	cmp	r4, #0
 800d68c:	d1f7      	bne.n	800d67e <_fwalk_reent+0xe>
 800d68e:	4638      	mov	r0, r7
 800d690:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d694:	89ab      	ldrh	r3, [r5, #12]
 800d696:	2b01      	cmp	r3, #1
 800d698:	d907      	bls.n	800d6aa <_fwalk_reent+0x3a>
 800d69a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d69e:	3301      	adds	r3, #1
 800d6a0:	d003      	beq.n	800d6aa <_fwalk_reent+0x3a>
 800d6a2:	4629      	mov	r1, r5
 800d6a4:	4630      	mov	r0, r6
 800d6a6:	47c0      	blx	r8
 800d6a8:	4307      	orrs	r7, r0
 800d6aa:	3568      	adds	r5, #104	; 0x68
 800d6ac:	e7e9      	b.n	800d682 <_fwalk_reent+0x12>
	...

0800d6b0 <__libc_init_array>:
 800d6b0:	b570      	push	{r4, r5, r6, lr}
 800d6b2:	4d0d      	ldr	r5, [pc, #52]	; (800d6e8 <__libc_init_array+0x38>)
 800d6b4:	4c0d      	ldr	r4, [pc, #52]	; (800d6ec <__libc_init_array+0x3c>)
 800d6b6:	1b64      	subs	r4, r4, r5
 800d6b8:	10a4      	asrs	r4, r4, #2
 800d6ba:	2600      	movs	r6, #0
 800d6bc:	42a6      	cmp	r6, r4
 800d6be:	d109      	bne.n	800d6d4 <__libc_init_array+0x24>
 800d6c0:	4d0b      	ldr	r5, [pc, #44]	; (800d6f0 <__libc_init_array+0x40>)
 800d6c2:	4c0c      	ldr	r4, [pc, #48]	; (800d6f4 <__libc_init_array+0x44>)
 800d6c4:	f003 fef4 	bl	80114b0 <_init>
 800d6c8:	1b64      	subs	r4, r4, r5
 800d6ca:	10a4      	asrs	r4, r4, #2
 800d6cc:	2600      	movs	r6, #0
 800d6ce:	42a6      	cmp	r6, r4
 800d6d0:	d105      	bne.n	800d6de <__libc_init_array+0x2e>
 800d6d2:	bd70      	pop	{r4, r5, r6, pc}
 800d6d4:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6d8:	4798      	blx	r3
 800d6da:	3601      	adds	r6, #1
 800d6dc:	e7ee      	b.n	800d6bc <__libc_init_array+0xc>
 800d6de:	f855 3b04 	ldr.w	r3, [r5], #4
 800d6e2:	4798      	blx	r3
 800d6e4:	3601      	adds	r6, #1
 800d6e6:	e7f2      	b.n	800d6ce <__libc_init_array+0x1e>
 800d6e8:	08011c00 	.word	0x08011c00
 800d6ec:	08011c00 	.word	0x08011c00
 800d6f0:	08011c00 	.word	0x08011c00
 800d6f4:	08011c04 	.word	0x08011c04

0800d6f8 <__retarget_lock_init_recursive>:
 800d6f8:	4770      	bx	lr

0800d6fa <__retarget_lock_acquire_recursive>:
 800d6fa:	4770      	bx	lr

0800d6fc <__retarget_lock_release_recursive>:
 800d6fc:	4770      	bx	lr

0800d6fe <memcpy>:
 800d6fe:	440a      	add	r2, r1
 800d700:	4291      	cmp	r1, r2
 800d702:	f100 33ff 	add.w	r3, r0, #4294967295
 800d706:	d100      	bne.n	800d70a <memcpy+0xc>
 800d708:	4770      	bx	lr
 800d70a:	b510      	push	{r4, lr}
 800d70c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d710:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d714:	4291      	cmp	r1, r2
 800d716:	d1f9      	bne.n	800d70c <memcpy+0xe>
 800d718:	bd10      	pop	{r4, pc}

0800d71a <memset>:
 800d71a:	4402      	add	r2, r0
 800d71c:	4603      	mov	r3, r0
 800d71e:	4293      	cmp	r3, r2
 800d720:	d100      	bne.n	800d724 <memset+0xa>
 800d722:	4770      	bx	lr
 800d724:	f803 1b01 	strb.w	r1, [r3], #1
 800d728:	e7f9      	b.n	800d71e <memset+0x4>
	...

0800d72c <sbrk_aligned>:
 800d72c:	b570      	push	{r4, r5, r6, lr}
 800d72e:	4e0e      	ldr	r6, [pc, #56]	; (800d768 <sbrk_aligned+0x3c>)
 800d730:	460c      	mov	r4, r1
 800d732:	6831      	ldr	r1, [r6, #0]
 800d734:	4605      	mov	r5, r0
 800d736:	b911      	cbnz	r1, 800d73e <sbrk_aligned+0x12>
 800d738:	f000 fb06 	bl	800dd48 <_sbrk_r>
 800d73c:	6030      	str	r0, [r6, #0]
 800d73e:	4621      	mov	r1, r4
 800d740:	4628      	mov	r0, r5
 800d742:	f000 fb01 	bl	800dd48 <_sbrk_r>
 800d746:	1c43      	adds	r3, r0, #1
 800d748:	d00a      	beq.n	800d760 <sbrk_aligned+0x34>
 800d74a:	1cc4      	adds	r4, r0, #3
 800d74c:	f024 0403 	bic.w	r4, r4, #3
 800d750:	42a0      	cmp	r0, r4
 800d752:	d007      	beq.n	800d764 <sbrk_aligned+0x38>
 800d754:	1a21      	subs	r1, r4, r0
 800d756:	4628      	mov	r0, r5
 800d758:	f000 faf6 	bl	800dd48 <_sbrk_r>
 800d75c:	3001      	adds	r0, #1
 800d75e:	d101      	bne.n	800d764 <sbrk_aligned+0x38>
 800d760:	f04f 34ff 	mov.w	r4, #4294967295
 800d764:	4620      	mov	r0, r4
 800d766:	bd70      	pop	{r4, r5, r6, pc}
 800d768:	20006f14 	.word	0x20006f14

0800d76c <_malloc_r>:
 800d76c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d770:	1ccd      	adds	r5, r1, #3
 800d772:	f025 0503 	bic.w	r5, r5, #3
 800d776:	3508      	adds	r5, #8
 800d778:	2d0c      	cmp	r5, #12
 800d77a:	bf38      	it	cc
 800d77c:	250c      	movcc	r5, #12
 800d77e:	2d00      	cmp	r5, #0
 800d780:	4607      	mov	r7, r0
 800d782:	db01      	blt.n	800d788 <_malloc_r+0x1c>
 800d784:	42a9      	cmp	r1, r5
 800d786:	d905      	bls.n	800d794 <_malloc_r+0x28>
 800d788:	230c      	movs	r3, #12
 800d78a:	603b      	str	r3, [r7, #0]
 800d78c:	2600      	movs	r6, #0
 800d78e:	4630      	mov	r0, r6
 800d790:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d794:	4e2e      	ldr	r6, [pc, #184]	; (800d850 <_malloc_r+0xe4>)
 800d796:	f001 feaf 	bl	800f4f8 <__malloc_lock>
 800d79a:	6833      	ldr	r3, [r6, #0]
 800d79c:	461c      	mov	r4, r3
 800d79e:	bb34      	cbnz	r4, 800d7ee <_malloc_r+0x82>
 800d7a0:	4629      	mov	r1, r5
 800d7a2:	4638      	mov	r0, r7
 800d7a4:	f7ff ffc2 	bl	800d72c <sbrk_aligned>
 800d7a8:	1c43      	adds	r3, r0, #1
 800d7aa:	4604      	mov	r4, r0
 800d7ac:	d14d      	bne.n	800d84a <_malloc_r+0xde>
 800d7ae:	6834      	ldr	r4, [r6, #0]
 800d7b0:	4626      	mov	r6, r4
 800d7b2:	2e00      	cmp	r6, #0
 800d7b4:	d140      	bne.n	800d838 <_malloc_r+0xcc>
 800d7b6:	6823      	ldr	r3, [r4, #0]
 800d7b8:	4631      	mov	r1, r6
 800d7ba:	4638      	mov	r0, r7
 800d7bc:	eb04 0803 	add.w	r8, r4, r3
 800d7c0:	f000 fac2 	bl	800dd48 <_sbrk_r>
 800d7c4:	4580      	cmp	r8, r0
 800d7c6:	d13a      	bne.n	800d83e <_malloc_r+0xd2>
 800d7c8:	6821      	ldr	r1, [r4, #0]
 800d7ca:	3503      	adds	r5, #3
 800d7cc:	1a6d      	subs	r5, r5, r1
 800d7ce:	f025 0503 	bic.w	r5, r5, #3
 800d7d2:	3508      	adds	r5, #8
 800d7d4:	2d0c      	cmp	r5, #12
 800d7d6:	bf38      	it	cc
 800d7d8:	250c      	movcc	r5, #12
 800d7da:	4629      	mov	r1, r5
 800d7dc:	4638      	mov	r0, r7
 800d7de:	f7ff ffa5 	bl	800d72c <sbrk_aligned>
 800d7e2:	3001      	adds	r0, #1
 800d7e4:	d02b      	beq.n	800d83e <_malloc_r+0xd2>
 800d7e6:	6823      	ldr	r3, [r4, #0]
 800d7e8:	442b      	add	r3, r5
 800d7ea:	6023      	str	r3, [r4, #0]
 800d7ec:	e00e      	b.n	800d80c <_malloc_r+0xa0>
 800d7ee:	6822      	ldr	r2, [r4, #0]
 800d7f0:	1b52      	subs	r2, r2, r5
 800d7f2:	d41e      	bmi.n	800d832 <_malloc_r+0xc6>
 800d7f4:	2a0b      	cmp	r2, #11
 800d7f6:	d916      	bls.n	800d826 <_malloc_r+0xba>
 800d7f8:	1961      	adds	r1, r4, r5
 800d7fa:	42a3      	cmp	r3, r4
 800d7fc:	6025      	str	r5, [r4, #0]
 800d7fe:	bf18      	it	ne
 800d800:	6059      	strne	r1, [r3, #4]
 800d802:	6863      	ldr	r3, [r4, #4]
 800d804:	bf08      	it	eq
 800d806:	6031      	streq	r1, [r6, #0]
 800d808:	5162      	str	r2, [r4, r5]
 800d80a:	604b      	str	r3, [r1, #4]
 800d80c:	4638      	mov	r0, r7
 800d80e:	f104 060b 	add.w	r6, r4, #11
 800d812:	f001 fe77 	bl	800f504 <__malloc_unlock>
 800d816:	f026 0607 	bic.w	r6, r6, #7
 800d81a:	1d23      	adds	r3, r4, #4
 800d81c:	1af2      	subs	r2, r6, r3
 800d81e:	d0b6      	beq.n	800d78e <_malloc_r+0x22>
 800d820:	1b9b      	subs	r3, r3, r6
 800d822:	50a3      	str	r3, [r4, r2]
 800d824:	e7b3      	b.n	800d78e <_malloc_r+0x22>
 800d826:	6862      	ldr	r2, [r4, #4]
 800d828:	42a3      	cmp	r3, r4
 800d82a:	bf0c      	ite	eq
 800d82c:	6032      	streq	r2, [r6, #0]
 800d82e:	605a      	strne	r2, [r3, #4]
 800d830:	e7ec      	b.n	800d80c <_malloc_r+0xa0>
 800d832:	4623      	mov	r3, r4
 800d834:	6864      	ldr	r4, [r4, #4]
 800d836:	e7b2      	b.n	800d79e <_malloc_r+0x32>
 800d838:	4634      	mov	r4, r6
 800d83a:	6876      	ldr	r6, [r6, #4]
 800d83c:	e7b9      	b.n	800d7b2 <_malloc_r+0x46>
 800d83e:	230c      	movs	r3, #12
 800d840:	603b      	str	r3, [r7, #0]
 800d842:	4638      	mov	r0, r7
 800d844:	f001 fe5e 	bl	800f504 <__malloc_unlock>
 800d848:	e7a1      	b.n	800d78e <_malloc_r+0x22>
 800d84a:	6025      	str	r5, [r4, #0]
 800d84c:	e7de      	b.n	800d80c <_malloc_r+0xa0>
 800d84e:	bf00      	nop
 800d850:	20006f10 	.word	0x20006f10

0800d854 <_scanf_float>:
 800d854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d858:	b087      	sub	sp, #28
 800d85a:	4617      	mov	r7, r2
 800d85c:	9303      	str	r3, [sp, #12]
 800d85e:	688b      	ldr	r3, [r1, #8]
 800d860:	1e5a      	subs	r2, r3, #1
 800d862:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d866:	bf83      	ittte	hi
 800d868:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d86c:	195b      	addhi	r3, r3, r5
 800d86e:	9302      	strhi	r3, [sp, #8]
 800d870:	2300      	movls	r3, #0
 800d872:	bf86      	itte	hi
 800d874:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d878:	608b      	strhi	r3, [r1, #8]
 800d87a:	9302      	strls	r3, [sp, #8]
 800d87c:	680b      	ldr	r3, [r1, #0]
 800d87e:	468b      	mov	fp, r1
 800d880:	2500      	movs	r5, #0
 800d882:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800d886:	f84b 3b1c 	str.w	r3, [fp], #28
 800d88a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d88e:	4680      	mov	r8, r0
 800d890:	460c      	mov	r4, r1
 800d892:	465e      	mov	r6, fp
 800d894:	46aa      	mov	sl, r5
 800d896:	46a9      	mov	r9, r5
 800d898:	9501      	str	r5, [sp, #4]
 800d89a:	68a2      	ldr	r2, [r4, #8]
 800d89c:	b152      	cbz	r2, 800d8b4 <_scanf_float+0x60>
 800d89e:	683b      	ldr	r3, [r7, #0]
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	2b4e      	cmp	r3, #78	; 0x4e
 800d8a4:	d864      	bhi.n	800d970 <_scanf_float+0x11c>
 800d8a6:	2b40      	cmp	r3, #64	; 0x40
 800d8a8:	d83c      	bhi.n	800d924 <_scanf_float+0xd0>
 800d8aa:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800d8ae:	b2c8      	uxtb	r0, r1
 800d8b0:	280e      	cmp	r0, #14
 800d8b2:	d93a      	bls.n	800d92a <_scanf_float+0xd6>
 800d8b4:	f1b9 0f00 	cmp.w	r9, #0
 800d8b8:	d003      	beq.n	800d8c2 <_scanf_float+0x6e>
 800d8ba:	6823      	ldr	r3, [r4, #0]
 800d8bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d8c0:	6023      	str	r3, [r4, #0]
 800d8c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d8c6:	f1ba 0f01 	cmp.w	sl, #1
 800d8ca:	f200 8113 	bhi.w	800daf4 <_scanf_float+0x2a0>
 800d8ce:	455e      	cmp	r6, fp
 800d8d0:	f200 8105 	bhi.w	800dade <_scanf_float+0x28a>
 800d8d4:	2501      	movs	r5, #1
 800d8d6:	4628      	mov	r0, r5
 800d8d8:	b007      	add	sp, #28
 800d8da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8de:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800d8e2:	2a0d      	cmp	r2, #13
 800d8e4:	d8e6      	bhi.n	800d8b4 <_scanf_float+0x60>
 800d8e6:	a101      	add	r1, pc, #4	; (adr r1, 800d8ec <_scanf_float+0x98>)
 800d8e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d8ec:	0800da2b 	.word	0x0800da2b
 800d8f0:	0800d8b5 	.word	0x0800d8b5
 800d8f4:	0800d8b5 	.word	0x0800d8b5
 800d8f8:	0800d8b5 	.word	0x0800d8b5
 800d8fc:	0800da8b 	.word	0x0800da8b
 800d900:	0800da63 	.word	0x0800da63
 800d904:	0800d8b5 	.word	0x0800d8b5
 800d908:	0800d8b5 	.word	0x0800d8b5
 800d90c:	0800da39 	.word	0x0800da39
 800d910:	0800d8b5 	.word	0x0800d8b5
 800d914:	0800d8b5 	.word	0x0800d8b5
 800d918:	0800d8b5 	.word	0x0800d8b5
 800d91c:	0800d8b5 	.word	0x0800d8b5
 800d920:	0800d9f1 	.word	0x0800d9f1
 800d924:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800d928:	e7db      	b.n	800d8e2 <_scanf_float+0x8e>
 800d92a:	290e      	cmp	r1, #14
 800d92c:	d8c2      	bhi.n	800d8b4 <_scanf_float+0x60>
 800d92e:	a001      	add	r0, pc, #4	; (adr r0, 800d934 <_scanf_float+0xe0>)
 800d930:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d934:	0800d9e3 	.word	0x0800d9e3
 800d938:	0800d8b5 	.word	0x0800d8b5
 800d93c:	0800d9e3 	.word	0x0800d9e3
 800d940:	0800da77 	.word	0x0800da77
 800d944:	0800d8b5 	.word	0x0800d8b5
 800d948:	0800d991 	.word	0x0800d991
 800d94c:	0800d9cd 	.word	0x0800d9cd
 800d950:	0800d9cd 	.word	0x0800d9cd
 800d954:	0800d9cd 	.word	0x0800d9cd
 800d958:	0800d9cd 	.word	0x0800d9cd
 800d95c:	0800d9cd 	.word	0x0800d9cd
 800d960:	0800d9cd 	.word	0x0800d9cd
 800d964:	0800d9cd 	.word	0x0800d9cd
 800d968:	0800d9cd 	.word	0x0800d9cd
 800d96c:	0800d9cd 	.word	0x0800d9cd
 800d970:	2b6e      	cmp	r3, #110	; 0x6e
 800d972:	d809      	bhi.n	800d988 <_scanf_float+0x134>
 800d974:	2b60      	cmp	r3, #96	; 0x60
 800d976:	d8b2      	bhi.n	800d8de <_scanf_float+0x8a>
 800d978:	2b54      	cmp	r3, #84	; 0x54
 800d97a:	d077      	beq.n	800da6c <_scanf_float+0x218>
 800d97c:	2b59      	cmp	r3, #89	; 0x59
 800d97e:	d199      	bne.n	800d8b4 <_scanf_float+0x60>
 800d980:	2d07      	cmp	r5, #7
 800d982:	d197      	bne.n	800d8b4 <_scanf_float+0x60>
 800d984:	2508      	movs	r5, #8
 800d986:	e029      	b.n	800d9dc <_scanf_float+0x188>
 800d988:	2b74      	cmp	r3, #116	; 0x74
 800d98a:	d06f      	beq.n	800da6c <_scanf_float+0x218>
 800d98c:	2b79      	cmp	r3, #121	; 0x79
 800d98e:	e7f6      	b.n	800d97e <_scanf_float+0x12a>
 800d990:	6821      	ldr	r1, [r4, #0]
 800d992:	05c8      	lsls	r0, r1, #23
 800d994:	d51a      	bpl.n	800d9cc <_scanf_float+0x178>
 800d996:	9b02      	ldr	r3, [sp, #8]
 800d998:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800d99c:	6021      	str	r1, [r4, #0]
 800d99e:	f109 0901 	add.w	r9, r9, #1
 800d9a2:	b11b      	cbz	r3, 800d9ac <_scanf_float+0x158>
 800d9a4:	3b01      	subs	r3, #1
 800d9a6:	3201      	adds	r2, #1
 800d9a8:	9302      	str	r3, [sp, #8]
 800d9aa:	60a2      	str	r2, [r4, #8]
 800d9ac:	68a3      	ldr	r3, [r4, #8]
 800d9ae:	3b01      	subs	r3, #1
 800d9b0:	60a3      	str	r3, [r4, #8]
 800d9b2:	6923      	ldr	r3, [r4, #16]
 800d9b4:	3301      	adds	r3, #1
 800d9b6:	6123      	str	r3, [r4, #16]
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	3b01      	subs	r3, #1
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	607b      	str	r3, [r7, #4]
 800d9c0:	f340 8084 	ble.w	800dacc <_scanf_float+0x278>
 800d9c4:	683b      	ldr	r3, [r7, #0]
 800d9c6:	3301      	adds	r3, #1
 800d9c8:	603b      	str	r3, [r7, #0]
 800d9ca:	e766      	b.n	800d89a <_scanf_float+0x46>
 800d9cc:	eb1a 0f05 	cmn.w	sl, r5
 800d9d0:	f47f af70 	bne.w	800d8b4 <_scanf_float+0x60>
 800d9d4:	6822      	ldr	r2, [r4, #0]
 800d9d6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800d9da:	6022      	str	r2, [r4, #0]
 800d9dc:	f806 3b01 	strb.w	r3, [r6], #1
 800d9e0:	e7e4      	b.n	800d9ac <_scanf_float+0x158>
 800d9e2:	6822      	ldr	r2, [r4, #0]
 800d9e4:	0610      	lsls	r0, r2, #24
 800d9e6:	f57f af65 	bpl.w	800d8b4 <_scanf_float+0x60>
 800d9ea:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d9ee:	e7f4      	b.n	800d9da <_scanf_float+0x186>
 800d9f0:	f1ba 0f00 	cmp.w	sl, #0
 800d9f4:	d10e      	bne.n	800da14 <_scanf_float+0x1c0>
 800d9f6:	f1b9 0f00 	cmp.w	r9, #0
 800d9fa:	d10e      	bne.n	800da1a <_scanf_float+0x1c6>
 800d9fc:	6822      	ldr	r2, [r4, #0]
 800d9fe:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800da02:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800da06:	d108      	bne.n	800da1a <_scanf_float+0x1c6>
 800da08:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800da0c:	6022      	str	r2, [r4, #0]
 800da0e:	f04f 0a01 	mov.w	sl, #1
 800da12:	e7e3      	b.n	800d9dc <_scanf_float+0x188>
 800da14:	f1ba 0f02 	cmp.w	sl, #2
 800da18:	d055      	beq.n	800dac6 <_scanf_float+0x272>
 800da1a:	2d01      	cmp	r5, #1
 800da1c:	d002      	beq.n	800da24 <_scanf_float+0x1d0>
 800da1e:	2d04      	cmp	r5, #4
 800da20:	f47f af48 	bne.w	800d8b4 <_scanf_float+0x60>
 800da24:	3501      	adds	r5, #1
 800da26:	b2ed      	uxtb	r5, r5
 800da28:	e7d8      	b.n	800d9dc <_scanf_float+0x188>
 800da2a:	f1ba 0f01 	cmp.w	sl, #1
 800da2e:	f47f af41 	bne.w	800d8b4 <_scanf_float+0x60>
 800da32:	f04f 0a02 	mov.w	sl, #2
 800da36:	e7d1      	b.n	800d9dc <_scanf_float+0x188>
 800da38:	b97d      	cbnz	r5, 800da5a <_scanf_float+0x206>
 800da3a:	f1b9 0f00 	cmp.w	r9, #0
 800da3e:	f47f af3c 	bne.w	800d8ba <_scanf_float+0x66>
 800da42:	6822      	ldr	r2, [r4, #0]
 800da44:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800da48:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800da4c:	f47f af39 	bne.w	800d8c2 <_scanf_float+0x6e>
 800da50:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800da54:	6022      	str	r2, [r4, #0]
 800da56:	2501      	movs	r5, #1
 800da58:	e7c0      	b.n	800d9dc <_scanf_float+0x188>
 800da5a:	2d03      	cmp	r5, #3
 800da5c:	d0e2      	beq.n	800da24 <_scanf_float+0x1d0>
 800da5e:	2d05      	cmp	r5, #5
 800da60:	e7de      	b.n	800da20 <_scanf_float+0x1cc>
 800da62:	2d02      	cmp	r5, #2
 800da64:	f47f af26 	bne.w	800d8b4 <_scanf_float+0x60>
 800da68:	2503      	movs	r5, #3
 800da6a:	e7b7      	b.n	800d9dc <_scanf_float+0x188>
 800da6c:	2d06      	cmp	r5, #6
 800da6e:	f47f af21 	bne.w	800d8b4 <_scanf_float+0x60>
 800da72:	2507      	movs	r5, #7
 800da74:	e7b2      	b.n	800d9dc <_scanf_float+0x188>
 800da76:	6822      	ldr	r2, [r4, #0]
 800da78:	0591      	lsls	r1, r2, #22
 800da7a:	f57f af1b 	bpl.w	800d8b4 <_scanf_float+0x60>
 800da7e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800da82:	6022      	str	r2, [r4, #0]
 800da84:	f8cd 9004 	str.w	r9, [sp, #4]
 800da88:	e7a8      	b.n	800d9dc <_scanf_float+0x188>
 800da8a:	6822      	ldr	r2, [r4, #0]
 800da8c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800da90:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800da94:	d006      	beq.n	800daa4 <_scanf_float+0x250>
 800da96:	0550      	lsls	r0, r2, #21
 800da98:	f57f af0c 	bpl.w	800d8b4 <_scanf_float+0x60>
 800da9c:	f1b9 0f00 	cmp.w	r9, #0
 800daa0:	f43f af0f 	beq.w	800d8c2 <_scanf_float+0x6e>
 800daa4:	0591      	lsls	r1, r2, #22
 800daa6:	bf58      	it	pl
 800daa8:	9901      	ldrpl	r1, [sp, #4]
 800daaa:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800daae:	bf58      	it	pl
 800dab0:	eba9 0101 	subpl.w	r1, r9, r1
 800dab4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800dab8:	bf58      	it	pl
 800daba:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800dabe:	6022      	str	r2, [r4, #0]
 800dac0:	f04f 0900 	mov.w	r9, #0
 800dac4:	e78a      	b.n	800d9dc <_scanf_float+0x188>
 800dac6:	f04f 0a03 	mov.w	sl, #3
 800daca:	e787      	b.n	800d9dc <_scanf_float+0x188>
 800dacc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800dad0:	4639      	mov	r1, r7
 800dad2:	4640      	mov	r0, r8
 800dad4:	4798      	blx	r3
 800dad6:	2800      	cmp	r0, #0
 800dad8:	f43f aedf 	beq.w	800d89a <_scanf_float+0x46>
 800dadc:	e6ea      	b.n	800d8b4 <_scanf_float+0x60>
 800dade:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800dae2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800dae6:	463a      	mov	r2, r7
 800dae8:	4640      	mov	r0, r8
 800daea:	4798      	blx	r3
 800daec:	6923      	ldr	r3, [r4, #16]
 800daee:	3b01      	subs	r3, #1
 800daf0:	6123      	str	r3, [r4, #16]
 800daf2:	e6ec      	b.n	800d8ce <_scanf_float+0x7a>
 800daf4:	1e6b      	subs	r3, r5, #1
 800daf6:	2b06      	cmp	r3, #6
 800daf8:	d825      	bhi.n	800db46 <_scanf_float+0x2f2>
 800dafa:	2d02      	cmp	r5, #2
 800dafc:	d836      	bhi.n	800db6c <_scanf_float+0x318>
 800dafe:	455e      	cmp	r6, fp
 800db00:	f67f aee8 	bls.w	800d8d4 <_scanf_float+0x80>
 800db04:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800db08:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db0c:	463a      	mov	r2, r7
 800db0e:	4640      	mov	r0, r8
 800db10:	4798      	blx	r3
 800db12:	6923      	ldr	r3, [r4, #16]
 800db14:	3b01      	subs	r3, #1
 800db16:	6123      	str	r3, [r4, #16]
 800db18:	e7f1      	b.n	800dafe <_scanf_float+0x2aa>
 800db1a:	9802      	ldr	r0, [sp, #8]
 800db1c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800db20:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800db24:	9002      	str	r0, [sp, #8]
 800db26:	463a      	mov	r2, r7
 800db28:	4640      	mov	r0, r8
 800db2a:	4798      	blx	r3
 800db2c:	6923      	ldr	r3, [r4, #16]
 800db2e:	3b01      	subs	r3, #1
 800db30:	6123      	str	r3, [r4, #16]
 800db32:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db36:	fa5f fa8a 	uxtb.w	sl, sl
 800db3a:	f1ba 0f02 	cmp.w	sl, #2
 800db3e:	d1ec      	bne.n	800db1a <_scanf_float+0x2c6>
 800db40:	3d03      	subs	r5, #3
 800db42:	b2ed      	uxtb	r5, r5
 800db44:	1b76      	subs	r6, r6, r5
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	05da      	lsls	r2, r3, #23
 800db4a:	d52f      	bpl.n	800dbac <_scanf_float+0x358>
 800db4c:	055b      	lsls	r3, r3, #21
 800db4e:	d510      	bpl.n	800db72 <_scanf_float+0x31e>
 800db50:	455e      	cmp	r6, fp
 800db52:	f67f aebf 	bls.w	800d8d4 <_scanf_float+0x80>
 800db56:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800db5a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800db5e:	463a      	mov	r2, r7
 800db60:	4640      	mov	r0, r8
 800db62:	4798      	blx	r3
 800db64:	6923      	ldr	r3, [r4, #16]
 800db66:	3b01      	subs	r3, #1
 800db68:	6123      	str	r3, [r4, #16]
 800db6a:	e7f1      	b.n	800db50 <_scanf_float+0x2fc>
 800db6c:	46aa      	mov	sl, r5
 800db6e:	9602      	str	r6, [sp, #8]
 800db70:	e7df      	b.n	800db32 <_scanf_float+0x2de>
 800db72:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800db76:	6923      	ldr	r3, [r4, #16]
 800db78:	2965      	cmp	r1, #101	; 0x65
 800db7a:	f103 33ff 	add.w	r3, r3, #4294967295
 800db7e:	f106 35ff 	add.w	r5, r6, #4294967295
 800db82:	6123      	str	r3, [r4, #16]
 800db84:	d00c      	beq.n	800dba0 <_scanf_float+0x34c>
 800db86:	2945      	cmp	r1, #69	; 0x45
 800db88:	d00a      	beq.n	800dba0 <_scanf_float+0x34c>
 800db8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800db8e:	463a      	mov	r2, r7
 800db90:	4640      	mov	r0, r8
 800db92:	4798      	blx	r3
 800db94:	6923      	ldr	r3, [r4, #16]
 800db96:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800db9a:	3b01      	subs	r3, #1
 800db9c:	1eb5      	subs	r5, r6, #2
 800db9e:	6123      	str	r3, [r4, #16]
 800dba0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800dba4:	463a      	mov	r2, r7
 800dba6:	4640      	mov	r0, r8
 800dba8:	4798      	blx	r3
 800dbaa:	462e      	mov	r6, r5
 800dbac:	6825      	ldr	r5, [r4, #0]
 800dbae:	f015 0510 	ands.w	r5, r5, #16
 800dbb2:	d159      	bne.n	800dc68 <_scanf_float+0x414>
 800dbb4:	7035      	strb	r5, [r6, #0]
 800dbb6:	6823      	ldr	r3, [r4, #0]
 800dbb8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800dbbc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800dbc0:	d11b      	bne.n	800dbfa <_scanf_float+0x3a6>
 800dbc2:	9b01      	ldr	r3, [sp, #4]
 800dbc4:	454b      	cmp	r3, r9
 800dbc6:	eba3 0209 	sub.w	r2, r3, r9
 800dbca:	d123      	bne.n	800dc14 <_scanf_float+0x3c0>
 800dbcc:	2200      	movs	r2, #0
 800dbce:	4659      	mov	r1, fp
 800dbd0:	4640      	mov	r0, r8
 800dbd2:	f000 ff8f 	bl	800eaf4 <_strtod_r>
 800dbd6:	6822      	ldr	r2, [r4, #0]
 800dbd8:	9b03      	ldr	r3, [sp, #12]
 800dbda:	f012 0f02 	tst.w	r2, #2
 800dbde:	ec57 6b10 	vmov	r6, r7, d0
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	d021      	beq.n	800dc2a <_scanf_float+0x3d6>
 800dbe6:	9903      	ldr	r1, [sp, #12]
 800dbe8:	1d1a      	adds	r2, r3, #4
 800dbea:	600a      	str	r2, [r1, #0]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	e9c3 6700 	strd	r6, r7, [r3]
 800dbf2:	68e3      	ldr	r3, [r4, #12]
 800dbf4:	3301      	adds	r3, #1
 800dbf6:	60e3      	str	r3, [r4, #12]
 800dbf8:	e66d      	b.n	800d8d6 <_scanf_float+0x82>
 800dbfa:	9b04      	ldr	r3, [sp, #16]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d0e5      	beq.n	800dbcc <_scanf_float+0x378>
 800dc00:	9905      	ldr	r1, [sp, #20]
 800dc02:	230a      	movs	r3, #10
 800dc04:	462a      	mov	r2, r5
 800dc06:	3101      	adds	r1, #1
 800dc08:	4640      	mov	r0, r8
 800dc0a:	f000 fffb 	bl	800ec04 <_strtol_r>
 800dc0e:	9b04      	ldr	r3, [sp, #16]
 800dc10:	9e05      	ldr	r6, [sp, #20]
 800dc12:	1ac2      	subs	r2, r0, r3
 800dc14:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800dc18:	429e      	cmp	r6, r3
 800dc1a:	bf28      	it	cs
 800dc1c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800dc20:	4912      	ldr	r1, [pc, #72]	; (800dc6c <_scanf_float+0x418>)
 800dc22:	4630      	mov	r0, r6
 800dc24:	f000 f8a6 	bl	800dd74 <siprintf>
 800dc28:	e7d0      	b.n	800dbcc <_scanf_float+0x378>
 800dc2a:	9903      	ldr	r1, [sp, #12]
 800dc2c:	f012 0f04 	tst.w	r2, #4
 800dc30:	f103 0204 	add.w	r2, r3, #4
 800dc34:	600a      	str	r2, [r1, #0]
 800dc36:	d1d9      	bne.n	800dbec <_scanf_float+0x398>
 800dc38:	f8d3 8000 	ldr.w	r8, [r3]
 800dc3c:	ee10 2a10 	vmov	r2, s0
 800dc40:	ee10 0a10 	vmov	r0, s0
 800dc44:	463b      	mov	r3, r7
 800dc46:	4639      	mov	r1, r7
 800dc48:	f7f2 ff90 	bl	8000b6c <__aeabi_dcmpun>
 800dc4c:	b128      	cbz	r0, 800dc5a <_scanf_float+0x406>
 800dc4e:	4808      	ldr	r0, [pc, #32]	; (800dc70 <_scanf_float+0x41c>)
 800dc50:	f000 f88a 	bl	800dd68 <nanf>
 800dc54:	ed88 0a00 	vstr	s0, [r8]
 800dc58:	e7cb      	b.n	800dbf2 <_scanf_float+0x39e>
 800dc5a:	4630      	mov	r0, r6
 800dc5c:	4639      	mov	r1, r7
 800dc5e:	f7f2 ffbb 	bl	8000bd8 <__aeabi_d2f>
 800dc62:	f8c8 0000 	str.w	r0, [r8]
 800dc66:	e7c4      	b.n	800dbf2 <_scanf_float+0x39e>
 800dc68:	2500      	movs	r5, #0
 800dc6a:	e634      	b.n	800d8d6 <_scanf_float+0x82>
 800dc6c:	0801180c 	.word	0x0801180c
 800dc70:	08011bf5 	.word	0x08011bf5

0800dc74 <cleanup_glue>:
 800dc74:	b538      	push	{r3, r4, r5, lr}
 800dc76:	460c      	mov	r4, r1
 800dc78:	6809      	ldr	r1, [r1, #0]
 800dc7a:	4605      	mov	r5, r0
 800dc7c:	b109      	cbz	r1, 800dc82 <cleanup_glue+0xe>
 800dc7e:	f7ff fff9 	bl	800dc74 <cleanup_glue>
 800dc82:	4621      	mov	r1, r4
 800dc84:	4628      	mov	r0, r5
 800dc86:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc8a:	f002 b919 	b.w	800fec0 <_free_r>
	...

0800dc90 <_reclaim_reent>:
 800dc90:	4b2c      	ldr	r3, [pc, #176]	; (800dd44 <_reclaim_reent+0xb4>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	4283      	cmp	r3, r0
 800dc96:	b570      	push	{r4, r5, r6, lr}
 800dc98:	4604      	mov	r4, r0
 800dc9a:	d051      	beq.n	800dd40 <_reclaim_reent+0xb0>
 800dc9c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800dc9e:	b143      	cbz	r3, 800dcb2 <_reclaim_reent+0x22>
 800dca0:	68db      	ldr	r3, [r3, #12]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d14a      	bne.n	800dd3c <_reclaim_reent+0xac>
 800dca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dca8:	6819      	ldr	r1, [r3, #0]
 800dcaa:	b111      	cbz	r1, 800dcb2 <_reclaim_reent+0x22>
 800dcac:	4620      	mov	r0, r4
 800dcae:	f002 f907 	bl	800fec0 <_free_r>
 800dcb2:	6961      	ldr	r1, [r4, #20]
 800dcb4:	b111      	cbz	r1, 800dcbc <_reclaim_reent+0x2c>
 800dcb6:	4620      	mov	r0, r4
 800dcb8:	f002 f902 	bl	800fec0 <_free_r>
 800dcbc:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800dcbe:	b111      	cbz	r1, 800dcc6 <_reclaim_reent+0x36>
 800dcc0:	4620      	mov	r0, r4
 800dcc2:	f002 f8fd 	bl	800fec0 <_free_r>
 800dcc6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800dcc8:	b111      	cbz	r1, 800dcd0 <_reclaim_reent+0x40>
 800dcca:	4620      	mov	r0, r4
 800dccc:	f002 f8f8 	bl	800fec0 <_free_r>
 800dcd0:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800dcd2:	b111      	cbz	r1, 800dcda <_reclaim_reent+0x4a>
 800dcd4:	4620      	mov	r0, r4
 800dcd6:	f002 f8f3 	bl	800fec0 <_free_r>
 800dcda:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800dcdc:	b111      	cbz	r1, 800dce4 <_reclaim_reent+0x54>
 800dcde:	4620      	mov	r0, r4
 800dce0:	f002 f8ee 	bl	800fec0 <_free_r>
 800dce4:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 800dce6:	b111      	cbz	r1, 800dcee <_reclaim_reent+0x5e>
 800dce8:	4620      	mov	r0, r4
 800dcea:	f002 f8e9 	bl	800fec0 <_free_r>
 800dcee:	6da1      	ldr	r1, [r4, #88]	; 0x58
 800dcf0:	b111      	cbz	r1, 800dcf8 <_reclaim_reent+0x68>
 800dcf2:	4620      	mov	r0, r4
 800dcf4:	f002 f8e4 	bl	800fec0 <_free_r>
 800dcf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800dcfa:	b111      	cbz	r1, 800dd02 <_reclaim_reent+0x72>
 800dcfc:	4620      	mov	r0, r4
 800dcfe:	f002 f8df 	bl	800fec0 <_free_r>
 800dd02:	69a3      	ldr	r3, [r4, #24]
 800dd04:	b1e3      	cbz	r3, 800dd40 <_reclaim_reent+0xb0>
 800dd06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800dd08:	4620      	mov	r0, r4
 800dd0a:	4798      	blx	r3
 800dd0c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800dd0e:	b1b9      	cbz	r1, 800dd40 <_reclaim_reent+0xb0>
 800dd10:	4620      	mov	r0, r4
 800dd12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800dd16:	f7ff bfad 	b.w	800dc74 <cleanup_glue>
 800dd1a:	5949      	ldr	r1, [r1, r5]
 800dd1c:	b941      	cbnz	r1, 800dd30 <_reclaim_reent+0xa0>
 800dd1e:	3504      	adds	r5, #4
 800dd20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dd22:	2d80      	cmp	r5, #128	; 0x80
 800dd24:	68d9      	ldr	r1, [r3, #12]
 800dd26:	d1f8      	bne.n	800dd1a <_reclaim_reent+0x8a>
 800dd28:	4620      	mov	r0, r4
 800dd2a:	f002 f8c9 	bl	800fec0 <_free_r>
 800dd2e:	e7ba      	b.n	800dca6 <_reclaim_reent+0x16>
 800dd30:	680e      	ldr	r6, [r1, #0]
 800dd32:	4620      	mov	r0, r4
 800dd34:	f002 f8c4 	bl	800fec0 <_free_r>
 800dd38:	4631      	mov	r1, r6
 800dd3a:	e7ef      	b.n	800dd1c <_reclaim_reent+0x8c>
 800dd3c:	2500      	movs	r5, #0
 800dd3e:	e7ef      	b.n	800dd20 <_reclaim_reent+0x90>
 800dd40:	bd70      	pop	{r4, r5, r6, pc}
 800dd42:	bf00      	nop
 800dd44:	20000110 	.word	0x20000110

0800dd48 <_sbrk_r>:
 800dd48:	b538      	push	{r3, r4, r5, lr}
 800dd4a:	4d06      	ldr	r5, [pc, #24]	; (800dd64 <_sbrk_r+0x1c>)
 800dd4c:	2300      	movs	r3, #0
 800dd4e:	4604      	mov	r4, r0
 800dd50:	4608      	mov	r0, r1
 800dd52:	602b      	str	r3, [r5, #0]
 800dd54:	f7f4 f870 	bl	8001e38 <_sbrk>
 800dd58:	1c43      	adds	r3, r0, #1
 800dd5a:	d102      	bne.n	800dd62 <_sbrk_r+0x1a>
 800dd5c:	682b      	ldr	r3, [r5, #0]
 800dd5e:	b103      	cbz	r3, 800dd62 <_sbrk_r+0x1a>
 800dd60:	6023      	str	r3, [r4, #0]
 800dd62:	bd38      	pop	{r3, r4, r5, pc}
 800dd64:	20006f18 	.word	0x20006f18

0800dd68 <nanf>:
 800dd68:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800dd70 <nanf+0x8>
 800dd6c:	4770      	bx	lr
 800dd6e:	bf00      	nop
 800dd70:	7fc00000 	.word	0x7fc00000

0800dd74 <siprintf>:
 800dd74:	b40e      	push	{r1, r2, r3}
 800dd76:	b500      	push	{lr}
 800dd78:	b09c      	sub	sp, #112	; 0x70
 800dd7a:	ab1d      	add	r3, sp, #116	; 0x74
 800dd7c:	9002      	str	r0, [sp, #8]
 800dd7e:	9006      	str	r0, [sp, #24]
 800dd80:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dd84:	4809      	ldr	r0, [pc, #36]	; (800ddac <siprintf+0x38>)
 800dd86:	9107      	str	r1, [sp, #28]
 800dd88:	9104      	str	r1, [sp, #16]
 800dd8a:	4909      	ldr	r1, [pc, #36]	; (800ddb0 <siprintf+0x3c>)
 800dd8c:	f853 2b04 	ldr.w	r2, [r3], #4
 800dd90:	9105      	str	r1, [sp, #20]
 800dd92:	6800      	ldr	r0, [r0, #0]
 800dd94:	9301      	str	r3, [sp, #4]
 800dd96:	a902      	add	r1, sp, #8
 800dd98:	f002 f93a 	bl	8010010 <_svfiprintf_r>
 800dd9c:	9b02      	ldr	r3, [sp, #8]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	701a      	strb	r2, [r3, #0]
 800dda2:	b01c      	add	sp, #112	; 0x70
 800dda4:	f85d eb04 	ldr.w	lr, [sp], #4
 800dda8:	b003      	add	sp, #12
 800ddaa:	4770      	bx	lr
 800ddac:	20000110 	.word	0x20000110
 800ddb0:	ffff0208 	.word	0xffff0208

0800ddb4 <siscanf>:
 800ddb4:	b40e      	push	{r1, r2, r3}
 800ddb6:	b510      	push	{r4, lr}
 800ddb8:	b09f      	sub	sp, #124	; 0x7c
 800ddba:	ac21      	add	r4, sp, #132	; 0x84
 800ddbc:	f44f 7101 	mov.w	r1, #516	; 0x204
 800ddc0:	f854 2b04 	ldr.w	r2, [r4], #4
 800ddc4:	9201      	str	r2, [sp, #4]
 800ddc6:	f8ad 101c 	strh.w	r1, [sp, #28]
 800ddca:	9004      	str	r0, [sp, #16]
 800ddcc:	9008      	str	r0, [sp, #32]
 800ddce:	f7f2 fa1f 	bl	8000210 <strlen>
 800ddd2:	4b0c      	ldr	r3, [pc, #48]	; (800de04 <siscanf+0x50>)
 800ddd4:	9005      	str	r0, [sp, #20]
 800ddd6:	9009      	str	r0, [sp, #36]	; 0x24
 800ddd8:	930d      	str	r3, [sp, #52]	; 0x34
 800ddda:	480b      	ldr	r0, [pc, #44]	; (800de08 <siscanf+0x54>)
 800dddc:	9a01      	ldr	r2, [sp, #4]
 800ddde:	6800      	ldr	r0, [r0, #0]
 800dde0:	9403      	str	r4, [sp, #12]
 800dde2:	2300      	movs	r3, #0
 800dde4:	9311      	str	r3, [sp, #68]	; 0x44
 800dde6:	9316      	str	r3, [sp, #88]	; 0x58
 800dde8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800ddec:	f8ad 301e 	strh.w	r3, [sp, #30]
 800ddf0:	a904      	add	r1, sp, #16
 800ddf2:	4623      	mov	r3, r4
 800ddf4:	f002 fa66 	bl	80102c4 <__ssvfiscanf_r>
 800ddf8:	b01f      	add	sp, #124	; 0x7c
 800ddfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ddfe:	b003      	add	sp, #12
 800de00:	4770      	bx	lr
 800de02:	bf00      	nop
 800de04:	0800de2f 	.word	0x0800de2f
 800de08:	20000110 	.word	0x20000110

0800de0c <__sread>:
 800de0c:	b510      	push	{r4, lr}
 800de0e:	460c      	mov	r4, r1
 800de10:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de14:	f002 feb4 	bl	8010b80 <_read_r>
 800de18:	2800      	cmp	r0, #0
 800de1a:	bfab      	itete	ge
 800de1c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800de1e:	89a3      	ldrhlt	r3, [r4, #12]
 800de20:	181b      	addge	r3, r3, r0
 800de22:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800de26:	bfac      	ite	ge
 800de28:	6563      	strge	r3, [r4, #84]	; 0x54
 800de2a:	81a3      	strhlt	r3, [r4, #12]
 800de2c:	bd10      	pop	{r4, pc}

0800de2e <__seofread>:
 800de2e:	2000      	movs	r0, #0
 800de30:	4770      	bx	lr

0800de32 <__swrite>:
 800de32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de36:	461f      	mov	r7, r3
 800de38:	898b      	ldrh	r3, [r1, #12]
 800de3a:	05db      	lsls	r3, r3, #23
 800de3c:	4605      	mov	r5, r0
 800de3e:	460c      	mov	r4, r1
 800de40:	4616      	mov	r6, r2
 800de42:	d505      	bpl.n	800de50 <__swrite+0x1e>
 800de44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de48:	2302      	movs	r3, #2
 800de4a:	2200      	movs	r2, #0
 800de4c:	f001 fb30 	bl	800f4b0 <_lseek_r>
 800de50:	89a3      	ldrh	r3, [r4, #12]
 800de52:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de56:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de5a:	81a3      	strh	r3, [r4, #12]
 800de5c:	4632      	mov	r2, r6
 800de5e:	463b      	mov	r3, r7
 800de60:	4628      	mov	r0, r5
 800de62:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800de66:	f000 becf 	b.w	800ec08 <_write_r>

0800de6a <__sseek>:
 800de6a:	b510      	push	{r4, lr}
 800de6c:	460c      	mov	r4, r1
 800de6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de72:	f001 fb1d 	bl	800f4b0 <_lseek_r>
 800de76:	1c43      	adds	r3, r0, #1
 800de78:	89a3      	ldrh	r3, [r4, #12]
 800de7a:	bf15      	itete	ne
 800de7c:	6560      	strne	r0, [r4, #84]	; 0x54
 800de7e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800de82:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800de86:	81a3      	strheq	r3, [r4, #12]
 800de88:	bf18      	it	ne
 800de8a:	81a3      	strhne	r3, [r4, #12]
 800de8c:	bd10      	pop	{r4, pc}

0800de8e <__sclose>:
 800de8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de92:	f000 becb 	b.w	800ec2c <_close_r>

0800de96 <strchr>:
 800de96:	b2c9      	uxtb	r1, r1
 800de98:	4603      	mov	r3, r0
 800de9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de9e:	b11a      	cbz	r2, 800dea8 <strchr+0x12>
 800dea0:	428a      	cmp	r2, r1
 800dea2:	d1f9      	bne.n	800de98 <strchr+0x2>
 800dea4:	4618      	mov	r0, r3
 800dea6:	4770      	bx	lr
 800dea8:	2900      	cmp	r1, #0
 800deaa:	bf18      	it	ne
 800deac:	2300      	movne	r3, #0
 800deae:	e7f9      	b.n	800dea4 <strchr+0xe>

0800deb0 <sulp>:
 800deb0:	b570      	push	{r4, r5, r6, lr}
 800deb2:	4604      	mov	r4, r0
 800deb4:	460d      	mov	r5, r1
 800deb6:	ec45 4b10 	vmov	d0, r4, r5
 800deba:	4616      	mov	r6, r2
 800debc:	f001 fe9a 	bl	800fbf4 <__ulp>
 800dec0:	ec51 0b10 	vmov	r0, r1, d0
 800dec4:	b17e      	cbz	r6, 800dee6 <sulp+0x36>
 800dec6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800deca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800dece:	2b00      	cmp	r3, #0
 800ded0:	dd09      	ble.n	800dee6 <sulp+0x36>
 800ded2:	051b      	lsls	r3, r3, #20
 800ded4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ded8:	2400      	movs	r4, #0
 800deda:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800dede:	4622      	mov	r2, r4
 800dee0:	462b      	mov	r3, r5
 800dee2:	f7f2 fba9 	bl	8000638 <__aeabi_dmul>
 800dee6:	bd70      	pop	{r4, r5, r6, pc}

0800dee8 <_strtod_l>:
 800dee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800deec:	ed2d 8b02 	vpush	{d8}
 800def0:	b09d      	sub	sp, #116	; 0x74
 800def2:	461f      	mov	r7, r3
 800def4:	2300      	movs	r3, #0
 800def6:	9318      	str	r3, [sp, #96]	; 0x60
 800def8:	4ba2      	ldr	r3, [pc, #648]	; (800e184 <_strtod_l+0x29c>)
 800defa:	9213      	str	r2, [sp, #76]	; 0x4c
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	9305      	str	r3, [sp, #20]
 800df00:	4604      	mov	r4, r0
 800df02:	4618      	mov	r0, r3
 800df04:	4688      	mov	r8, r1
 800df06:	f7f2 f983 	bl	8000210 <strlen>
 800df0a:	f04f 0a00 	mov.w	sl, #0
 800df0e:	4605      	mov	r5, r0
 800df10:	f04f 0b00 	mov.w	fp, #0
 800df14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800df18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800df1a:	781a      	ldrb	r2, [r3, #0]
 800df1c:	2a2b      	cmp	r2, #43	; 0x2b
 800df1e:	d04e      	beq.n	800dfbe <_strtod_l+0xd6>
 800df20:	d83b      	bhi.n	800df9a <_strtod_l+0xb2>
 800df22:	2a0d      	cmp	r2, #13
 800df24:	d834      	bhi.n	800df90 <_strtod_l+0xa8>
 800df26:	2a08      	cmp	r2, #8
 800df28:	d834      	bhi.n	800df94 <_strtod_l+0xac>
 800df2a:	2a00      	cmp	r2, #0
 800df2c:	d03e      	beq.n	800dfac <_strtod_l+0xc4>
 800df2e:	2300      	movs	r3, #0
 800df30:	930a      	str	r3, [sp, #40]	; 0x28
 800df32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800df34:	7833      	ldrb	r3, [r6, #0]
 800df36:	2b30      	cmp	r3, #48	; 0x30
 800df38:	f040 80b0 	bne.w	800e09c <_strtod_l+0x1b4>
 800df3c:	7873      	ldrb	r3, [r6, #1]
 800df3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800df42:	2b58      	cmp	r3, #88	; 0x58
 800df44:	d168      	bne.n	800e018 <_strtod_l+0x130>
 800df46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df48:	9301      	str	r3, [sp, #4]
 800df4a:	ab18      	add	r3, sp, #96	; 0x60
 800df4c:	9702      	str	r7, [sp, #8]
 800df4e:	9300      	str	r3, [sp, #0]
 800df50:	4a8d      	ldr	r2, [pc, #564]	; (800e188 <_strtod_l+0x2a0>)
 800df52:	ab19      	add	r3, sp, #100	; 0x64
 800df54:	a917      	add	r1, sp, #92	; 0x5c
 800df56:	4620      	mov	r0, r4
 800df58:	f000 ffa2 	bl	800eea0 <__gethex>
 800df5c:	f010 0707 	ands.w	r7, r0, #7
 800df60:	4605      	mov	r5, r0
 800df62:	d005      	beq.n	800df70 <_strtod_l+0x88>
 800df64:	2f06      	cmp	r7, #6
 800df66:	d12c      	bne.n	800dfc2 <_strtod_l+0xda>
 800df68:	3601      	adds	r6, #1
 800df6a:	2300      	movs	r3, #0
 800df6c:	9617      	str	r6, [sp, #92]	; 0x5c
 800df6e:	930a      	str	r3, [sp, #40]	; 0x28
 800df70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800df72:	2b00      	cmp	r3, #0
 800df74:	f040 8590 	bne.w	800ea98 <_strtod_l+0xbb0>
 800df78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df7a:	b1eb      	cbz	r3, 800dfb8 <_strtod_l+0xd0>
 800df7c:	4652      	mov	r2, sl
 800df7e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800df82:	ec43 2b10 	vmov	d0, r2, r3
 800df86:	b01d      	add	sp, #116	; 0x74
 800df88:	ecbd 8b02 	vpop	{d8}
 800df8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df90:	2a20      	cmp	r2, #32
 800df92:	d1cc      	bne.n	800df2e <_strtod_l+0x46>
 800df94:	3301      	adds	r3, #1
 800df96:	9317      	str	r3, [sp, #92]	; 0x5c
 800df98:	e7be      	b.n	800df18 <_strtod_l+0x30>
 800df9a:	2a2d      	cmp	r2, #45	; 0x2d
 800df9c:	d1c7      	bne.n	800df2e <_strtod_l+0x46>
 800df9e:	2201      	movs	r2, #1
 800dfa0:	920a      	str	r2, [sp, #40]	; 0x28
 800dfa2:	1c5a      	adds	r2, r3, #1
 800dfa4:	9217      	str	r2, [sp, #92]	; 0x5c
 800dfa6:	785b      	ldrb	r3, [r3, #1]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d1c2      	bne.n	800df32 <_strtod_l+0x4a>
 800dfac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800dfae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	f040 856e 	bne.w	800ea94 <_strtod_l+0xbac>
 800dfb8:	4652      	mov	r2, sl
 800dfba:	465b      	mov	r3, fp
 800dfbc:	e7e1      	b.n	800df82 <_strtod_l+0x9a>
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	e7ee      	b.n	800dfa0 <_strtod_l+0xb8>
 800dfc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800dfc4:	b13a      	cbz	r2, 800dfd6 <_strtod_l+0xee>
 800dfc6:	2135      	movs	r1, #53	; 0x35
 800dfc8:	a81a      	add	r0, sp, #104	; 0x68
 800dfca:	f001 ff1e 	bl	800fe0a <__copybits>
 800dfce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	f001 fadd 	bl	800f590 <_Bfree>
 800dfd6:	3f01      	subs	r7, #1
 800dfd8:	2f04      	cmp	r7, #4
 800dfda:	d806      	bhi.n	800dfea <_strtod_l+0x102>
 800dfdc:	e8df f007 	tbb	[pc, r7]
 800dfe0:	1714030a 	.word	0x1714030a
 800dfe4:	0a          	.byte	0x0a
 800dfe5:	00          	.byte	0x00
 800dfe6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800dfea:	0728      	lsls	r0, r5, #28
 800dfec:	d5c0      	bpl.n	800df70 <_strtod_l+0x88>
 800dfee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800dff2:	e7bd      	b.n	800df70 <_strtod_l+0x88>
 800dff4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800dff8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800dffa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dffe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e002:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e006:	e7f0      	b.n	800dfea <_strtod_l+0x102>
 800e008:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e18c <_strtod_l+0x2a4>
 800e00c:	e7ed      	b.n	800dfea <_strtod_l+0x102>
 800e00e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e012:	f04f 3aff 	mov.w	sl, #4294967295
 800e016:	e7e8      	b.n	800dfea <_strtod_l+0x102>
 800e018:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e01a:	1c5a      	adds	r2, r3, #1
 800e01c:	9217      	str	r2, [sp, #92]	; 0x5c
 800e01e:	785b      	ldrb	r3, [r3, #1]
 800e020:	2b30      	cmp	r3, #48	; 0x30
 800e022:	d0f9      	beq.n	800e018 <_strtod_l+0x130>
 800e024:	2b00      	cmp	r3, #0
 800e026:	d0a3      	beq.n	800df70 <_strtod_l+0x88>
 800e028:	2301      	movs	r3, #1
 800e02a:	f04f 0900 	mov.w	r9, #0
 800e02e:	9304      	str	r3, [sp, #16]
 800e030:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e032:	9308      	str	r3, [sp, #32]
 800e034:	f8cd 901c 	str.w	r9, [sp, #28]
 800e038:	464f      	mov	r7, r9
 800e03a:	220a      	movs	r2, #10
 800e03c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e03e:	7806      	ldrb	r6, [r0, #0]
 800e040:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e044:	b2d9      	uxtb	r1, r3
 800e046:	2909      	cmp	r1, #9
 800e048:	d92a      	bls.n	800e0a0 <_strtod_l+0x1b8>
 800e04a:	9905      	ldr	r1, [sp, #20]
 800e04c:	462a      	mov	r2, r5
 800e04e:	f002 fdeb 	bl	8010c28 <strncmp>
 800e052:	b398      	cbz	r0, 800e0bc <_strtod_l+0x1d4>
 800e054:	2000      	movs	r0, #0
 800e056:	4632      	mov	r2, r6
 800e058:	463d      	mov	r5, r7
 800e05a:	9005      	str	r0, [sp, #20]
 800e05c:	4603      	mov	r3, r0
 800e05e:	2a65      	cmp	r2, #101	; 0x65
 800e060:	d001      	beq.n	800e066 <_strtod_l+0x17e>
 800e062:	2a45      	cmp	r2, #69	; 0x45
 800e064:	d118      	bne.n	800e098 <_strtod_l+0x1b0>
 800e066:	b91d      	cbnz	r5, 800e070 <_strtod_l+0x188>
 800e068:	9a04      	ldr	r2, [sp, #16]
 800e06a:	4302      	orrs	r2, r0
 800e06c:	d09e      	beq.n	800dfac <_strtod_l+0xc4>
 800e06e:	2500      	movs	r5, #0
 800e070:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e074:	f108 0201 	add.w	r2, r8, #1
 800e078:	9217      	str	r2, [sp, #92]	; 0x5c
 800e07a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e07e:	2a2b      	cmp	r2, #43	; 0x2b
 800e080:	d075      	beq.n	800e16e <_strtod_l+0x286>
 800e082:	2a2d      	cmp	r2, #45	; 0x2d
 800e084:	d07b      	beq.n	800e17e <_strtod_l+0x296>
 800e086:	f04f 0c00 	mov.w	ip, #0
 800e08a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e08e:	2909      	cmp	r1, #9
 800e090:	f240 8082 	bls.w	800e198 <_strtod_l+0x2b0>
 800e094:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e098:	2600      	movs	r6, #0
 800e09a:	e09d      	b.n	800e1d8 <_strtod_l+0x2f0>
 800e09c:	2300      	movs	r3, #0
 800e09e:	e7c4      	b.n	800e02a <_strtod_l+0x142>
 800e0a0:	2f08      	cmp	r7, #8
 800e0a2:	bfd8      	it	le
 800e0a4:	9907      	ldrle	r1, [sp, #28]
 800e0a6:	f100 0001 	add.w	r0, r0, #1
 800e0aa:	bfda      	itte	le
 800e0ac:	fb02 3301 	mlale	r3, r2, r1, r3
 800e0b0:	9307      	strle	r3, [sp, #28]
 800e0b2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e0b6:	3701      	adds	r7, #1
 800e0b8:	9017      	str	r0, [sp, #92]	; 0x5c
 800e0ba:	e7bf      	b.n	800e03c <_strtod_l+0x154>
 800e0bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e0be:	195a      	adds	r2, r3, r5
 800e0c0:	9217      	str	r2, [sp, #92]	; 0x5c
 800e0c2:	5d5a      	ldrb	r2, [r3, r5]
 800e0c4:	2f00      	cmp	r7, #0
 800e0c6:	d037      	beq.n	800e138 <_strtod_l+0x250>
 800e0c8:	9005      	str	r0, [sp, #20]
 800e0ca:	463d      	mov	r5, r7
 800e0cc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e0d0:	2b09      	cmp	r3, #9
 800e0d2:	d912      	bls.n	800e0fa <_strtod_l+0x212>
 800e0d4:	2301      	movs	r3, #1
 800e0d6:	e7c2      	b.n	800e05e <_strtod_l+0x176>
 800e0d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e0da:	1c5a      	adds	r2, r3, #1
 800e0dc:	9217      	str	r2, [sp, #92]	; 0x5c
 800e0de:	785a      	ldrb	r2, [r3, #1]
 800e0e0:	3001      	adds	r0, #1
 800e0e2:	2a30      	cmp	r2, #48	; 0x30
 800e0e4:	d0f8      	beq.n	800e0d8 <_strtod_l+0x1f0>
 800e0e6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e0ea:	2b08      	cmp	r3, #8
 800e0ec:	f200 84d9 	bhi.w	800eaa2 <_strtod_l+0xbba>
 800e0f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e0f2:	9005      	str	r0, [sp, #20]
 800e0f4:	2000      	movs	r0, #0
 800e0f6:	9308      	str	r3, [sp, #32]
 800e0f8:	4605      	mov	r5, r0
 800e0fa:	3a30      	subs	r2, #48	; 0x30
 800e0fc:	f100 0301 	add.w	r3, r0, #1
 800e100:	d014      	beq.n	800e12c <_strtod_l+0x244>
 800e102:	9905      	ldr	r1, [sp, #20]
 800e104:	4419      	add	r1, r3
 800e106:	9105      	str	r1, [sp, #20]
 800e108:	462b      	mov	r3, r5
 800e10a:	eb00 0e05 	add.w	lr, r0, r5
 800e10e:	210a      	movs	r1, #10
 800e110:	4573      	cmp	r3, lr
 800e112:	d113      	bne.n	800e13c <_strtod_l+0x254>
 800e114:	182b      	adds	r3, r5, r0
 800e116:	2b08      	cmp	r3, #8
 800e118:	f105 0501 	add.w	r5, r5, #1
 800e11c:	4405      	add	r5, r0
 800e11e:	dc1c      	bgt.n	800e15a <_strtod_l+0x272>
 800e120:	9907      	ldr	r1, [sp, #28]
 800e122:	230a      	movs	r3, #10
 800e124:	fb03 2301 	mla	r3, r3, r1, r2
 800e128:	9307      	str	r3, [sp, #28]
 800e12a:	2300      	movs	r3, #0
 800e12c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e12e:	1c51      	adds	r1, r2, #1
 800e130:	9117      	str	r1, [sp, #92]	; 0x5c
 800e132:	7852      	ldrb	r2, [r2, #1]
 800e134:	4618      	mov	r0, r3
 800e136:	e7c9      	b.n	800e0cc <_strtod_l+0x1e4>
 800e138:	4638      	mov	r0, r7
 800e13a:	e7d2      	b.n	800e0e2 <_strtod_l+0x1fa>
 800e13c:	2b08      	cmp	r3, #8
 800e13e:	dc04      	bgt.n	800e14a <_strtod_l+0x262>
 800e140:	9e07      	ldr	r6, [sp, #28]
 800e142:	434e      	muls	r6, r1
 800e144:	9607      	str	r6, [sp, #28]
 800e146:	3301      	adds	r3, #1
 800e148:	e7e2      	b.n	800e110 <_strtod_l+0x228>
 800e14a:	f103 0c01 	add.w	ip, r3, #1
 800e14e:	f1bc 0f10 	cmp.w	ip, #16
 800e152:	bfd8      	it	le
 800e154:	fb01 f909 	mulle.w	r9, r1, r9
 800e158:	e7f5      	b.n	800e146 <_strtod_l+0x25e>
 800e15a:	2d10      	cmp	r5, #16
 800e15c:	bfdc      	itt	le
 800e15e:	230a      	movle	r3, #10
 800e160:	fb03 2909 	mlale	r9, r3, r9, r2
 800e164:	e7e1      	b.n	800e12a <_strtod_l+0x242>
 800e166:	2300      	movs	r3, #0
 800e168:	9305      	str	r3, [sp, #20]
 800e16a:	2301      	movs	r3, #1
 800e16c:	e77c      	b.n	800e068 <_strtod_l+0x180>
 800e16e:	f04f 0c00 	mov.w	ip, #0
 800e172:	f108 0202 	add.w	r2, r8, #2
 800e176:	9217      	str	r2, [sp, #92]	; 0x5c
 800e178:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e17c:	e785      	b.n	800e08a <_strtod_l+0x1a2>
 800e17e:	f04f 0c01 	mov.w	ip, #1
 800e182:	e7f6      	b.n	800e172 <_strtod_l+0x28a>
 800e184:	080119e8 	.word	0x080119e8
 800e188:	08011820 	.word	0x08011820
 800e18c:	7ff00000 	.word	0x7ff00000
 800e190:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e192:	1c51      	adds	r1, r2, #1
 800e194:	9117      	str	r1, [sp, #92]	; 0x5c
 800e196:	7852      	ldrb	r2, [r2, #1]
 800e198:	2a30      	cmp	r2, #48	; 0x30
 800e19a:	d0f9      	beq.n	800e190 <_strtod_l+0x2a8>
 800e19c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e1a0:	2908      	cmp	r1, #8
 800e1a2:	f63f af79 	bhi.w	800e098 <_strtod_l+0x1b0>
 800e1a6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e1aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e1ac:	9206      	str	r2, [sp, #24]
 800e1ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e1b0:	1c51      	adds	r1, r2, #1
 800e1b2:	9117      	str	r1, [sp, #92]	; 0x5c
 800e1b4:	7852      	ldrb	r2, [r2, #1]
 800e1b6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e1ba:	2e09      	cmp	r6, #9
 800e1bc:	d937      	bls.n	800e22e <_strtod_l+0x346>
 800e1be:	9e06      	ldr	r6, [sp, #24]
 800e1c0:	1b89      	subs	r1, r1, r6
 800e1c2:	2908      	cmp	r1, #8
 800e1c4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e1c8:	dc02      	bgt.n	800e1d0 <_strtod_l+0x2e8>
 800e1ca:	4576      	cmp	r6, lr
 800e1cc:	bfa8      	it	ge
 800e1ce:	4676      	movge	r6, lr
 800e1d0:	f1bc 0f00 	cmp.w	ip, #0
 800e1d4:	d000      	beq.n	800e1d8 <_strtod_l+0x2f0>
 800e1d6:	4276      	negs	r6, r6
 800e1d8:	2d00      	cmp	r5, #0
 800e1da:	d14d      	bne.n	800e278 <_strtod_l+0x390>
 800e1dc:	9904      	ldr	r1, [sp, #16]
 800e1de:	4301      	orrs	r1, r0
 800e1e0:	f47f aec6 	bne.w	800df70 <_strtod_l+0x88>
 800e1e4:	2b00      	cmp	r3, #0
 800e1e6:	f47f aee1 	bne.w	800dfac <_strtod_l+0xc4>
 800e1ea:	2a69      	cmp	r2, #105	; 0x69
 800e1ec:	d027      	beq.n	800e23e <_strtod_l+0x356>
 800e1ee:	dc24      	bgt.n	800e23a <_strtod_l+0x352>
 800e1f0:	2a49      	cmp	r2, #73	; 0x49
 800e1f2:	d024      	beq.n	800e23e <_strtod_l+0x356>
 800e1f4:	2a4e      	cmp	r2, #78	; 0x4e
 800e1f6:	f47f aed9 	bne.w	800dfac <_strtod_l+0xc4>
 800e1fa:	499f      	ldr	r1, [pc, #636]	; (800e478 <_strtod_l+0x590>)
 800e1fc:	a817      	add	r0, sp, #92	; 0x5c
 800e1fe:	f001 f8a7 	bl	800f350 <__match>
 800e202:	2800      	cmp	r0, #0
 800e204:	f43f aed2 	beq.w	800dfac <_strtod_l+0xc4>
 800e208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e20a:	781b      	ldrb	r3, [r3, #0]
 800e20c:	2b28      	cmp	r3, #40	; 0x28
 800e20e:	d12d      	bne.n	800e26c <_strtod_l+0x384>
 800e210:	499a      	ldr	r1, [pc, #616]	; (800e47c <_strtod_l+0x594>)
 800e212:	aa1a      	add	r2, sp, #104	; 0x68
 800e214:	a817      	add	r0, sp, #92	; 0x5c
 800e216:	f001 f8af 	bl	800f378 <__hexnan>
 800e21a:	2805      	cmp	r0, #5
 800e21c:	d126      	bne.n	800e26c <_strtod_l+0x384>
 800e21e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e220:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e224:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e228:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e22c:	e6a0      	b.n	800df70 <_strtod_l+0x88>
 800e22e:	210a      	movs	r1, #10
 800e230:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e234:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e238:	e7b9      	b.n	800e1ae <_strtod_l+0x2c6>
 800e23a:	2a6e      	cmp	r2, #110	; 0x6e
 800e23c:	e7db      	b.n	800e1f6 <_strtod_l+0x30e>
 800e23e:	4990      	ldr	r1, [pc, #576]	; (800e480 <_strtod_l+0x598>)
 800e240:	a817      	add	r0, sp, #92	; 0x5c
 800e242:	f001 f885 	bl	800f350 <__match>
 800e246:	2800      	cmp	r0, #0
 800e248:	f43f aeb0 	beq.w	800dfac <_strtod_l+0xc4>
 800e24c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e24e:	498d      	ldr	r1, [pc, #564]	; (800e484 <_strtod_l+0x59c>)
 800e250:	3b01      	subs	r3, #1
 800e252:	a817      	add	r0, sp, #92	; 0x5c
 800e254:	9317      	str	r3, [sp, #92]	; 0x5c
 800e256:	f001 f87b 	bl	800f350 <__match>
 800e25a:	b910      	cbnz	r0, 800e262 <_strtod_l+0x37a>
 800e25c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e25e:	3301      	adds	r3, #1
 800e260:	9317      	str	r3, [sp, #92]	; 0x5c
 800e262:	f8df b230 	ldr.w	fp, [pc, #560]	; 800e494 <_strtod_l+0x5ac>
 800e266:	f04f 0a00 	mov.w	sl, #0
 800e26a:	e681      	b.n	800df70 <_strtod_l+0x88>
 800e26c:	4886      	ldr	r0, [pc, #536]	; (800e488 <_strtod_l+0x5a0>)
 800e26e:	f002 fc9b 	bl	8010ba8 <nan>
 800e272:	ec5b ab10 	vmov	sl, fp, d0
 800e276:	e67b      	b.n	800df70 <_strtod_l+0x88>
 800e278:	9b05      	ldr	r3, [sp, #20]
 800e27a:	9807      	ldr	r0, [sp, #28]
 800e27c:	1af3      	subs	r3, r6, r3
 800e27e:	2f00      	cmp	r7, #0
 800e280:	bf08      	it	eq
 800e282:	462f      	moveq	r7, r5
 800e284:	2d10      	cmp	r5, #16
 800e286:	9306      	str	r3, [sp, #24]
 800e288:	46a8      	mov	r8, r5
 800e28a:	bfa8      	it	ge
 800e28c:	f04f 0810 	movge.w	r8, #16
 800e290:	f7f2 f958 	bl	8000544 <__aeabi_ui2d>
 800e294:	2d09      	cmp	r5, #9
 800e296:	4682      	mov	sl, r0
 800e298:	468b      	mov	fp, r1
 800e29a:	dd13      	ble.n	800e2c4 <_strtod_l+0x3dc>
 800e29c:	4b7b      	ldr	r3, [pc, #492]	; (800e48c <_strtod_l+0x5a4>)
 800e29e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e2a2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e2a6:	f7f2 f9c7 	bl	8000638 <__aeabi_dmul>
 800e2aa:	4682      	mov	sl, r0
 800e2ac:	4648      	mov	r0, r9
 800e2ae:	468b      	mov	fp, r1
 800e2b0:	f7f2 f948 	bl	8000544 <__aeabi_ui2d>
 800e2b4:	4602      	mov	r2, r0
 800e2b6:	460b      	mov	r3, r1
 800e2b8:	4650      	mov	r0, sl
 800e2ba:	4659      	mov	r1, fp
 800e2bc:	f7f2 f806 	bl	80002cc <__adddf3>
 800e2c0:	4682      	mov	sl, r0
 800e2c2:	468b      	mov	fp, r1
 800e2c4:	2d0f      	cmp	r5, #15
 800e2c6:	dc38      	bgt.n	800e33a <_strtod_l+0x452>
 800e2c8:	9b06      	ldr	r3, [sp, #24]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	f43f ae50 	beq.w	800df70 <_strtod_l+0x88>
 800e2d0:	dd24      	ble.n	800e31c <_strtod_l+0x434>
 800e2d2:	2b16      	cmp	r3, #22
 800e2d4:	dc0b      	bgt.n	800e2ee <_strtod_l+0x406>
 800e2d6:	496d      	ldr	r1, [pc, #436]	; (800e48c <_strtod_l+0x5a4>)
 800e2d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e2dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2e0:	4652      	mov	r2, sl
 800e2e2:	465b      	mov	r3, fp
 800e2e4:	f7f2 f9a8 	bl	8000638 <__aeabi_dmul>
 800e2e8:	4682      	mov	sl, r0
 800e2ea:	468b      	mov	fp, r1
 800e2ec:	e640      	b.n	800df70 <_strtod_l+0x88>
 800e2ee:	9a06      	ldr	r2, [sp, #24]
 800e2f0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e2f4:	4293      	cmp	r3, r2
 800e2f6:	db20      	blt.n	800e33a <_strtod_l+0x452>
 800e2f8:	4c64      	ldr	r4, [pc, #400]	; (800e48c <_strtod_l+0x5a4>)
 800e2fa:	f1c5 050f 	rsb	r5, r5, #15
 800e2fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e302:	4652      	mov	r2, sl
 800e304:	465b      	mov	r3, fp
 800e306:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e30a:	f7f2 f995 	bl	8000638 <__aeabi_dmul>
 800e30e:	9b06      	ldr	r3, [sp, #24]
 800e310:	1b5d      	subs	r5, r3, r5
 800e312:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e316:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e31a:	e7e3      	b.n	800e2e4 <_strtod_l+0x3fc>
 800e31c:	9b06      	ldr	r3, [sp, #24]
 800e31e:	3316      	adds	r3, #22
 800e320:	db0b      	blt.n	800e33a <_strtod_l+0x452>
 800e322:	9b05      	ldr	r3, [sp, #20]
 800e324:	1b9e      	subs	r6, r3, r6
 800e326:	4b59      	ldr	r3, [pc, #356]	; (800e48c <_strtod_l+0x5a4>)
 800e328:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e32c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e330:	4650      	mov	r0, sl
 800e332:	4659      	mov	r1, fp
 800e334:	f7f2 faaa 	bl	800088c <__aeabi_ddiv>
 800e338:	e7d6      	b.n	800e2e8 <_strtod_l+0x400>
 800e33a:	9b06      	ldr	r3, [sp, #24]
 800e33c:	eba5 0808 	sub.w	r8, r5, r8
 800e340:	4498      	add	r8, r3
 800e342:	f1b8 0f00 	cmp.w	r8, #0
 800e346:	dd74      	ble.n	800e432 <_strtod_l+0x54a>
 800e348:	f018 030f 	ands.w	r3, r8, #15
 800e34c:	d00a      	beq.n	800e364 <_strtod_l+0x47c>
 800e34e:	494f      	ldr	r1, [pc, #316]	; (800e48c <_strtod_l+0x5a4>)
 800e350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e354:	4652      	mov	r2, sl
 800e356:	465b      	mov	r3, fp
 800e358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e35c:	f7f2 f96c 	bl	8000638 <__aeabi_dmul>
 800e360:	4682      	mov	sl, r0
 800e362:	468b      	mov	fp, r1
 800e364:	f038 080f 	bics.w	r8, r8, #15
 800e368:	d04f      	beq.n	800e40a <_strtod_l+0x522>
 800e36a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e36e:	dd22      	ble.n	800e3b6 <_strtod_l+0x4ce>
 800e370:	2500      	movs	r5, #0
 800e372:	462e      	mov	r6, r5
 800e374:	9507      	str	r5, [sp, #28]
 800e376:	9505      	str	r5, [sp, #20]
 800e378:	2322      	movs	r3, #34	; 0x22
 800e37a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800e494 <_strtod_l+0x5ac>
 800e37e:	6023      	str	r3, [r4, #0]
 800e380:	f04f 0a00 	mov.w	sl, #0
 800e384:	9b07      	ldr	r3, [sp, #28]
 800e386:	2b00      	cmp	r3, #0
 800e388:	f43f adf2 	beq.w	800df70 <_strtod_l+0x88>
 800e38c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e38e:	4620      	mov	r0, r4
 800e390:	f001 f8fe 	bl	800f590 <_Bfree>
 800e394:	9905      	ldr	r1, [sp, #20]
 800e396:	4620      	mov	r0, r4
 800e398:	f001 f8fa 	bl	800f590 <_Bfree>
 800e39c:	4631      	mov	r1, r6
 800e39e:	4620      	mov	r0, r4
 800e3a0:	f001 f8f6 	bl	800f590 <_Bfree>
 800e3a4:	9907      	ldr	r1, [sp, #28]
 800e3a6:	4620      	mov	r0, r4
 800e3a8:	f001 f8f2 	bl	800f590 <_Bfree>
 800e3ac:	4629      	mov	r1, r5
 800e3ae:	4620      	mov	r0, r4
 800e3b0:	f001 f8ee 	bl	800f590 <_Bfree>
 800e3b4:	e5dc      	b.n	800df70 <_strtod_l+0x88>
 800e3b6:	4b36      	ldr	r3, [pc, #216]	; (800e490 <_strtod_l+0x5a8>)
 800e3b8:	9304      	str	r3, [sp, #16]
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e3c0:	4650      	mov	r0, sl
 800e3c2:	4659      	mov	r1, fp
 800e3c4:	4699      	mov	r9, r3
 800e3c6:	f1b8 0f01 	cmp.w	r8, #1
 800e3ca:	dc21      	bgt.n	800e410 <_strtod_l+0x528>
 800e3cc:	b10b      	cbz	r3, 800e3d2 <_strtod_l+0x4ea>
 800e3ce:	4682      	mov	sl, r0
 800e3d0:	468b      	mov	fp, r1
 800e3d2:	4b2f      	ldr	r3, [pc, #188]	; (800e490 <_strtod_l+0x5a8>)
 800e3d4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e3d8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800e3dc:	4652      	mov	r2, sl
 800e3de:	465b      	mov	r3, fp
 800e3e0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800e3e4:	f7f2 f928 	bl	8000638 <__aeabi_dmul>
 800e3e8:	4b2a      	ldr	r3, [pc, #168]	; (800e494 <_strtod_l+0x5ac>)
 800e3ea:	460a      	mov	r2, r1
 800e3ec:	400b      	ands	r3, r1
 800e3ee:	492a      	ldr	r1, [pc, #168]	; (800e498 <_strtod_l+0x5b0>)
 800e3f0:	428b      	cmp	r3, r1
 800e3f2:	4682      	mov	sl, r0
 800e3f4:	d8bc      	bhi.n	800e370 <_strtod_l+0x488>
 800e3f6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e3fa:	428b      	cmp	r3, r1
 800e3fc:	bf86      	itte	hi
 800e3fe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800e49c <_strtod_l+0x5b4>
 800e402:	f04f 3aff 	movhi.w	sl, #4294967295
 800e406:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e40a:	2300      	movs	r3, #0
 800e40c:	9304      	str	r3, [sp, #16]
 800e40e:	e084      	b.n	800e51a <_strtod_l+0x632>
 800e410:	f018 0f01 	tst.w	r8, #1
 800e414:	d005      	beq.n	800e422 <_strtod_l+0x53a>
 800e416:	9b04      	ldr	r3, [sp, #16]
 800e418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e41c:	f7f2 f90c 	bl	8000638 <__aeabi_dmul>
 800e420:	2301      	movs	r3, #1
 800e422:	9a04      	ldr	r2, [sp, #16]
 800e424:	3208      	adds	r2, #8
 800e426:	f109 0901 	add.w	r9, r9, #1
 800e42a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e42e:	9204      	str	r2, [sp, #16]
 800e430:	e7c9      	b.n	800e3c6 <_strtod_l+0x4de>
 800e432:	d0ea      	beq.n	800e40a <_strtod_l+0x522>
 800e434:	f1c8 0800 	rsb	r8, r8, #0
 800e438:	f018 020f 	ands.w	r2, r8, #15
 800e43c:	d00a      	beq.n	800e454 <_strtod_l+0x56c>
 800e43e:	4b13      	ldr	r3, [pc, #76]	; (800e48c <_strtod_l+0x5a4>)
 800e440:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e444:	4650      	mov	r0, sl
 800e446:	4659      	mov	r1, fp
 800e448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e44c:	f7f2 fa1e 	bl	800088c <__aeabi_ddiv>
 800e450:	4682      	mov	sl, r0
 800e452:	468b      	mov	fp, r1
 800e454:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e458:	d0d7      	beq.n	800e40a <_strtod_l+0x522>
 800e45a:	f1b8 0f1f 	cmp.w	r8, #31
 800e45e:	dd1f      	ble.n	800e4a0 <_strtod_l+0x5b8>
 800e460:	2500      	movs	r5, #0
 800e462:	462e      	mov	r6, r5
 800e464:	9507      	str	r5, [sp, #28]
 800e466:	9505      	str	r5, [sp, #20]
 800e468:	2322      	movs	r3, #34	; 0x22
 800e46a:	f04f 0a00 	mov.w	sl, #0
 800e46e:	f04f 0b00 	mov.w	fp, #0
 800e472:	6023      	str	r3, [r4, #0]
 800e474:	e786      	b.n	800e384 <_strtod_l+0x49c>
 800e476:	bf00      	nop
 800e478:	0801181a 	.word	0x0801181a
 800e47c:	08011834 	.word	0x08011834
 800e480:	08011811 	.word	0x08011811
 800e484:	08011814 	.word	0x08011814
 800e488:	08011bf5 	.word	0x08011bf5
 800e48c:	08011a98 	.word	0x08011a98
 800e490:	08011a70 	.word	0x08011a70
 800e494:	7ff00000 	.word	0x7ff00000
 800e498:	7ca00000 	.word	0x7ca00000
 800e49c:	7fefffff 	.word	0x7fefffff
 800e4a0:	f018 0310 	ands.w	r3, r8, #16
 800e4a4:	bf18      	it	ne
 800e4a6:	236a      	movne	r3, #106	; 0x6a
 800e4a8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800e858 <_strtod_l+0x970>
 800e4ac:	9304      	str	r3, [sp, #16]
 800e4ae:	4650      	mov	r0, sl
 800e4b0:	4659      	mov	r1, fp
 800e4b2:	2300      	movs	r3, #0
 800e4b4:	f018 0f01 	tst.w	r8, #1
 800e4b8:	d004      	beq.n	800e4c4 <_strtod_l+0x5dc>
 800e4ba:	e9d9 2300 	ldrd	r2, r3, [r9]
 800e4be:	f7f2 f8bb 	bl	8000638 <__aeabi_dmul>
 800e4c2:	2301      	movs	r3, #1
 800e4c4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800e4c8:	f109 0908 	add.w	r9, r9, #8
 800e4cc:	d1f2      	bne.n	800e4b4 <_strtod_l+0x5cc>
 800e4ce:	b10b      	cbz	r3, 800e4d4 <_strtod_l+0x5ec>
 800e4d0:	4682      	mov	sl, r0
 800e4d2:	468b      	mov	fp, r1
 800e4d4:	9b04      	ldr	r3, [sp, #16]
 800e4d6:	b1c3      	cbz	r3, 800e50a <_strtod_l+0x622>
 800e4d8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e4dc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e4e0:	2b00      	cmp	r3, #0
 800e4e2:	4659      	mov	r1, fp
 800e4e4:	dd11      	ble.n	800e50a <_strtod_l+0x622>
 800e4e6:	2b1f      	cmp	r3, #31
 800e4e8:	f340 8124 	ble.w	800e734 <_strtod_l+0x84c>
 800e4ec:	2b34      	cmp	r3, #52	; 0x34
 800e4ee:	bfde      	ittt	le
 800e4f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800e4f4:	f04f 33ff 	movle.w	r3, #4294967295
 800e4f8:	fa03 f202 	lslle.w	r2, r3, r2
 800e4fc:	f04f 0a00 	mov.w	sl, #0
 800e500:	bfcc      	ite	gt
 800e502:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e506:	ea02 0b01 	andle.w	fp, r2, r1
 800e50a:	2200      	movs	r2, #0
 800e50c:	2300      	movs	r3, #0
 800e50e:	4650      	mov	r0, sl
 800e510:	4659      	mov	r1, fp
 800e512:	f7f2 faf9 	bl	8000b08 <__aeabi_dcmpeq>
 800e516:	2800      	cmp	r0, #0
 800e518:	d1a2      	bne.n	800e460 <_strtod_l+0x578>
 800e51a:	9b07      	ldr	r3, [sp, #28]
 800e51c:	9300      	str	r3, [sp, #0]
 800e51e:	9908      	ldr	r1, [sp, #32]
 800e520:	462b      	mov	r3, r5
 800e522:	463a      	mov	r2, r7
 800e524:	4620      	mov	r0, r4
 800e526:	f001 f89b 	bl	800f660 <__s2b>
 800e52a:	9007      	str	r0, [sp, #28]
 800e52c:	2800      	cmp	r0, #0
 800e52e:	f43f af1f 	beq.w	800e370 <_strtod_l+0x488>
 800e532:	9b05      	ldr	r3, [sp, #20]
 800e534:	1b9e      	subs	r6, r3, r6
 800e536:	9b06      	ldr	r3, [sp, #24]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	bfb4      	ite	lt
 800e53c:	4633      	movlt	r3, r6
 800e53e:	2300      	movge	r3, #0
 800e540:	930c      	str	r3, [sp, #48]	; 0x30
 800e542:	9b06      	ldr	r3, [sp, #24]
 800e544:	2500      	movs	r5, #0
 800e546:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800e54a:	9312      	str	r3, [sp, #72]	; 0x48
 800e54c:	462e      	mov	r6, r5
 800e54e:	9b07      	ldr	r3, [sp, #28]
 800e550:	4620      	mov	r0, r4
 800e552:	6859      	ldr	r1, [r3, #4]
 800e554:	f000 ffdc 	bl	800f510 <_Balloc>
 800e558:	9005      	str	r0, [sp, #20]
 800e55a:	2800      	cmp	r0, #0
 800e55c:	f43f af0c 	beq.w	800e378 <_strtod_l+0x490>
 800e560:	9b07      	ldr	r3, [sp, #28]
 800e562:	691a      	ldr	r2, [r3, #16]
 800e564:	3202      	adds	r2, #2
 800e566:	f103 010c 	add.w	r1, r3, #12
 800e56a:	0092      	lsls	r2, r2, #2
 800e56c:	300c      	adds	r0, #12
 800e56e:	f7ff f8c6 	bl	800d6fe <memcpy>
 800e572:	ec4b ab10 	vmov	d0, sl, fp
 800e576:	aa1a      	add	r2, sp, #104	; 0x68
 800e578:	a919      	add	r1, sp, #100	; 0x64
 800e57a:	4620      	mov	r0, r4
 800e57c:	f001 fbb6 	bl	800fcec <__d2b>
 800e580:	ec4b ab18 	vmov	d8, sl, fp
 800e584:	9018      	str	r0, [sp, #96]	; 0x60
 800e586:	2800      	cmp	r0, #0
 800e588:	f43f aef6 	beq.w	800e378 <_strtod_l+0x490>
 800e58c:	2101      	movs	r1, #1
 800e58e:	4620      	mov	r0, r4
 800e590:	f001 f900 	bl	800f794 <__i2b>
 800e594:	4606      	mov	r6, r0
 800e596:	2800      	cmp	r0, #0
 800e598:	f43f aeee 	beq.w	800e378 <_strtod_l+0x490>
 800e59c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800e59e:	9904      	ldr	r1, [sp, #16]
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	bfab      	itete	ge
 800e5a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800e5a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800e5a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800e5aa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800e5ae:	bfac      	ite	ge
 800e5b0:	eb03 0902 	addge.w	r9, r3, r2
 800e5b4:	1ad7      	sublt	r7, r2, r3
 800e5b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800e5b8:	eba3 0801 	sub.w	r8, r3, r1
 800e5bc:	4490      	add	r8, r2
 800e5be:	4ba1      	ldr	r3, [pc, #644]	; (800e844 <_strtod_l+0x95c>)
 800e5c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800e5c4:	4598      	cmp	r8, r3
 800e5c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e5ca:	f280 80c7 	bge.w	800e75c <_strtod_l+0x874>
 800e5ce:	eba3 0308 	sub.w	r3, r3, r8
 800e5d2:	2b1f      	cmp	r3, #31
 800e5d4:	eba2 0203 	sub.w	r2, r2, r3
 800e5d8:	f04f 0101 	mov.w	r1, #1
 800e5dc:	f300 80b1 	bgt.w	800e742 <_strtod_l+0x85a>
 800e5e0:	fa01 f303 	lsl.w	r3, r1, r3
 800e5e4:	930d      	str	r3, [sp, #52]	; 0x34
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	9308      	str	r3, [sp, #32]
 800e5ea:	eb09 0802 	add.w	r8, r9, r2
 800e5ee:	9b04      	ldr	r3, [sp, #16]
 800e5f0:	45c1      	cmp	r9, r8
 800e5f2:	4417      	add	r7, r2
 800e5f4:	441f      	add	r7, r3
 800e5f6:	464b      	mov	r3, r9
 800e5f8:	bfa8      	it	ge
 800e5fa:	4643      	movge	r3, r8
 800e5fc:	42bb      	cmp	r3, r7
 800e5fe:	bfa8      	it	ge
 800e600:	463b      	movge	r3, r7
 800e602:	2b00      	cmp	r3, #0
 800e604:	bfc2      	ittt	gt
 800e606:	eba8 0803 	subgt.w	r8, r8, r3
 800e60a:	1aff      	subgt	r7, r7, r3
 800e60c:	eba9 0903 	subgt.w	r9, r9, r3
 800e610:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e612:	2b00      	cmp	r3, #0
 800e614:	dd17      	ble.n	800e646 <_strtod_l+0x75e>
 800e616:	4631      	mov	r1, r6
 800e618:	461a      	mov	r2, r3
 800e61a:	4620      	mov	r0, r4
 800e61c:	f001 f97a 	bl	800f914 <__pow5mult>
 800e620:	4606      	mov	r6, r0
 800e622:	2800      	cmp	r0, #0
 800e624:	f43f aea8 	beq.w	800e378 <_strtod_l+0x490>
 800e628:	4601      	mov	r1, r0
 800e62a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e62c:	4620      	mov	r0, r4
 800e62e:	f001 f8c7 	bl	800f7c0 <__multiply>
 800e632:	900b      	str	r0, [sp, #44]	; 0x2c
 800e634:	2800      	cmp	r0, #0
 800e636:	f43f ae9f 	beq.w	800e378 <_strtod_l+0x490>
 800e63a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e63c:	4620      	mov	r0, r4
 800e63e:	f000 ffa7 	bl	800f590 <_Bfree>
 800e642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e644:	9318      	str	r3, [sp, #96]	; 0x60
 800e646:	f1b8 0f00 	cmp.w	r8, #0
 800e64a:	f300 808c 	bgt.w	800e766 <_strtod_l+0x87e>
 800e64e:	9b06      	ldr	r3, [sp, #24]
 800e650:	2b00      	cmp	r3, #0
 800e652:	dd08      	ble.n	800e666 <_strtod_l+0x77e>
 800e654:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e656:	9905      	ldr	r1, [sp, #20]
 800e658:	4620      	mov	r0, r4
 800e65a:	f001 f95b 	bl	800f914 <__pow5mult>
 800e65e:	9005      	str	r0, [sp, #20]
 800e660:	2800      	cmp	r0, #0
 800e662:	f43f ae89 	beq.w	800e378 <_strtod_l+0x490>
 800e666:	2f00      	cmp	r7, #0
 800e668:	dd08      	ble.n	800e67c <_strtod_l+0x794>
 800e66a:	9905      	ldr	r1, [sp, #20]
 800e66c:	463a      	mov	r2, r7
 800e66e:	4620      	mov	r0, r4
 800e670:	f001 f9aa 	bl	800f9c8 <__lshift>
 800e674:	9005      	str	r0, [sp, #20]
 800e676:	2800      	cmp	r0, #0
 800e678:	f43f ae7e 	beq.w	800e378 <_strtod_l+0x490>
 800e67c:	f1b9 0f00 	cmp.w	r9, #0
 800e680:	dd08      	ble.n	800e694 <_strtod_l+0x7ac>
 800e682:	4631      	mov	r1, r6
 800e684:	464a      	mov	r2, r9
 800e686:	4620      	mov	r0, r4
 800e688:	f001 f99e 	bl	800f9c8 <__lshift>
 800e68c:	4606      	mov	r6, r0
 800e68e:	2800      	cmp	r0, #0
 800e690:	f43f ae72 	beq.w	800e378 <_strtod_l+0x490>
 800e694:	9a05      	ldr	r2, [sp, #20]
 800e696:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e698:	4620      	mov	r0, r4
 800e69a:	f001 fa21 	bl	800fae0 <__mdiff>
 800e69e:	4605      	mov	r5, r0
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	f43f ae69 	beq.w	800e378 <_strtod_l+0x490>
 800e6a6:	68c3      	ldr	r3, [r0, #12]
 800e6a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6aa:	2300      	movs	r3, #0
 800e6ac:	60c3      	str	r3, [r0, #12]
 800e6ae:	4631      	mov	r1, r6
 800e6b0:	f001 f9fa 	bl	800faa8 <__mcmp>
 800e6b4:	2800      	cmp	r0, #0
 800e6b6:	da60      	bge.n	800e77a <_strtod_l+0x892>
 800e6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6ba:	ea53 030a 	orrs.w	r3, r3, sl
 800e6be:	f040 8082 	bne.w	800e7c6 <_strtod_l+0x8de>
 800e6c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e6c6:	2b00      	cmp	r3, #0
 800e6c8:	d17d      	bne.n	800e7c6 <_strtod_l+0x8de>
 800e6ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e6ce:	0d1b      	lsrs	r3, r3, #20
 800e6d0:	051b      	lsls	r3, r3, #20
 800e6d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e6d6:	d976      	bls.n	800e7c6 <_strtod_l+0x8de>
 800e6d8:	696b      	ldr	r3, [r5, #20]
 800e6da:	b913      	cbnz	r3, 800e6e2 <_strtod_l+0x7fa>
 800e6dc:	692b      	ldr	r3, [r5, #16]
 800e6de:	2b01      	cmp	r3, #1
 800e6e0:	dd71      	ble.n	800e7c6 <_strtod_l+0x8de>
 800e6e2:	4629      	mov	r1, r5
 800e6e4:	2201      	movs	r2, #1
 800e6e6:	4620      	mov	r0, r4
 800e6e8:	f001 f96e 	bl	800f9c8 <__lshift>
 800e6ec:	4631      	mov	r1, r6
 800e6ee:	4605      	mov	r5, r0
 800e6f0:	f001 f9da 	bl	800faa8 <__mcmp>
 800e6f4:	2800      	cmp	r0, #0
 800e6f6:	dd66      	ble.n	800e7c6 <_strtod_l+0x8de>
 800e6f8:	9904      	ldr	r1, [sp, #16]
 800e6fa:	4a53      	ldr	r2, [pc, #332]	; (800e848 <_strtod_l+0x960>)
 800e6fc:	465b      	mov	r3, fp
 800e6fe:	2900      	cmp	r1, #0
 800e700:	f000 8081 	beq.w	800e806 <_strtod_l+0x91e>
 800e704:	ea02 010b 	and.w	r1, r2, fp
 800e708:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e70c:	dc7b      	bgt.n	800e806 <_strtod_l+0x91e>
 800e70e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e712:	f77f aea9 	ble.w	800e468 <_strtod_l+0x580>
 800e716:	4b4d      	ldr	r3, [pc, #308]	; (800e84c <_strtod_l+0x964>)
 800e718:	4650      	mov	r0, sl
 800e71a:	4659      	mov	r1, fp
 800e71c:	2200      	movs	r2, #0
 800e71e:	f7f1 ff8b 	bl	8000638 <__aeabi_dmul>
 800e722:	460b      	mov	r3, r1
 800e724:	4303      	orrs	r3, r0
 800e726:	bf08      	it	eq
 800e728:	2322      	moveq	r3, #34	; 0x22
 800e72a:	4682      	mov	sl, r0
 800e72c:	468b      	mov	fp, r1
 800e72e:	bf08      	it	eq
 800e730:	6023      	streq	r3, [r4, #0]
 800e732:	e62b      	b.n	800e38c <_strtod_l+0x4a4>
 800e734:	f04f 32ff 	mov.w	r2, #4294967295
 800e738:	fa02 f303 	lsl.w	r3, r2, r3
 800e73c:	ea03 0a0a 	and.w	sl, r3, sl
 800e740:	e6e3      	b.n	800e50a <_strtod_l+0x622>
 800e742:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800e746:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800e74a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800e74e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800e752:	fa01 f308 	lsl.w	r3, r1, r8
 800e756:	9308      	str	r3, [sp, #32]
 800e758:	910d      	str	r1, [sp, #52]	; 0x34
 800e75a:	e746      	b.n	800e5ea <_strtod_l+0x702>
 800e75c:	2300      	movs	r3, #0
 800e75e:	9308      	str	r3, [sp, #32]
 800e760:	2301      	movs	r3, #1
 800e762:	930d      	str	r3, [sp, #52]	; 0x34
 800e764:	e741      	b.n	800e5ea <_strtod_l+0x702>
 800e766:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e768:	4642      	mov	r2, r8
 800e76a:	4620      	mov	r0, r4
 800e76c:	f001 f92c 	bl	800f9c8 <__lshift>
 800e770:	9018      	str	r0, [sp, #96]	; 0x60
 800e772:	2800      	cmp	r0, #0
 800e774:	f47f af6b 	bne.w	800e64e <_strtod_l+0x766>
 800e778:	e5fe      	b.n	800e378 <_strtod_l+0x490>
 800e77a:	465f      	mov	r7, fp
 800e77c:	d16e      	bne.n	800e85c <_strtod_l+0x974>
 800e77e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e780:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e784:	b342      	cbz	r2, 800e7d8 <_strtod_l+0x8f0>
 800e786:	4a32      	ldr	r2, [pc, #200]	; (800e850 <_strtod_l+0x968>)
 800e788:	4293      	cmp	r3, r2
 800e78a:	d128      	bne.n	800e7de <_strtod_l+0x8f6>
 800e78c:	9b04      	ldr	r3, [sp, #16]
 800e78e:	4651      	mov	r1, sl
 800e790:	b1eb      	cbz	r3, 800e7ce <_strtod_l+0x8e6>
 800e792:	4b2d      	ldr	r3, [pc, #180]	; (800e848 <_strtod_l+0x960>)
 800e794:	403b      	ands	r3, r7
 800e796:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e79a:	f04f 32ff 	mov.w	r2, #4294967295
 800e79e:	d819      	bhi.n	800e7d4 <_strtod_l+0x8ec>
 800e7a0:	0d1b      	lsrs	r3, r3, #20
 800e7a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800e7aa:	4299      	cmp	r1, r3
 800e7ac:	d117      	bne.n	800e7de <_strtod_l+0x8f6>
 800e7ae:	4b29      	ldr	r3, [pc, #164]	; (800e854 <_strtod_l+0x96c>)
 800e7b0:	429f      	cmp	r7, r3
 800e7b2:	d102      	bne.n	800e7ba <_strtod_l+0x8d2>
 800e7b4:	3101      	adds	r1, #1
 800e7b6:	f43f addf 	beq.w	800e378 <_strtod_l+0x490>
 800e7ba:	4b23      	ldr	r3, [pc, #140]	; (800e848 <_strtod_l+0x960>)
 800e7bc:	403b      	ands	r3, r7
 800e7be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e7c2:	f04f 0a00 	mov.w	sl, #0
 800e7c6:	9b04      	ldr	r3, [sp, #16]
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d1a4      	bne.n	800e716 <_strtod_l+0x82e>
 800e7cc:	e5de      	b.n	800e38c <_strtod_l+0x4a4>
 800e7ce:	f04f 33ff 	mov.w	r3, #4294967295
 800e7d2:	e7ea      	b.n	800e7aa <_strtod_l+0x8c2>
 800e7d4:	4613      	mov	r3, r2
 800e7d6:	e7e8      	b.n	800e7aa <_strtod_l+0x8c2>
 800e7d8:	ea53 030a 	orrs.w	r3, r3, sl
 800e7dc:	d08c      	beq.n	800e6f8 <_strtod_l+0x810>
 800e7de:	9b08      	ldr	r3, [sp, #32]
 800e7e0:	b1db      	cbz	r3, 800e81a <_strtod_l+0x932>
 800e7e2:	423b      	tst	r3, r7
 800e7e4:	d0ef      	beq.n	800e7c6 <_strtod_l+0x8de>
 800e7e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e7e8:	9a04      	ldr	r2, [sp, #16]
 800e7ea:	4650      	mov	r0, sl
 800e7ec:	4659      	mov	r1, fp
 800e7ee:	b1c3      	cbz	r3, 800e822 <_strtod_l+0x93a>
 800e7f0:	f7ff fb5e 	bl	800deb0 <sulp>
 800e7f4:	4602      	mov	r2, r0
 800e7f6:	460b      	mov	r3, r1
 800e7f8:	ec51 0b18 	vmov	r0, r1, d8
 800e7fc:	f7f1 fd66 	bl	80002cc <__adddf3>
 800e800:	4682      	mov	sl, r0
 800e802:	468b      	mov	fp, r1
 800e804:	e7df      	b.n	800e7c6 <_strtod_l+0x8de>
 800e806:	4013      	ands	r3, r2
 800e808:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e80c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e810:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e814:	f04f 3aff 	mov.w	sl, #4294967295
 800e818:	e7d5      	b.n	800e7c6 <_strtod_l+0x8de>
 800e81a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e81c:	ea13 0f0a 	tst.w	r3, sl
 800e820:	e7e0      	b.n	800e7e4 <_strtod_l+0x8fc>
 800e822:	f7ff fb45 	bl	800deb0 <sulp>
 800e826:	4602      	mov	r2, r0
 800e828:	460b      	mov	r3, r1
 800e82a:	ec51 0b18 	vmov	r0, r1, d8
 800e82e:	f7f1 fd4b 	bl	80002c8 <__aeabi_dsub>
 800e832:	2200      	movs	r2, #0
 800e834:	2300      	movs	r3, #0
 800e836:	4682      	mov	sl, r0
 800e838:	468b      	mov	fp, r1
 800e83a:	f7f2 f965 	bl	8000b08 <__aeabi_dcmpeq>
 800e83e:	2800      	cmp	r0, #0
 800e840:	d0c1      	beq.n	800e7c6 <_strtod_l+0x8de>
 800e842:	e611      	b.n	800e468 <_strtod_l+0x580>
 800e844:	fffffc02 	.word	0xfffffc02
 800e848:	7ff00000 	.word	0x7ff00000
 800e84c:	39500000 	.word	0x39500000
 800e850:	000fffff 	.word	0x000fffff
 800e854:	7fefffff 	.word	0x7fefffff
 800e858:	08011848 	.word	0x08011848
 800e85c:	4631      	mov	r1, r6
 800e85e:	4628      	mov	r0, r5
 800e860:	f001 faa0 	bl	800fda4 <__ratio>
 800e864:	ec59 8b10 	vmov	r8, r9, d0
 800e868:	ee10 0a10 	vmov	r0, s0
 800e86c:	2200      	movs	r2, #0
 800e86e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e872:	4649      	mov	r1, r9
 800e874:	f7f2 f95c 	bl	8000b30 <__aeabi_dcmple>
 800e878:	2800      	cmp	r0, #0
 800e87a:	d07a      	beq.n	800e972 <_strtod_l+0xa8a>
 800e87c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d04a      	beq.n	800e918 <_strtod_l+0xa30>
 800e882:	4b95      	ldr	r3, [pc, #596]	; (800ead8 <_strtod_l+0xbf0>)
 800e884:	2200      	movs	r2, #0
 800e886:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e88a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800ead8 <_strtod_l+0xbf0>
 800e88e:	f04f 0800 	mov.w	r8, #0
 800e892:	4b92      	ldr	r3, [pc, #584]	; (800eadc <_strtod_l+0xbf4>)
 800e894:	403b      	ands	r3, r7
 800e896:	930d      	str	r3, [sp, #52]	; 0x34
 800e898:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e89a:	4b91      	ldr	r3, [pc, #580]	; (800eae0 <_strtod_l+0xbf8>)
 800e89c:	429a      	cmp	r2, r3
 800e89e:	f040 80b0 	bne.w	800ea02 <_strtod_l+0xb1a>
 800e8a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e8a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800e8aa:	ec4b ab10 	vmov	d0, sl, fp
 800e8ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800e8b2:	f001 f99f 	bl	800fbf4 <__ulp>
 800e8b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e8ba:	ec53 2b10 	vmov	r2, r3, d0
 800e8be:	f7f1 febb 	bl	8000638 <__aeabi_dmul>
 800e8c2:	4652      	mov	r2, sl
 800e8c4:	465b      	mov	r3, fp
 800e8c6:	f7f1 fd01 	bl	80002cc <__adddf3>
 800e8ca:	460b      	mov	r3, r1
 800e8cc:	4983      	ldr	r1, [pc, #524]	; (800eadc <_strtod_l+0xbf4>)
 800e8ce:	4a85      	ldr	r2, [pc, #532]	; (800eae4 <_strtod_l+0xbfc>)
 800e8d0:	4019      	ands	r1, r3
 800e8d2:	4291      	cmp	r1, r2
 800e8d4:	4682      	mov	sl, r0
 800e8d6:	d960      	bls.n	800e99a <_strtod_l+0xab2>
 800e8d8:	ee18 3a90 	vmov	r3, s17
 800e8dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e8e0:	4293      	cmp	r3, r2
 800e8e2:	d104      	bne.n	800e8ee <_strtod_l+0xa06>
 800e8e4:	ee18 3a10 	vmov	r3, s16
 800e8e8:	3301      	adds	r3, #1
 800e8ea:	f43f ad45 	beq.w	800e378 <_strtod_l+0x490>
 800e8ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 800eaf0 <_strtod_l+0xc08>
 800e8f2:	f04f 3aff 	mov.w	sl, #4294967295
 800e8f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e8f8:	4620      	mov	r0, r4
 800e8fa:	f000 fe49 	bl	800f590 <_Bfree>
 800e8fe:	9905      	ldr	r1, [sp, #20]
 800e900:	4620      	mov	r0, r4
 800e902:	f000 fe45 	bl	800f590 <_Bfree>
 800e906:	4631      	mov	r1, r6
 800e908:	4620      	mov	r0, r4
 800e90a:	f000 fe41 	bl	800f590 <_Bfree>
 800e90e:	4629      	mov	r1, r5
 800e910:	4620      	mov	r0, r4
 800e912:	f000 fe3d 	bl	800f590 <_Bfree>
 800e916:	e61a      	b.n	800e54e <_strtod_l+0x666>
 800e918:	f1ba 0f00 	cmp.w	sl, #0
 800e91c:	d11b      	bne.n	800e956 <_strtod_l+0xa6e>
 800e91e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e922:	b9f3      	cbnz	r3, 800e962 <_strtod_l+0xa7a>
 800e924:	4b6c      	ldr	r3, [pc, #432]	; (800ead8 <_strtod_l+0xbf0>)
 800e926:	2200      	movs	r2, #0
 800e928:	4640      	mov	r0, r8
 800e92a:	4649      	mov	r1, r9
 800e92c:	f7f2 f8f6 	bl	8000b1c <__aeabi_dcmplt>
 800e930:	b9d0      	cbnz	r0, 800e968 <_strtod_l+0xa80>
 800e932:	4640      	mov	r0, r8
 800e934:	4649      	mov	r1, r9
 800e936:	4b6c      	ldr	r3, [pc, #432]	; (800eae8 <_strtod_l+0xc00>)
 800e938:	2200      	movs	r2, #0
 800e93a:	f7f1 fe7d 	bl	8000638 <__aeabi_dmul>
 800e93e:	4680      	mov	r8, r0
 800e940:	4689      	mov	r9, r1
 800e942:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800e946:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800e94a:	9315      	str	r3, [sp, #84]	; 0x54
 800e94c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e950:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800e954:	e79d      	b.n	800e892 <_strtod_l+0x9aa>
 800e956:	f1ba 0f01 	cmp.w	sl, #1
 800e95a:	d102      	bne.n	800e962 <_strtod_l+0xa7a>
 800e95c:	2f00      	cmp	r7, #0
 800e95e:	f43f ad83 	beq.w	800e468 <_strtod_l+0x580>
 800e962:	4b62      	ldr	r3, [pc, #392]	; (800eaec <_strtod_l+0xc04>)
 800e964:	2200      	movs	r2, #0
 800e966:	e78e      	b.n	800e886 <_strtod_l+0x99e>
 800e968:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800eae8 <_strtod_l+0xc00>
 800e96c:	f04f 0800 	mov.w	r8, #0
 800e970:	e7e7      	b.n	800e942 <_strtod_l+0xa5a>
 800e972:	4b5d      	ldr	r3, [pc, #372]	; (800eae8 <_strtod_l+0xc00>)
 800e974:	4640      	mov	r0, r8
 800e976:	4649      	mov	r1, r9
 800e978:	2200      	movs	r2, #0
 800e97a:	f7f1 fe5d 	bl	8000638 <__aeabi_dmul>
 800e97e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e980:	4680      	mov	r8, r0
 800e982:	4689      	mov	r9, r1
 800e984:	b933      	cbnz	r3, 800e994 <_strtod_l+0xaac>
 800e986:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e98a:	900e      	str	r0, [sp, #56]	; 0x38
 800e98c:	930f      	str	r3, [sp, #60]	; 0x3c
 800e98e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800e992:	e7dd      	b.n	800e950 <_strtod_l+0xa68>
 800e994:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800e998:	e7f9      	b.n	800e98e <_strtod_l+0xaa6>
 800e99a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e99e:	9b04      	ldr	r3, [sp, #16]
 800e9a0:	2b00      	cmp	r3, #0
 800e9a2:	d1a8      	bne.n	800e8f6 <_strtod_l+0xa0e>
 800e9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e9a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800e9aa:	0d1b      	lsrs	r3, r3, #20
 800e9ac:	051b      	lsls	r3, r3, #20
 800e9ae:	429a      	cmp	r2, r3
 800e9b0:	d1a1      	bne.n	800e8f6 <_strtod_l+0xa0e>
 800e9b2:	4640      	mov	r0, r8
 800e9b4:	4649      	mov	r1, r9
 800e9b6:	f7f2 f977 	bl	8000ca8 <__aeabi_d2lz>
 800e9ba:	f7f1 fe0f 	bl	80005dc <__aeabi_l2d>
 800e9be:	4602      	mov	r2, r0
 800e9c0:	460b      	mov	r3, r1
 800e9c2:	4640      	mov	r0, r8
 800e9c4:	4649      	mov	r1, r9
 800e9c6:	f7f1 fc7f 	bl	80002c8 <__aeabi_dsub>
 800e9ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e9cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e9d0:	ea43 030a 	orr.w	r3, r3, sl
 800e9d4:	4313      	orrs	r3, r2
 800e9d6:	4680      	mov	r8, r0
 800e9d8:	4689      	mov	r9, r1
 800e9da:	d055      	beq.n	800ea88 <_strtod_l+0xba0>
 800e9dc:	a336      	add	r3, pc, #216	; (adr r3, 800eab8 <_strtod_l+0xbd0>)
 800e9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9e2:	f7f2 f89b 	bl	8000b1c <__aeabi_dcmplt>
 800e9e6:	2800      	cmp	r0, #0
 800e9e8:	f47f acd0 	bne.w	800e38c <_strtod_l+0x4a4>
 800e9ec:	a334      	add	r3, pc, #208	; (adr r3, 800eac0 <_strtod_l+0xbd8>)
 800e9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e9f2:	4640      	mov	r0, r8
 800e9f4:	4649      	mov	r1, r9
 800e9f6:	f7f2 f8af 	bl	8000b58 <__aeabi_dcmpgt>
 800e9fa:	2800      	cmp	r0, #0
 800e9fc:	f43f af7b 	beq.w	800e8f6 <_strtod_l+0xa0e>
 800ea00:	e4c4      	b.n	800e38c <_strtod_l+0x4a4>
 800ea02:	9b04      	ldr	r3, [sp, #16]
 800ea04:	b333      	cbz	r3, 800ea54 <_strtod_l+0xb6c>
 800ea06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ea08:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ea0c:	d822      	bhi.n	800ea54 <_strtod_l+0xb6c>
 800ea0e:	a32e      	add	r3, pc, #184	; (adr r3, 800eac8 <_strtod_l+0xbe0>)
 800ea10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea14:	4640      	mov	r0, r8
 800ea16:	4649      	mov	r1, r9
 800ea18:	f7f2 f88a 	bl	8000b30 <__aeabi_dcmple>
 800ea1c:	b1a0      	cbz	r0, 800ea48 <_strtod_l+0xb60>
 800ea1e:	4649      	mov	r1, r9
 800ea20:	4640      	mov	r0, r8
 800ea22:	f7f2 f8b9 	bl	8000b98 <__aeabi_d2uiz>
 800ea26:	2801      	cmp	r0, #1
 800ea28:	bf38      	it	cc
 800ea2a:	2001      	movcc	r0, #1
 800ea2c:	f7f1 fd8a 	bl	8000544 <__aeabi_ui2d>
 800ea30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ea32:	4680      	mov	r8, r0
 800ea34:	4689      	mov	r9, r1
 800ea36:	bb23      	cbnz	r3, 800ea82 <_strtod_l+0xb9a>
 800ea38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ea3c:	9010      	str	r0, [sp, #64]	; 0x40
 800ea3e:	9311      	str	r3, [sp, #68]	; 0x44
 800ea40:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ea44:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ea48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ea4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ea4c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ea50:	1a9b      	subs	r3, r3, r2
 800ea52:	9309      	str	r3, [sp, #36]	; 0x24
 800ea54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ea58:	eeb0 0a48 	vmov.f32	s0, s16
 800ea5c:	eef0 0a68 	vmov.f32	s1, s17
 800ea60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ea64:	f001 f8c6 	bl	800fbf4 <__ulp>
 800ea68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ea6c:	ec53 2b10 	vmov	r2, r3, d0
 800ea70:	f7f1 fde2 	bl	8000638 <__aeabi_dmul>
 800ea74:	ec53 2b18 	vmov	r2, r3, d8
 800ea78:	f7f1 fc28 	bl	80002cc <__adddf3>
 800ea7c:	4682      	mov	sl, r0
 800ea7e:	468b      	mov	fp, r1
 800ea80:	e78d      	b.n	800e99e <_strtod_l+0xab6>
 800ea82:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ea86:	e7db      	b.n	800ea40 <_strtod_l+0xb58>
 800ea88:	a311      	add	r3, pc, #68	; (adr r3, 800ead0 <_strtod_l+0xbe8>)
 800ea8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea8e:	f7f2 f845 	bl	8000b1c <__aeabi_dcmplt>
 800ea92:	e7b2      	b.n	800e9fa <_strtod_l+0xb12>
 800ea94:	2300      	movs	r3, #0
 800ea96:	930a      	str	r3, [sp, #40]	; 0x28
 800ea98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ea9a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ea9c:	6013      	str	r3, [r2, #0]
 800ea9e:	f7ff ba6b 	b.w	800df78 <_strtod_l+0x90>
 800eaa2:	2a65      	cmp	r2, #101	; 0x65
 800eaa4:	f43f ab5f 	beq.w	800e166 <_strtod_l+0x27e>
 800eaa8:	2a45      	cmp	r2, #69	; 0x45
 800eaaa:	f43f ab5c 	beq.w	800e166 <_strtod_l+0x27e>
 800eaae:	2301      	movs	r3, #1
 800eab0:	f7ff bb94 	b.w	800e1dc <_strtod_l+0x2f4>
 800eab4:	f3af 8000 	nop.w
 800eab8:	94a03595 	.word	0x94a03595
 800eabc:	3fdfffff 	.word	0x3fdfffff
 800eac0:	35afe535 	.word	0x35afe535
 800eac4:	3fe00000 	.word	0x3fe00000
 800eac8:	ffc00000 	.word	0xffc00000
 800eacc:	41dfffff 	.word	0x41dfffff
 800ead0:	94a03595 	.word	0x94a03595
 800ead4:	3fcfffff 	.word	0x3fcfffff
 800ead8:	3ff00000 	.word	0x3ff00000
 800eadc:	7ff00000 	.word	0x7ff00000
 800eae0:	7fe00000 	.word	0x7fe00000
 800eae4:	7c9fffff 	.word	0x7c9fffff
 800eae8:	3fe00000 	.word	0x3fe00000
 800eaec:	bff00000 	.word	0xbff00000
 800eaf0:	7fefffff 	.word	0x7fefffff

0800eaf4 <_strtod_r>:
 800eaf4:	4b01      	ldr	r3, [pc, #4]	; (800eafc <_strtod_r+0x8>)
 800eaf6:	f7ff b9f7 	b.w	800dee8 <_strtod_l>
 800eafa:	bf00      	nop
 800eafc:	20000178 	.word	0x20000178

0800eb00 <_strtol_l.constprop.0>:
 800eb00:	2b01      	cmp	r3, #1
 800eb02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb06:	d001      	beq.n	800eb0c <_strtol_l.constprop.0+0xc>
 800eb08:	2b24      	cmp	r3, #36	; 0x24
 800eb0a:	d906      	bls.n	800eb1a <_strtol_l.constprop.0+0x1a>
 800eb0c:	f7fe fcd4 	bl	800d4b8 <__errno>
 800eb10:	2316      	movs	r3, #22
 800eb12:	6003      	str	r3, [r0, #0]
 800eb14:	2000      	movs	r0, #0
 800eb16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb1a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800ec00 <_strtol_l.constprop.0+0x100>
 800eb1e:	460d      	mov	r5, r1
 800eb20:	462e      	mov	r6, r5
 800eb22:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb26:	f814 700c 	ldrb.w	r7, [r4, ip]
 800eb2a:	f017 0708 	ands.w	r7, r7, #8
 800eb2e:	d1f7      	bne.n	800eb20 <_strtol_l.constprop.0+0x20>
 800eb30:	2c2d      	cmp	r4, #45	; 0x2d
 800eb32:	d132      	bne.n	800eb9a <_strtol_l.constprop.0+0x9a>
 800eb34:	782c      	ldrb	r4, [r5, #0]
 800eb36:	2701      	movs	r7, #1
 800eb38:	1cb5      	adds	r5, r6, #2
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d05b      	beq.n	800ebf6 <_strtol_l.constprop.0+0xf6>
 800eb3e:	2b10      	cmp	r3, #16
 800eb40:	d109      	bne.n	800eb56 <_strtol_l.constprop.0+0x56>
 800eb42:	2c30      	cmp	r4, #48	; 0x30
 800eb44:	d107      	bne.n	800eb56 <_strtol_l.constprop.0+0x56>
 800eb46:	782c      	ldrb	r4, [r5, #0]
 800eb48:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800eb4c:	2c58      	cmp	r4, #88	; 0x58
 800eb4e:	d14d      	bne.n	800ebec <_strtol_l.constprop.0+0xec>
 800eb50:	786c      	ldrb	r4, [r5, #1]
 800eb52:	2310      	movs	r3, #16
 800eb54:	3502      	adds	r5, #2
 800eb56:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800eb5a:	f108 38ff 	add.w	r8, r8, #4294967295
 800eb5e:	f04f 0c00 	mov.w	ip, #0
 800eb62:	fbb8 f9f3 	udiv	r9, r8, r3
 800eb66:	4666      	mov	r6, ip
 800eb68:	fb03 8a19 	mls	sl, r3, r9, r8
 800eb6c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800eb70:	f1be 0f09 	cmp.w	lr, #9
 800eb74:	d816      	bhi.n	800eba4 <_strtol_l.constprop.0+0xa4>
 800eb76:	4674      	mov	r4, lr
 800eb78:	42a3      	cmp	r3, r4
 800eb7a:	dd24      	ble.n	800ebc6 <_strtol_l.constprop.0+0xc6>
 800eb7c:	f1bc 0f00 	cmp.w	ip, #0
 800eb80:	db1e      	blt.n	800ebc0 <_strtol_l.constprop.0+0xc0>
 800eb82:	45b1      	cmp	r9, r6
 800eb84:	d31c      	bcc.n	800ebc0 <_strtol_l.constprop.0+0xc0>
 800eb86:	d101      	bne.n	800eb8c <_strtol_l.constprop.0+0x8c>
 800eb88:	45a2      	cmp	sl, r4
 800eb8a:	db19      	blt.n	800ebc0 <_strtol_l.constprop.0+0xc0>
 800eb8c:	fb06 4603 	mla	r6, r6, r3, r4
 800eb90:	f04f 0c01 	mov.w	ip, #1
 800eb94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800eb98:	e7e8      	b.n	800eb6c <_strtol_l.constprop.0+0x6c>
 800eb9a:	2c2b      	cmp	r4, #43	; 0x2b
 800eb9c:	bf04      	itt	eq
 800eb9e:	782c      	ldrbeq	r4, [r5, #0]
 800eba0:	1cb5      	addeq	r5, r6, #2
 800eba2:	e7ca      	b.n	800eb3a <_strtol_l.constprop.0+0x3a>
 800eba4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800eba8:	f1be 0f19 	cmp.w	lr, #25
 800ebac:	d801      	bhi.n	800ebb2 <_strtol_l.constprop.0+0xb2>
 800ebae:	3c37      	subs	r4, #55	; 0x37
 800ebb0:	e7e2      	b.n	800eb78 <_strtol_l.constprop.0+0x78>
 800ebb2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800ebb6:	f1be 0f19 	cmp.w	lr, #25
 800ebba:	d804      	bhi.n	800ebc6 <_strtol_l.constprop.0+0xc6>
 800ebbc:	3c57      	subs	r4, #87	; 0x57
 800ebbe:	e7db      	b.n	800eb78 <_strtol_l.constprop.0+0x78>
 800ebc0:	f04f 3cff 	mov.w	ip, #4294967295
 800ebc4:	e7e6      	b.n	800eb94 <_strtol_l.constprop.0+0x94>
 800ebc6:	f1bc 0f00 	cmp.w	ip, #0
 800ebca:	da05      	bge.n	800ebd8 <_strtol_l.constprop.0+0xd8>
 800ebcc:	2322      	movs	r3, #34	; 0x22
 800ebce:	6003      	str	r3, [r0, #0]
 800ebd0:	4646      	mov	r6, r8
 800ebd2:	b942      	cbnz	r2, 800ebe6 <_strtol_l.constprop.0+0xe6>
 800ebd4:	4630      	mov	r0, r6
 800ebd6:	e79e      	b.n	800eb16 <_strtol_l.constprop.0+0x16>
 800ebd8:	b107      	cbz	r7, 800ebdc <_strtol_l.constprop.0+0xdc>
 800ebda:	4276      	negs	r6, r6
 800ebdc:	2a00      	cmp	r2, #0
 800ebde:	d0f9      	beq.n	800ebd4 <_strtol_l.constprop.0+0xd4>
 800ebe0:	f1bc 0f00 	cmp.w	ip, #0
 800ebe4:	d000      	beq.n	800ebe8 <_strtol_l.constprop.0+0xe8>
 800ebe6:	1e69      	subs	r1, r5, #1
 800ebe8:	6011      	str	r1, [r2, #0]
 800ebea:	e7f3      	b.n	800ebd4 <_strtol_l.constprop.0+0xd4>
 800ebec:	2430      	movs	r4, #48	; 0x30
 800ebee:	2b00      	cmp	r3, #0
 800ebf0:	d1b1      	bne.n	800eb56 <_strtol_l.constprop.0+0x56>
 800ebf2:	2308      	movs	r3, #8
 800ebf4:	e7af      	b.n	800eb56 <_strtol_l.constprop.0+0x56>
 800ebf6:	2c30      	cmp	r4, #48	; 0x30
 800ebf8:	d0a5      	beq.n	800eb46 <_strtol_l.constprop.0+0x46>
 800ebfa:	230a      	movs	r3, #10
 800ebfc:	e7ab      	b.n	800eb56 <_strtol_l.constprop.0+0x56>
 800ebfe:	bf00      	nop
 800ec00:	08011871 	.word	0x08011871

0800ec04 <_strtol_r>:
 800ec04:	f7ff bf7c 	b.w	800eb00 <_strtol_l.constprop.0>

0800ec08 <_write_r>:
 800ec08:	b538      	push	{r3, r4, r5, lr}
 800ec0a:	4d07      	ldr	r5, [pc, #28]	; (800ec28 <_write_r+0x20>)
 800ec0c:	4604      	mov	r4, r0
 800ec0e:	4608      	mov	r0, r1
 800ec10:	4611      	mov	r1, r2
 800ec12:	2200      	movs	r2, #0
 800ec14:	602a      	str	r2, [r5, #0]
 800ec16:	461a      	mov	r2, r3
 800ec18:	f7f3 f8bd 	bl	8001d96 <_write>
 800ec1c:	1c43      	adds	r3, r0, #1
 800ec1e:	d102      	bne.n	800ec26 <_write_r+0x1e>
 800ec20:	682b      	ldr	r3, [r5, #0]
 800ec22:	b103      	cbz	r3, 800ec26 <_write_r+0x1e>
 800ec24:	6023      	str	r3, [r4, #0]
 800ec26:	bd38      	pop	{r3, r4, r5, pc}
 800ec28:	20006f18 	.word	0x20006f18

0800ec2c <_close_r>:
 800ec2c:	b538      	push	{r3, r4, r5, lr}
 800ec2e:	4d06      	ldr	r5, [pc, #24]	; (800ec48 <_close_r+0x1c>)
 800ec30:	2300      	movs	r3, #0
 800ec32:	4604      	mov	r4, r0
 800ec34:	4608      	mov	r0, r1
 800ec36:	602b      	str	r3, [r5, #0]
 800ec38:	f7f3 f8c9 	bl	8001dce <_close>
 800ec3c:	1c43      	adds	r3, r0, #1
 800ec3e:	d102      	bne.n	800ec46 <_close_r+0x1a>
 800ec40:	682b      	ldr	r3, [r5, #0]
 800ec42:	b103      	cbz	r3, 800ec46 <_close_r+0x1a>
 800ec44:	6023      	str	r3, [r4, #0]
 800ec46:	bd38      	pop	{r3, r4, r5, pc}
 800ec48:	20006f18 	.word	0x20006f18

0800ec4c <__sflush_r>:
 800ec4c:	898a      	ldrh	r2, [r1, #12]
 800ec4e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec52:	4605      	mov	r5, r0
 800ec54:	0710      	lsls	r0, r2, #28
 800ec56:	460c      	mov	r4, r1
 800ec58:	d458      	bmi.n	800ed0c <__sflush_r+0xc0>
 800ec5a:	684b      	ldr	r3, [r1, #4]
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	dc05      	bgt.n	800ec6c <__sflush_r+0x20>
 800ec60:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	dc02      	bgt.n	800ec6c <__sflush_r+0x20>
 800ec66:	2000      	movs	r0, #0
 800ec68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec6c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec6e:	2e00      	cmp	r6, #0
 800ec70:	d0f9      	beq.n	800ec66 <__sflush_r+0x1a>
 800ec72:	2300      	movs	r3, #0
 800ec74:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ec78:	682f      	ldr	r7, [r5, #0]
 800ec7a:	602b      	str	r3, [r5, #0]
 800ec7c:	d032      	beq.n	800ece4 <__sflush_r+0x98>
 800ec7e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ec80:	89a3      	ldrh	r3, [r4, #12]
 800ec82:	075a      	lsls	r2, r3, #29
 800ec84:	d505      	bpl.n	800ec92 <__sflush_r+0x46>
 800ec86:	6863      	ldr	r3, [r4, #4]
 800ec88:	1ac0      	subs	r0, r0, r3
 800ec8a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ec8c:	b10b      	cbz	r3, 800ec92 <__sflush_r+0x46>
 800ec8e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800ec90:	1ac0      	subs	r0, r0, r3
 800ec92:	2300      	movs	r3, #0
 800ec94:	4602      	mov	r2, r0
 800ec96:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ec98:	6a21      	ldr	r1, [r4, #32]
 800ec9a:	4628      	mov	r0, r5
 800ec9c:	47b0      	blx	r6
 800ec9e:	1c43      	adds	r3, r0, #1
 800eca0:	89a3      	ldrh	r3, [r4, #12]
 800eca2:	d106      	bne.n	800ecb2 <__sflush_r+0x66>
 800eca4:	6829      	ldr	r1, [r5, #0]
 800eca6:	291d      	cmp	r1, #29
 800eca8:	d82c      	bhi.n	800ed04 <__sflush_r+0xb8>
 800ecaa:	4a2a      	ldr	r2, [pc, #168]	; (800ed54 <__sflush_r+0x108>)
 800ecac:	40ca      	lsrs	r2, r1
 800ecae:	07d6      	lsls	r6, r2, #31
 800ecb0:	d528      	bpl.n	800ed04 <__sflush_r+0xb8>
 800ecb2:	2200      	movs	r2, #0
 800ecb4:	6062      	str	r2, [r4, #4]
 800ecb6:	04d9      	lsls	r1, r3, #19
 800ecb8:	6922      	ldr	r2, [r4, #16]
 800ecba:	6022      	str	r2, [r4, #0]
 800ecbc:	d504      	bpl.n	800ecc8 <__sflush_r+0x7c>
 800ecbe:	1c42      	adds	r2, r0, #1
 800ecc0:	d101      	bne.n	800ecc6 <__sflush_r+0x7a>
 800ecc2:	682b      	ldr	r3, [r5, #0]
 800ecc4:	b903      	cbnz	r3, 800ecc8 <__sflush_r+0x7c>
 800ecc6:	6560      	str	r0, [r4, #84]	; 0x54
 800ecc8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ecca:	602f      	str	r7, [r5, #0]
 800eccc:	2900      	cmp	r1, #0
 800ecce:	d0ca      	beq.n	800ec66 <__sflush_r+0x1a>
 800ecd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ecd4:	4299      	cmp	r1, r3
 800ecd6:	d002      	beq.n	800ecde <__sflush_r+0x92>
 800ecd8:	4628      	mov	r0, r5
 800ecda:	f001 f8f1 	bl	800fec0 <_free_r>
 800ecde:	2000      	movs	r0, #0
 800ece0:	6360      	str	r0, [r4, #52]	; 0x34
 800ece2:	e7c1      	b.n	800ec68 <__sflush_r+0x1c>
 800ece4:	6a21      	ldr	r1, [r4, #32]
 800ece6:	2301      	movs	r3, #1
 800ece8:	4628      	mov	r0, r5
 800ecea:	47b0      	blx	r6
 800ecec:	1c41      	adds	r1, r0, #1
 800ecee:	d1c7      	bne.n	800ec80 <__sflush_r+0x34>
 800ecf0:	682b      	ldr	r3, [r5, #0]
 800ecf2:	2b00      	cmp	r3, #0
 800ecf4:	d0c4      	beq.n	800ec80 <__sflush_r+0x34>
 800ecf6:	2b1d      	cmp	r3, #29
 800ecf8:	d001      	beq.n	800ecfe <__sflush_r+0xb2>
 800ecfa:	2b16      	cmp	r3, #22
 800ecfc:	d101      	bne.n	800ed02 <__sflush_r+0xb6>
 800ecfe:	602f      	str	r7, [r5, #0]
 800ed00:	e7b1      	b.n	800ec66 <__sflush_r+0x1a>
 800ed02:	89a3      	ldrh	r3, [r4, #12]
 800ed04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed08:	81a3      	strh	r3, [r4, #12]
 800ed0a:	e7ad      	b.n	800ec68 <__sflush_r+0x1c>
 800ed0c:	690f      	ldr	r7, [r1, #16]
 800ed0e:	2f00      	cmp	r7, #0
 800ed10:	d0a9      	beq.n	800ec66 <__sflush_r+0x1a>
 800ed12:	0793      	lsls	r3, r2, #30
 800ed14:	680e      	ldr	r6, [r1, #0]
 800ed16:	bf08      	it	eq
 800ed18:	694b      	ldreq	r3, [r1, #20]
 800ed1a:	600f      	str	r7, [r1, #0]
 800ed1c:	bf18      	it	ne
 800ed1e:	2300      	movne	r3, #0
 800ed20:	eba6 0807 	sub.w	r8, r6, r7
 800ed24:	608b      	str	r3, [r1, #8]
 800ed26:	f1b8 0f00 	cmp.w	r8, #0
 800ed2a:	dd9c      	ble.n	800ec66 <__sflush_r+0x1a>
 800ed2c:	6a21      	ldr	r1, [r4, #32]
 800ed2e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ed30:	4643      	mov	r3, r8
 800ed32:	463a      	mov	r2, r7
 800ed34:	4628      	mov	r0, r5
 800ed36:	47b0      	blx	r6
 800ed38:	2800      	cmp	r0, #0
 800ed3a:	dc06      	bgt.n	800ed4a <__sflush_r+0xfe>
 800ed3c:	89a3      	ldrh	r3, [r4, #12]
 800ed3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ed42:	81a3      	strh	r3, [r4, #12]
 800ed44:	f04f 30ff 	mov.w	r0, #4294967295
 800ed48:	e78e      	b.n	800ec68 <__sflush_r+0x1c>
 800ed4a:	4407      	add	r7, r0
 800ed4c:	eba8 0800 	sub.w	r8, r8, r0
 800ed50:	e7e9      	b.n	800ed26 <__sflush_r+0xda>
 800ed52:	bf00      	nop
 800ed54:	20400001 	.word	0x20400001

0800ed58 <_fflush_r>:
 800ed58:	b538      	push	{r3, r4, r5, lr}
 800ed5a:	690b      	ldr	r3, [r1, #16]
 800ed5c:	4605      	mov	r5, r0
 800ed5e:	460c      	mov	r4, r1
 800ed60:	b913      	cbnz	r3, 800ed68 <_fflush_r+0x10>
 800ed62:	2500      	movs	r5, #0
 800ed64:	4628      	mov	r0, r5
 800ed66:	bd38      	pop	{r3, r4, r5, pc}
 800ed68:	b118      	cbz	r0, 800ed72 <_fflush_r+0x1a>
 800ed6a:	6983      	ldr	r3, [r0, #24]
 800ed6c:	b90b      	cbnz	r3, 800ed72 <_fflush_r+0x1a>
 800ed6e:	f7fe fc01 	bl	800d574 <__sinit>
 800ed72:	4b14      	ldr	r3, [pc, #80]	; (800edc4 <_fflush_r+0x6c>)
 800ed74:	429c      	cmp	r4, r3
 800ed76:	d11b      	bne.n	800edb0 <_fflush_r+0x58>
 800ed78:	686c      	ldr	r4, [r5, #4]
 800ed7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed7e:	2b00      	cmp	r3, #0
 800ed80:	d0ef      	beq.n	800ed62 <_fflush_r+0xa>
 800ed82:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ed84:	07d0      	lsls	r0, r2, #31
 800ed86:	d404      	bmi.n	800ed92 <_fflush_r+0x3a>
 800ed88:	0599      	lsls	r1, r3, #22
 800ed8a:	d402      	bmi.n	800ed92 <_fflush_r+0x3a>
 800ed8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ed8e:	f7fe fcb4 	bl	800d6fa <__retarget_lock_acquire_recursive>
 800ed92:	4628      	mov	r0, r5
 800ed94:	4621      	mov	r1, r4
 800ed96:	f7ff ff59 	bl	800ec4c <__sflush_r>
 800ed9a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ed9c:	07da      	lsls	r2, r3, #31
 800ed9e:	4605      	mov	r5, r0
 800eda0:	d4e0      	bmi.n	800ed64 <_fflush_r+0xc>
 800eda2:	89a3      	ldrh	r3, [r4, #12]
 800eda4:	059b      	lsls	r3, r3, #22
 800eda6:	d4dd      	bmi.n	800ed64 <_fflush_r+0xc>
 800eda8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800edaa:	f7fe fca7 	bl	800d6fc <__retarget_lock_release_recursive>
 800edae:	e7d9      	b.n	800ed64 <_fflush_r+0xc>
 800edb0:	4b05      	ldr	r3, [pc, #20]	; (800edc8 <_fflush_r+0x70>)
 800edb2:	429c      	cmp	r4, r3
 800edb4:	d101      	bne.n	800edba <_fflush_r+0x62>
 800edb6:	68ac      	ldr	r4, [r5, #8]
 800edb8:	e7df      	b.n	800ed7a <_fflush_r+0x22>
 800edba:	4b04      	ldr	r3, [pc, #16]	; (800edcc <_fflush_r+0x74>)
 800edbc:	429c      	cmp	r4, r3
 800edbe:	bf08      	it	eq
 800edc0:	68ec      	ldreq	r4, [r5, #12]
 800edc2:	e7da      	b.n	800ed7a <_fflush_r+0x22>
 800edc4:	080117c8 	.word	0x080117c8
 800edc8:	080117e8 	.word	0x080117e8
 800edcc:	080117a8 	.word	0x080117a8

0800edd0 <rshift>:
 800edd0:	6903      	ldr	r3, [r0, #16]
 800edd2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800edd6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800edda:	ea4f 1261 	mov.w	r2, r1, asr #5
 800edde:	f100 0414 	add.w	r4, r0, #20
 800ede2:	dd45      	ble.n	800ee70 <rshift+0xa0>
 800ede4:	f011 011f 	ands.w	r1, r1, #31
 800ede8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800edec:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800edf0:	d10c      	bne.n	800ee0c <rshift+0x3c>
 800edf2:	f100 0710 	add.w	r7, r0, #16
 800edf6:	4629      	mov	r1, r5
 800edf8:	42b1      	cmp	r1, r6
 800edfa:	d334      	bcc.n	800ee66 <rshift+0x96>
 800edfc:	1a9b      	subs	r3, r3, r2
 800edfe:	009b      	lsls	r3, r3, #2
 800ee00:	1eea      	subs	r2, r5, #3
 800ee02:	4296      	cmp	r6, r2
 800ee04:	bf38      	it	cc
 800ee06:	2300      	movcc	r3, #0
 800ee08:	4423      	add	r3, r4
 800ee0a:	e015      	b.n	800ee38 <rshift+0x68>
 800ee0c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ee10:	f1c1 0820 	rsb	r8, r1, #32
 800ee14:	40cf      	lsrs	r7, r1
 800ee16:	f105 0e04 	add.w	lr, r5, #4
 800ee1a:	46a1      	mov	r9, r4
 800ee1c:	4576      	cmp	r6, lr
 800ee1e:	46f4      	mov	ip, lr
 800ee20:	d815      	bhi.n	800ee4e <rshift+0x7e>
 800ee22:	1a9a      	subs	r2, r3, r2
 800ee24:	0092      	lsls	r2, r2, #2
 800ee26:	3a04      	subs	r2, #4
 800ee28:	3501      	adds	r5, #1
 800ee2a:	42ae      	cmp	r6, r5
 800ee2c:	bf38      	it	cc
 800ee2e:	2200      	movcc	r2, #0
 800ee30:	18a3      	adds	r3, r4, r2
 800ee32:	50a7      	str	r7, [r4, r2]
 800ee34:	b107      	cbz	r7, 800ee38 <rshift+0x68>
 800ee36:	3304      	adds	r3, #4
 800ee38:	1b1a      	subs	r2, r3, r4
 800ee3a:	42a3      	cmp	r3, r4
 800ee3c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ee40:	bf08      	it	eq
 800ee42:	2300      	moveq	r3, #0
 800ee44:	6102      	str	r2, [r0, #16]
 800ee46:	bf08      	it	eq
 800ee48:	6143      	streq	r3, [r0, #20]
 800ee4a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee4e:	f8dc c000 	ldr.w	ip, [ip]
 800ee52:	fa0c fc08 	lsl.w	ip, ip, r8
 800ee56:	ea4c 0707 	orr.w	r7, ip, r7
 800ee5a:	f849 7b04 	str.w	r7, [r9], #4
 800ee5e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ee62:	40cf      	lsrs	r7, r1
 800ee64:	e7da      	b.n	800ee1c <rshift+0x4c>
 800ee66:	f851 cb04 	ldr.w	ip, [r1], #4
 800ee6a:	f847 cf04 	str.w	ip, [r7, #4]!
 800ee6e:	e7c3      	b.n	800edf8 <rshift+0x28>
 800ee70:	4623      	mov	r3, r4
 800ee72:	e7e1      	b.n	800ee38 <rshift+0x68>

0800ee74 <__hexdig_fun>:
 800ee74:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800ee78:	2b09      	cmp	r3, #9
 800ee7a:	d802      	bhi.n	800ee82 <__hexdig_fun+0xe>
 800ee7c:	3820      	subs	r0, #32
 800ee7e:	b2c0      	uxtb	r0, r0
 800ee80:	4770      	bx	lr
 800ee82:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ee86:	2b05      	cmp	r3, #5
 800ee88:	d801      	bhi.n	800ee8e <__hexdig_fun+0x1a>
 800ee8a:	3847      	subs	r0, #71	; 0x47
 800ee8c:	e7f7      	b.n	800ee7e <__hexdig_fun+0xa>
 800ee8e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ee92:	2b05      	cmp	r3, #5
 800ee94:	d801      	bhi.n	800ee9a <__hexdig_fun+0x26>
 800ee96:	3827      	subs	r0, #39	; 0x27
 800ee98:	e7f1      	b.n	800ee7e <__hexdig_fun+0xa>
 800ee9a:	2000      	movs	r0, #0
 800ee9c:	4770      	bx	lr
	...

0800eea0 <__gethex>:
 800eea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eea4:	ed2d 8b02 	vpush	{d8}
 800eea8:	b089      	sub	sp, #36	; 0x24
 800eeaa:	ee08 0a10 	vmov	s16, r0
 800eeae:	9304      	str	r3, [sp, #16]
 800eeb0:	4bb4      	ldr	r3, [pc, #720]	; (800f184 <__gethex+0x2e4>)
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	9301      	str	r3, [sp, #4]
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	468b      	mov	fp, r1
 800eeba:	4690      	mov	r8, r2
 800eebc:	f7f1 f9a8 	bl	8000210 <strlen>
 800eec0:	9b01      	ldr	r3, [sp, #4]
 800eec2:	f8db 2000 	ldr.w	r2, [fp]
 800eec6:	4403      	add	r3, r0
 800eec8:	4682      	mov	sl, r0
 800eeca:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800eece:	9305      	str	r3, [sp, #20]
 800eed0:	1c93      	adds	r3, r2, #2
 800eed2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800eed6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800eeda:	32fe      	adds	r2, #254	; 0xfe
 800eedc:	18d1      	adds	r1, r2, r3
 800eede:	461f      	mov	r7, r3
 800eee0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800eee4:	9100      	str	r1, [sp, #0]
 800eee6:	2830      	cmp	r0, #48	; 0x30
 800eee8:	d0f8      	beq.n	800eedc <__gethex+0x3c>
 800eeea:	f7ff ffc3 	bl	800ee74 <__hexdig_fun>
 800eeee:	4604      	mov	r4, r0
 800eef0:	2800      	cmp	r0, #0
 800eef2:	d13a      	bne.n	800ef6a <__gethex+0xca>
 800eef4:	9901      	ldr	r1, [sp, #4]
 800eef6:	4652      	mov	r2, sl
 800eef8:	4638      	mov	r0, r7
 800eefa:	f001 fe95 	bl	8010c28 <strncmp>
 800eefe:	4605      	mov	r5, r0
 800ef00:	2800      	cmp	r0, #0
 800ef02:	d168      	bne.n	800efd6 <__gethex+0x136>
 800ef04:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ef08:	eb07 060a 	add.w	r6, r7, sl
 800ef0c:	f7ff ffb2 	bl	800ee74 <__hexdig_fun>
 800ef10:	2800      	cmp	r0, #0
 800ef12:	d062      	beq.n	800efda <__gethex+0x13a>
 800ef14:	4633      	mov	r3, r6
 800ef16:	7818      	ldrb	r0, [r3, #0]
 800ef18:	2830      	cmp	r0, #48	; 0x30
 800ef1a:	461f      	mov	r7, r3
 800ef1c:	f103 0301 	add.w	r3, r3, #1
 800ef20:	d0f9      	beq.n	800ef16 <__gethex+0x76>
 800ef22:	f7ff ffa7 	bl	800ee74 <__hexdig_fun>
 800ef26:	2301      	movs	r3, #1
 800ef28:	fab0 f480 	clz	r4, r0
 800ef2c:	0964      	lsrs	r4, r4, #5
 800ef2e:	4635      	mov	r5, r6
 800ef30:	9300      	str	r3, [sp, #0]
 800ef32:	463a      	mov	r2, r7
 800ef34:	4616      	mov	r6, r2
 800ef36:	3201      	adds	r2, #1
 800ef38:	7830      	ldrb	r0, [r6, #0]
 800ef3a:	f7ff ff9b 	bl	800ee74 <__hexdig_fun>
 800ef3e:	2800      	cmp	r0, #0
 800ef40:	d1f8      	bne.n	800ef34 <__gethex+0x94>
 800ef42:	9901      	ldr	r1, [sp, #4]
 800ef44:	4652      	mov	r2, sl
 800ef46:	4630      	mov	r0, r6
 800ef48:	f001 fe6e 	bl	8010c28 <strncmp>
 800ef4c:	b980      	cbnz	r0, 800ef70 <__gethex+0xd0>
 800ef4e:	b94d      	cbnz	r5, 800ef64 <__gethex+0xc4>
 800ef50:	eb06 050a 	add.w	r5, r6, sl
 800ef54:	462a      	mov	r2, r5
 800ef56:	4616      	mov	r6, r2
 800ef58:	3201      	adds	r2, #1
 800ef5a:	7830      	ldrb	r0, [r6, #0]
 800ef5c:	f7ff ff8a 	bl	800ee74 <__hexdig_fun>
 800ef60:	2800      	cmp	r0, #0
 800ef62:	d1f8      	bne.n	800ef56 <__gethex+0xb6>
 800ef64:	1bad      	subs	r5, r5, r6
 800ef66:	00ad      	lsls	r5, r5, #2
 800ef68:	e004      	b.n	800ef74 <__gethex+0xd4>
 800ef6a:	2400      	movs	r4, #0
 800ef6c:	4625      	mov	r5, r4
 800ef6e:	e7e0      	b.n	800ef32 <__gethex+0x92>
 800ef70:	2d00      	cmp	r5, #0
 800ef72:	d1f7      	bne.n	800ef64 <__gethex+0xc4>
 800ef74:	7833      	ldrb	r3, [r6, #0]
 800ef76:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ef7a:	2b50      	cmp	r3, #80	; 0x50
 800ef7c:	d13b      	bne.n	800eff6 <__gethex+0x156>
 800ef7e:	7873      	ldrb	r3, [r6, #1]
 800ef80:	2b2b      	cmp	r3, #43	; 0x2b
 800ef82:	d02c      	beq.n	800efde <__gethex+0x13e>
 800ef84:	2b2d      	cmp	r3, #45	; 0x2d
 800ef86:	d02e      	beq.n	800efe6 <__gethex+0x146>
 800ef88:	1c71      	adds	r1, r6, #1
 800ef8a:	f04f 0900 	mov.w	r9, #0
 800ef8e:	7808      	ldrb	r0, [r1, #0]
 800ef90:	f7ff ff70 	bl	800ee74 <__hexdig_fun>
 800ef94:	1e43      	subs	r3, r0, #1
 800ef96:	b2db      	uxtb	r3, r3
 800ef98:	2b18      	cmp	r3, #24
 800ef9a:	d82c      	bhi.n	800eff6 <__gethex+0x156>
 800ef9c:	f1a0 0210 	sub.w	r2, r0, #16
 800efa0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800efa4:	f7ff ff66 	bl	800ee74 <__hexdig_fun>
 800efa8:	1e43      	subs	r3, r0, #1
 800efaa:	b2db      	uxtb	r3, r3
 800efac:	2b18      	cmp	r3, #24
 800efae:	d91d      	bls.n	800efec <__gethex+0x14c>
 800efb0:	f1b9 0f00 	cmp.w	r9, #0
 800efb4:	d000      	beq.n	800efb8 <__gethex+0x118>
 800efb6:	4252      	negs	r2, r2
 800efb8:	4415      	add	r5, r2
 800efba:	f8cb 1000 	str.w	r1, [fp]
 800efbe:	b1e4      	cbz	r4, 800effa <__gethex+0x15a>
 800efc0:	9b00      	ldr	r3, [sp, #0]
 800efc2:	2b00      	cmp	r3, #0
 800efc4:	bf14      	ite	ne
 800efc6:	2700      	movne	r7, #0
 800efc8:	2706      	moveq	r7, #6
 800efca:	4638      	mov	r0, r7
 800efcc:	b009      	add	sp, #36	; 0x24
 800efce:	ecbd 8b02 	vpop	{d8}
 800efd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efd6:	463e      	mov	r6, r7
 800efd8:	4625      	mov	r5, r4
 800efda:	2401      	movs	r4, #1
 800efdc:	e7ca      	b.n	800ef74 <__gethex+0xd4>
 800efde:	f04f 0900 	mov.w	r9, #0
 800efe2:	1cb1      	adds	r1, r6, #2
 800efe4:	e7d3      	b.n	800ef8e <__gethex+0xee>
 800efe6:	f04f 0901 	mov.w	r9, #1
 800efea:	e7fa      	b.n	800efe2 <__gethex+0x142>
 800efec:	230a      	movs	r3, #10
 800efee:	fb03 0202 	mla	r2, r3, r2, r0
 800eff2:	3a10      	subs	r2, #16
 800eff4:	e7d4      	b.n	800efa0 <__gethex+0x100>
 800eff6:	4631      	mov	r1, r6
 800eff8:	e7df      	b.n	800efba <__gethex+0x11a>
 800effa:	1bf3      	subs	r3, r6, r7
 800effc:	3b01      	subs	r3, #1
 800effe:	4621      	mov	r1, r4
 800f000:	2b07      	cmp	r3, #7
 800f002:	dc0b      	bgt.n	800f01c <__gethex+0x17c>
 800f004:	ee18 0a10 	vmov	r0, s16
 800f008:	f000 fa82 	bl	800f510 <_Balloc>
 800f00c:	4604      	mov	r4, r0
 800f00e:	b940      	cbnz	r0, 800f022 <__gethex+0x182>
 800f010:	4b5d      	ldr	r3, [pc, #372]	; (800f188 <__gethex+0x2e8>)
 800f012:	4602      	mov	r2, r0
 800f014:	21de      	movs	r1, #222	; 0xde
 800f016:	485d      	ldr	r0, [pc, #372]	; (800f18c <__gethex+0x2ec>)
 800f018:	f001 fed6 	bl	8010dc8 <__assert_func>
 800f01c:	3101      	adds	r1, #1
 800f01e:	105b      	asrs	r3, r3, #1
 800f020:	e7ee      	b.n	800f000 <__gethex+0x160>
 800f022:	f100 0914 	add.w	r9, r0, #20
 800f026:	f04f 0b00 	mov.w	fp, #0
 800f02a:	f1ca 0301 	rsb	r3, sl, #1
 800f02e:	f8cd 9008 	str.w	r9, [sp, #8]
 800f032:	f8cd b000 	str.w	fp, [sp]
 800f036:	9306      	str	r3, [sp, #24]
 800f038:	42b7      	cmp	r7, r6
 800f03a:	d340      	bcc.n	800f0be <__gethex+0x21e>
 800f03c:	9802      	ldr	r0, [sp, #8]
 800f03e:	9b00      	ldr	r3, [sp, #0]
 800f040:	f840 3b04 	str.w	r3, [r0], #4
 800f044:	eba0 0009 	sub.w	r0, r0, r9
 800f048:	1080      	asrs	r0, r0, #2
 800f04a:	0146      	lsls	r6, r0, #5
 800f04c:	6120      	str	r0, [r4, #16]
 800f04e:	4618      	mov	r0, r3
 800f050:	f000 fb50 	bl	800f6f4 <__hi0bits>
 800f054:	1a30      	subs	r0, r6, r0
 800f056:	f8d8 6000 	ldr.w	r6, [r8]
 800f05a:	42b0      	cmp	r0, r6
 800f05c:	dd63      	ble.n	800f126 <__gethex+0x286>
 800f05e:	1b87      	subs	r7, r0, r6
 800f060:	4639      	mov	r1, r7
 800f062:	4620      	mov	r0, r4
 800f064:	f000 fef4 	bl	800fe50 <__any_on>
 800f068:	4682      	mov	sl, r0
 800f06a:	b1a8      	cbz	r0, 800f098 <__gethex+0x1f8>
 800f06c:	1e7b      	subs	r3, r7, #1
 800f06e:	1159      	asrs	r1, r3, #5
 800f070:	f003 021f 	and.w	r2, r3, #31
 800f074:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f078:	f04f 0a01 	mov.w	sl, #1
 800f07c:	fa0a f202 	lsl.w	r2, sl, r2
 800f080:	420a      	tst	r2, r1
 800f082:	d009      	beq.n	800f098 <__gethex+0x1f8>
 800f084:	4553      	cmp	r3, sl
 800f086:	dd05      	ble.n	800f094 <__gethex+0x1f4>
 800f088:	1eb9      	subs	r1, r7, #2
 800f08a:	4620      	mov	r0, r4
 800f08c:	f000 fee0 	bl	800fe50 <__any_on>
 800f090:	2800      	cmp	r0, #0
 800f092:	d145      	bne.n	800f120 <__gethex+0x280>
 800f094:	f04f 0a02 	mov.w	sl, #2
 800f098:	4639      	mov	r1, r7
 800f09a:	4620      	mov	r0, r4
 800f09c:	f7ff fe98 	bl	800edd0 <rshift>
 800f0a0:	443d      	add	r5, r7
 800f0a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f0a6:	42ab      	cmp	r3, r5
 800f0a8:	da4c      	bge.n	800f144 <__gethex+0x2a4>
 800f0aa:	ee18 0a10 	vmov	r0, s16
 800f0ae:	4621      	mov	r1, r4
 800f0b0:	f000 fa6e 	bl	800f590 <_Bfree>
 800f0b4:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f0b6:	2300      	movs	r3, #0
 800f0b8:	6013      	str	r3, [r2, #0]
 800f0ba:	27a3      	movs	r7, #163	; 0xa3
 800f0bc:	e785      	b.n	800efca <__gethex+0x12a>
 800f0be:	1e73      	subs	r3, r6, #1
 800f0c0:	9a05      	ldr	r2, [sp, #20]
 800f0c2:	9303      	str	r3, [sp, #12]
 800f0c4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f0c8:	4293      	cmp	r3, r2
 800f0ca:	d019      	beq.n	800f100 <__gethex+0x260>
 800f0cc:	f1bb 0f20 	cmp.w	fp, #32
 800f0d0:	d107      	bne.n	800f0e2 <__gethex+0x242>
 800f0d2:	9b02      	ldr	r3, [sp, #8]
 800f0d4:	9a00      	ldr	r2, [sp, #0]
 800f0d6:	f843 2b04 	str.w	r2, [r3], #4
 800f0da:	9302      	str	r3, [sp, #8]
 800f0dc:	2300      	movs	r3, #0
 800f0de:	9300      	str	r3, [sp, #0]
 800f0e0:	469b      	mov	fp, r3
 800f0e2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f0e6:	f7ff fec5 	bl	800ee74 <__hexdig_fun>
 800f0ea:	9b00      	ldr	r3, [sp, #0]
 800f0ec:	f000 000f 	and.w	r0, r0, #15
 800f0f0:	fa00 f00b 	lsl.w	r0, r0, fp
 800f0f4:	4303      	orrs	r3, r0
 800f0f6:	9300      	str	r3, [sp, #0]
 800f0f8:	f10b 0b04 	add.w	fp, fp, #4
 800f0fc:	9b03      	ldr	r3, [sp, #12]
 800f0fe:	e00d      	b.n	800f11c <__gethex+0x27c>
 800f100:	9b03      	ldr	r3, [sp, #12]
 800f102:	9a06      	ldr	r2, [sp, #24]
 800f104:	4413      	add	r3, r2
 800f106:	42bb      	cmp	r3, r7
 800f108:	d3e0      	bcc.n	800f0cc <__gethex+0x22c>
 800f10a:	4618      	mov	r0, r3
 800f10c:	9901      	ldr	r1, [sp, #4]
 800f10e:	9307      	str	r3, [sp, #28]
 800f110:	4652      	mov	r2, sl
 800f112:	f001 fd89 	bl	8010c28 <strncmp>
 800f116:	9b07      	ldr	r3, [sp, #28]
 800f118:	2800      	cmp	r0, #0
 800f11a:	d1d7      	bne.n	800f0cc <__gethex+0x22c>
 800f11c:	461e      	mov	r6, r3
 800f11e:	e78b      	b.n	800f038 <__gethex+0x198>
 800f120:	f04f 0a03 	mov.w	sl, #3
 800f124:	e7b8      	b.n	800f098 <__gethex+0x1f8>
 800f126:	da0a      	bge.n	800f13e <__gethex+0x29e>
 800f128:	1a37      	subs	r7, r6, r0
 800f12a:	4621      	mov	r1, r4
 800f12c:	ee18 0a10 	vmov	r0, s16
 800f130:	463a      	mov	r2, r7
 800f132:	f000 fc49 	bl	800f9c8 <__lshift>
 800f136:	1bed      	subs	r5, r5, r7
 800f138:	4604      	mov	r4, r0
 800f13a:	f100 0914 	add.w	r9, r0, #20
 800f13e:	f04f 0a00 	mov.w	sl, #0
 800f142:	e7ae      	b.n	800f0a2 <__gethex+0x202>
 800f144:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f148:	42a8      	cmp	r0, r5
 800f14a:	dd72      	ble.n	800f232 <__gethex+0x392>
 800f14c:	1b45      	subs	r5, r0, r5
 800f14e:	42ae      	cmp	r6, r5
 800f150:	dc36      	bgt.n	800f1c0 <__gethex+0x320>
 800f152:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f156:	2b02      	cmp	r3, #2
 800f158:	d02a      	beq.n	800f1b0 <__gethex+0x310>
 800f15a:	2b03      	cmp	r3, #3
 800f15c:	d02c      	beq.n	800f1b8 <__gethex+0x318>
 800f15e:	2b01      	cmp	r3, #1
 800f160:	d11c      	bne.n	800f19c <__gethex+0x2fc>
 800f162:	42ae      	cmp	r6, r5
 800f164:	d11a      	bne.n	800f19c <__gethex+0x2fc>
 800f166:	2e01      	cmp	r6, #1
 800f168:	d112      	bne.n	800f190 <__gethex+0x2f0>
 800f16a:	9a04      	ldr	r2, [sp, #16]
 800f16c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f170:	6013      	str	r3, [r2, #0]
 800f172:	2301      	movs	r3, #1
 800f174:	6123      	str	r3, [r4, #16]
 800f176:	f8c9 3000 	str.w	r3, [r9]
 800f17a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f17c:	2762      	movs	r7, #98	; 0x62
 800f17e:	601c      	str	r4, [r3, #0]
 800f180:	e723      	b.n	800efca <__gethex+0x12a>
 800f182:	bf00      	nop
 800f184:	080119e8 	.word	0x080119e8
 800f188:	08011971 	.word	0x08011971
 800f18c:	08011982 	.word	0x08011982
 800f190:	1e71      	subs	r1, r6, #1
 800f192:	4620      	mov	r0, r4
 800f194:	f000 fe5c 	bl	800fe50 <__any_on>
 800f198:	2800      	cmp	r0, #0
 800f19a:	d1e6      	bne.n	800f16a <__gethex+0x2ca>
 800f19c:	ee18 0a10 	vmov	r0, s16
 800f1a0:	4621      	mov	r1, r4
 800f1a2:	f000 f9f5 	bl	800f590 <_Bfree>
 800f1a6:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f1a8:	2300      	movs	r3, #0
 800f1aa:	6013      	str	r3, [r2, #0]
 800f1ac:	2750      	movs	r7, #80	; 0x50
 800f1ae:	e70c      	b.n	800efca <__gethex+0x12a>
 800f1b0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1b2:	2b00      	cmp	r3, #0
 800f1b4:	d1f2      	bne.n	800f19c <__gethex+0x2fc>
 800f1b6:	e7d8      	b.n	800f16a <__gethex+0x2ca>
 800f1b8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f1ba:	2b00      	cmp	r3, #0
 800f1bc:	d1d5      	bne.n	800f16a <__gethex+0x2ca>
 800f1be:	e7ed      	b.n	800f19c <__gethex+0x2fc>
 800f1c0:	1e6f      	subs	r7, r5, #1
 800f1c2:	f1ba 0f00 	cmp.w	sl, #0
 800f1c6:	d131      	bne.n	800f22c <__gethex+0x38c>
 800f1c8:	b127      	cbz	r7, 800f1d4 <__gethex+0x334>
 800f1ca:	4639      	mov	r1, r7
 800f1cc:	4620      	mov	r0, r4
 800f1ce:	f000 fe3f 	bl	800fe50 <__any_on>
 800f1d2:	4682      	mov	sl, r0
 800f1d4:	117b      	asrs	r3, r7, #5
 800f1d6:	2101      	movs	r1, #1
 800f1d8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800f1dc:	f007 071f 	and.w	r7, r7, #31
 800f1e0:	fa01 f707 	lsl.w	r7, r1, r7
 800f1e4:	421f      	tst	r7, r3
 800f1e6:	4629      	mov	r1, r5
 800f1e8:	4620      	mov	r0, r4
 800f1ea:	bf18      	it	ne
 800f1ec:	f04a 0a02 	orrne.w	sl, sl, #2
 800f1f0:	1b76      	subs	r6, r6, r5
 800f1f2:	f7ff fded 	bl	800edd0 <rshift>
 800f1f6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f1fa:	2702      	movs	r7, #2
 800f1fc:	f1ba 0f00 	cmp.w	sl, #0
 800f200:	d048      	beq.n	800f294 <__gethex+0x3f4>
 800f202:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f206:	2b02      	cmp	r3, #2
 800f208:	d015      	beq.n	800f236 <__gethex+0x396>
 800f20a:	2b03      	cmp	r3, #3
 800f20c:	d017      	beq.n	800f23e <__gethex+0x39e>
 800f20e:	2b01      	cmp	r3, #1
 800f210:	d109      	bne.n	800f226 <__gethex+0x386>
 800f212:	f01a 0f02 	tst.w	sl, #2
 800f216:	d006      	beq.n	800f226 <__gethex+0x386>
 800f218:	f8d9 0000 	ldr.w	r0, [r9]
 800f21c:	ea4a 0a00 	orr.w	sl, sl, r0
 800f220:	f01a 0f01 	tst.w	sl, #1
 800f224:	d10e      	bne.n	800f244 <__gethex+0x3a4>
 800f226:	f047 0710 	orr.w	r7, r7, #16
 800f22a:	e033      	b.n	800f294 <__gethex+0x3f4>
 800f22c:	f04f 0a01 	mov.w	sl, #1
 800f230:	e7d0      	b.n	800f1d4 <__gethex+0x334>
 800f232:	2701      	movs	r7, #1
 800f234:	e7e2      	b.n	800f1fc <__gethex+0x35c>
 800f236:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f238:	f1c3 0301 	rsb	r3, r3, #1
 800f23c:	9315      	str	r3, [sp, #84]	; 0x54
 800f23e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f240:	2b00      	cmp	r3, #0
 800f242:	d0f0      	beq.n	800f226 <__gethex+0x386>
 800f244:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f248:	f104 0314 	add.w	r3, r4, #20
 800f24c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f250:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f254:	f04f 0c00 	mov.w	ip, #0
 800f258:	4618      	mov	r0, r3
 800f25a:	f853 2b04 	ldr.w	r2, [r3], #4
 800f25e:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f262:	d01c      	beq.n	800f29e <__gethex+0x3fe>
 800f264:	3201      	adds	r2, #1
 800f266:	6002      	str	r2, [r0, #0]
 800f268:	2f02      	cmp	r7, #2
 800f26a:	f104 0314 	add.w	r3, r4, #20
 800f26e:	d13f      	bne.n	800f2f0 <__gethex+0x450>
 800f270:	f8d8 2000 	ldr.w	r2, [r8]
 800f274:	3a01      	subs	r2, #1
 800f276:	42b2      	cmp	r2, r6
 800f278:	d10a      	bne.n	800f290 <__gethex+0x3f0>
 800f27a:	1171      	asrs	r1, r6, #5
 800f27c:	2201      	movs	r2, #1
 800f27e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f282:	f006 061f 	and.w	r6, r6, #31
 800f286:	fa02 f606 	lsl.w	r6, r2, r6
 800f28a:	421e      	tst	r6, r3
 800f28c:	bf18      	it	ne
 800f28e:	4617      	movne	r7, r2
 800f290:	f047 0720 	orr.w	r7, r7, #32
 800f294:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f296:	601c      	str	r4, [r3, #0]
 800f298:	9b04      	ldr	r3, [sp, #16]
 800f29a:	601d      	str	r5, [r3, #0]
 800f29c:	e695      	b.n	800efca <__gethex+0x12a>
 800f29e:	4299      	cmp	r1, r3
 800f2a0:	f843 cc04 	str.w	ip, [r3, #-4]
 800f2a4:	d8d8      	bhi.n	800f258 <__gethex+0x3b8>
 800f2a6:	68a3      	ldr	r3, [r4, #8]
 800f2a8:	459b      	cmp	fp, r3
 800f2aa:	db19      	blt.n	800f2e0 <__gethex+0x440>
 800f2ac:	6861      	ldr	r1, [r4, #4]
 800f2ae:	ee18 0a10 	vmov	r0, s16
 800f2b2:	3101      	adds	r1, #1
 800f2b4:	f000 f92c 	bl	800f510 <_Balloc>
 800f2b8:	4681      	mov	r9, r0
 800f2ba:	b918      	cbnz	r0, 800f2c4 <__gethex+0x424>
 800f2bc:	4b1a      	ldr	r3, [pc, #104]	; (800f328 <__gethex+0x488>)
 800f2be:	4602      	mov	r2, r0
 800f2c0:	2184      	movs	r1, #132	; 0x84
 800f2c2:	e6a8      	b.n	800f016 <__gethex+0x176>
 800f2c4:	6922      	ldr	r2, [r4, #16]
 800f2c6:	3202      	adds	r2, #2
 800f2c8:	f104 010c 	add.w	r1, r4, #12
 800f2cc:	0092      	lsls	r2, r2, #2
 800f2ce:	300c      	adds	r0, #12
 800f2d0:	f7fe fa15 	bl	800d6fe <memcpy>
 800f2d4:	4621      	mov	r1, r4
 800f2d6:	ee18 0a10 	vmov	r0, s16
 800f2da:	f000 f959 	bl	800f590 <_Bfree>
 800f2de:	464c      	mov	r4, r9
 800f2e0:	6923      	ldr	r3, [r4, #16]
 800f2e2:	1c5a      	adds	r2, r3, #1
 800f2e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f2e8:	6122      	str	r2, [r4, #16]
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	615a      	str	r2, [r3, #20]
 800f2ee:	e7bb      	b.n	800f268 <__gethex+0x3c8>
 800f2f0:	6922      	ldr	r2, [r4, #16]
 800f2f2:	455a      	cmp	r2, fp
 800f2f4:	dd0b      	ble.n	800f30e <__gethex+0x46e>
 800f2f6:	2101      	movs	r1, #1
 800f2f8:	4620      	mov	r0, r4
 800f2fa:	f7ff fd69 	bl	800edd0 <rshift>
 800f2fe:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f302:	3501      	adds	r5, #1
 800f304:	42ab      	cmp	r3, r5
 800f306:	f6ff aed0 	blt.w	800f0aa <__gethex+0x20a>
 800f30a:	2701      	movs	r7, #1
 800f30c:	e7c0      	b.n	800f290 <__gethex+0x3f0>
 800f30e:	f016 061f 	ands.w	r6, r6, #31
 800f312:	d0fa      	beq.n	800f30a <__gethex+0x46a>
 800f314:	4453      	add	r3, sl
 800f316:	f1c6 0620 	rsb	r6, r6, #32
 800f31a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f31e:	f000 f9e9 	bl	800f6f4 <__hi0bits>
 800f322:	42b0      	cmp	r0, r6
 800f324:	dbe7      	blt.n	800f2f6 <__gethex+0x456>
 800f326:	e7f0      	b.n	800f30a <__gethex+0x46a>
 800f328:	08011971 	.word	0x08011971

0800f32c <L_shift>:
 800f32c:	f1c2 0208 	rsb	r2, r2, #8
 800f330:	0092      	lsls	r2, r2, #2
 800f332:	b570      	push	{r4, r5, r6, lr}
 800f334:	f1c2 0620 	rsb	r6, r2, #32
 800f338:	6843      	ldr	r3, [r0, #4]
 800f33a:	6804      	ldr	r4, [r0, #0]
 800f33c:	fa03 f506 	lsl.w	r5, r3, r6
 800f340:	432c      	orrs	r4, r5
 800f342:	40d3      	lsrs	r3, r2
 800f344:	6004      	str	r4, [r0, #0]
 800f346:	f840 3f04 	str.w	r3, [r0, #4]!
 800f34a:	4288      	cmp	r0, r1
 800f34c:	d3f4      	bcc.n	800f338 <L_shift+0xc>
 800f34e:	bd70      	pop	{r4, r5, r6, pc}

0800f350 <__match>:
 800f350:	b530      	push	{r4, r5, lr}
 800f352:	6803      	ldr	r3, [r0, #0]
 800f354:	3301      	adds	r3, #1
 800f356:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f35a:	b914      	cbnz	r4, 800f362 <__match+0x12>
 800f35c:	6003      	str	r3, [r0, #0]
 800f35e:	2001      	movs	r0, #1
 800f360:	bd30      	pop	{r4, r5, pc}
 800f362:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f366:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f36a:	2d19      	cmp	r5, #25
 800f36c:	bf98      	it	ls
 800f36e:	3220      	addls	r2, #32
 800f370:	42a2      	cmp	r2, r4
 800f372:	d0f0      	beq.n	800f356 <__match+0x6>
 800f374:	2000      	movs	r0, #0
 800f376:	e7f3      	b.n	800f360 <__match+0x10>

0800f378 <__hexnan>:
 800f378:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f37c:	680b      	ldr	r3, [r1, #0]
 800f37e:	115e      	asrs	r6, r3, #5
 800f380:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f384:	f013 031f 	ands.w	r3, r3, #31
 800f388:	b087      	sub	sp, #28
 800f38a:	bf18      	it	ne
 800f38c:	3604      	addne	r6, #4
 800f38e:	2500      	movs	r5, #0
 800f390:	1f37      	subs	r7, r6, #4
 800f392:	4690      	mov	r8, r2
 800f394:	6802      	ldr	r2, [r0, #0]
 800f396:	9301      	str	r3, [sp, #4]
 800f398:	4682      	mov	sl, r0
 800f39a:	f846 5c04 	str.w	r5, [r6, #-4]
 800f39e:	46b9      	mov	r9, r7
 800f3a0:	463c      	mov	r4, r7
 800f3a2:	9502      	str	r5, [sp, #8]
 800f3a4:	46ab      	mov	fp, r5
 800f3a6:	7851      	ldrb	r1, [r2, #1]
 800f3a8:	1c53      	adds	r3, r2, #1
 800f3aa:	9303      	str	r3, [sp, #12]
 800f3ac:	b341      	cbz	r1, 800f400 <__hexnan+0x88>
 800f3ae:	4608      	mov	r0, r1
 800f3b0:	9205      	str	r2, [sp, #20]
 800f3b2:	9104      	str	r1, [sp, #16]
 800f3b4:	f7ff fd5e 	bl	800ee74 <__hexdig_fun>
 800f3b8:	2800      	cmp	r0, #0
 800f3ba:	d14f      	bne.n	800f45c <__hexnan+0xe4>
 800f3bc:	9904      	ldr	r1, [sp, #16]
 800f3be:	9a05      	ldr	r2, [sp, #20]
 800f3c0:	2920      	cmp	r1, #32
 800f3c2:	d818      	bhi.n	800f3f6 <__hexnan+0x7e>
 800f3c4:	9b02      	ldr	r3, [sp, #8]
 800f3c6:	459b      	cmp	fp, r3
 800f3c8:	dd13      	ble.n	800f3f2 <__hexnan+0x7a>
 800f3ca:	454c      	cmp	r4, r9
 800f3cc:	d206      	bcs.n	800f3dc <__hexnan+0x64>
 800f3ce:	2d07      	cmp	r5, #7
 800f3d0:	dc04      	bgt.n	800f3dc <__hexnan+0x64>
 800f3d2:	462a      	mov	r2, r5
 800f3d4:	4649      	mov	r1, r9
 800f3d6:	4620      	mov	r0, r4
 800f3d8:	f7ff ffa8 	bl	800f32c <L_shift>
 800f3dc:	4544      	cmp	r4, r8
 800f3de:	d950      	bls.n	800f482 <__hexnan+0x10a>
 800f3e0:	2300      	movs	r3, #0
 800f3e2:	f1a4 0904 	sub.w	r9, r4, #4
 800f3e6:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3ea:	f8cd b008 	str.w	fp, [sp, #8]
 800f3ee:	464c      	mov	r4, r9
 800f3f0:	461d      	mov	r5, r3
 800f3f2:	9a03      	ldr	r2, [sp, #12]
 800f3f4:	e7d7      	b.n	800f3a6 <__hexnan+0x2e>
 800f3f6:	2929      	cmp	r1, #41	; 0x29
 800f3f8:	d156      	bne.n	800f4a8 <__hexnan+0x130>
 800f3fa:	3202      	adds	r2, #2
 800f3fc:	f8ca 2000 	str.w	r2, [sl]
 800f400:	f1bb 0f00 	cmp.w	fp, #0
 800f404:	d050      	beq.n	800f4a8 <__hexnan+0x130>
 800f406:	454c      	cmp	r4, r9
 800f408:	d206      	bcs.n	800f418 <__hexnan+0xa0>
 800f40a:	2d07      	cmp	r5, #7
 800f40c:	dc04      	bgt.n	800f418 <__hexnan+0xa0>
 800f40e:	462a      	mov	r2, r5
 800f410:	4649      	mov	r1, r9
 800f412:	4620      	mov	r0, r4
 800f414:	f7ff ff8a 	bl	800f32c <L_shift>
 800f418:	4544      	cmp	r4, r8
 800f41a:	d934      	bls.n	800f486 <__hexnan+0x10e>
 800f41c:	f1a8 0204 	sub.w	r2, r8, #4
 800f420:	4623      	mov	r3, r4
 800f422:	f853 1b04 	ldr.w	r1, [r3], #4
 800f426:	f842 1f04 	str.w	r1, [r2, #4]!
 800f42a:	429f      	cmp	r7, r3
 800f42c:	d2f9      	bcs.n	800f422 <__hexnan+0xaa>
 800f42e:	1b3b      	subs	r3, r7, r4
 800f430:	f023 0303 	bic.w	r3, r3, #3
 800f434:	3304      	adds	r3, #4
 800f436:	3401      	adds	r4, #1
 800f438:	3e03      	subs	r6, #3
 800f43a:	42b4      	cmp	r4, r6
 800f43c:	bf88      	it	hi
 800f43e:	2304      	movhi	r3, #4
 800f440:	4443      	add	r3, r8
 800f442:	2200      	movs	r2, #0
 800f444:	f843 2b04 	str.w	r2, [r3], #4
 800f448:	429f      	cmp	r7, r3
 800f44a:	d2fb      	bcs.n	800f444 <__hexnan+0xcc>
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	b91b      	cbnz	r3, 800f458 <__hexnan+0xe0>
 800f450:	4547      	cmp	r7, r8
 800f452:	d127      	bne.n	800f4a4 <__hexnan+0x12c>
 800f454:	2301      	movs	r3, #1
 800f456:	603b      	str	r3, [r7, #0]
 800f458:	2005      	movs	r0, #5
 800f45a:	e026      	b.n	800f4aa <__hexnan+0x132>
 800f45c:	3501      	adds	r5, #1
 800f45e:	2d08      	cmp	r5, #8
 800f460:	f10b 0b01 	add.w	fp, fp, #1
 800f464:	dd06      	ble.n	800f474 <__hexnan+0xfc>
 800f466:	4544      	cmp	r4, r8
 800f468:	d9c3      	bls.n	800f3f2 <__hexnan+0x7a>
 800f46a:	2300      	movs	r3, #0
 800f46c:	f844 3c04 	str.w	r3, [r4, #-4]
 800f470:	2501      	movs	r5, #1
 800f472:	3c04      	subs	r4, #4
 800f474:	6822      	ldr	r2, [r4, #0]
 800f476:	f000 000f 	and.w	r0, r0, #15
 800f47a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f47e:	6022      	str	r2, [r4, #0]
 800f480:	e7b7      	b.n	800f3f2 <__hexnan+0x7a>
 800f482:	2508      	movs	r5, #8
 800f484:	e7b5      	b.n	800f3f2 <__hexnan+0x7a>
 800f486:	9b01      	ldr	r3, [sp, #4]
 800f488:	2b00      	cmp	r3, #0
 800f48a:	d0df      	beq.n	800f44c <__hexnan+0xd4>
 800f48c:	f04f 32ff 	mov.w	r2, #4294967295
 800f490:	f1c3 0320 	rsb	r3, r3, #32
 800f494:	fa22 f303 	lsr.w	r3, r2, r3
 800f498:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f49c:	401a      	ands	r2, r3
 800f49e:	f846 2c04 	str.w	r2, [r6, #-4]
 800f4a2:	e7d3      	b.n	800f44c <__hexnan+0xd4>
 800f4a4:	3f04      	subs	r7, #4
 800f4a6:	e7d1      	b.n	800f44c <__hexnan+0xd4>
 800f4a8:	2004      	movs	r0, #4
 800f4aa:	b007      	add	sp, #28
 800f4ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f4b0 <_lseek_r>:
 800f4b0:	b538      	push	{r3, r4, r5, lr}
 800f4b2:	4d07      	ldr	r5, [pc, #28]	; (800f4d0 <_lseek_r+0x20>)
 800f4b4:	4604      	mov	r4, r0
 800f4b6:	4608      	mov	r0, r1
 800f4b8:	4611      	mov	r1, r2
 800f4ba:	2200      	movs	r2, #0
 800f4bc:	602a      	str	r2, [r5, #0]
 800f4be:	461a      	mov	r2, r3
 800f4c0:	f7f2 fcac 	bl	8001e1c <_lseek>
 800f4c4:	1c43      	adds	r3, r0, #1
 800f4c6:	d102      	bne.n	800f4ce <_lseek_r+0x1e>
 800f4c8:	682b      	ldr	r3, [r5, #0]
 800f4ca:	b103      	cbz	r3, 800f4ce <_lseek_r+0x1e>
 800f4cc:	6023      	str	r3, [r4, #0]
 800f4ce:	bd38      	pop	{r3, r4, r5, pc}
 800f4d0:	20006f18 	.word	0x20006f18

0800f4d4 <__ascii_mbtowc>:
 800f4d4:	b082      	sub	sp, #8
 800f4d6:	b901      	cbnz	r1, 800f4da <__ascii_mbtowc+0x6>
 800f4d8:	a901      	add	r1, sp, #4
 800f4da:	b142      	cbz	r2, 800f4ee <__ascii_mbtowc+0x1a>
 800f4dc:	b14b      	cbz	r3, 800f4f2 <__ascii_mbtowc+0x1e>
 800f4de:	7813      	ldrb	r3, [r2, #0]
 800f4e0:	600b      	str	r3, [r1, #0]
 800f4e2:	7812      	ldrb	r2, [r2, #0]
 800f4e4:	1e10      	subs	r0, r2, #0
 800f4e6:	bf18      	it	ne
 800f4e8:	2001      	movne	r0, #1
 800f4ea:	b002      	add	sp, #8
 800f4ec:	4770      	bx	lr
 800f4ee:	4610      	mov	r0, r2
 800f4f0:	e7fb      	b.n	800f4ea <__ascii_mbtowc+0x16>
 800f4f2:	f06f 0001 	mvn.w	r0, #1
 800f4f6:	e7f8      	b.n	800f4ea <__ascii_mbtowc+0x16>

0800f4f8 <__malloc_lock>:
 800f4f8:	4801      	ldr	r0, [pc, #4]	; (800f500 <__malloc_lock+0x8>)
 800f4fa:	f7fe b8fe 	b.w	800d6fa <__retarget_lock_acquire_recursive>
 800f4fe:	bf00      	nop
 800f500:	20006f0c 	.word	0x20006f0c

0800f504 <__malloc_unlock>:
 800f504:	4801      	ldr	r0, [pc, #4]	; (800f50c <__malloc_unlock+0x8>)
 800f506:	f7fe b8f9 	b.w	800d6fc <__retarget_lock_release_recursive>
 800f50a:	bf00      	nop
 800f50c:	20006f0c 	.word	0x20006f0c

0800f510 <_Balloc>:
 800f510:	b570      	push	{r4, r5, r6, lr}
 800f512:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f514:	4604      	mov	r4, r0
 800f516:	460d      	mov	r5, r1
 800f518:	b976      	cbnz	r6, 800f538 <_Balloc+0x28>
 800f51a:	2010      	movs	r0, #16
 800f51c:	f001 fc84 	bl	8010e28 <malloc>
 800f520:	4602      	mov	r2, r0
 800f522:	6260      	str	r0, [r4, #36]	; 0x24
 800f524:	b920      	cbnz	r0, 800f530 <_Balloc+0x20>
 800f526:	4b18      	ldr	r3, [pc, #96]	; (800f588 <_Balloc+0x78>)
 800f528:	4818      	ldr	r0, [pc, #96]	; (800f58c <_Balloc+0x7c>)
 800f52a:	2166      	movs	r1, #102	; 0x66
 800f52c:	f001 fc4c 	bl	8010dc8 <__assert_func>
 800f530:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f534:	6006      	str	r6, [r0, #0]
 800f536:	60c6      	str	r6, [r0, #12]
 800f538:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f53a:	68f3      	ldr	r3, [r6, #12]
 800f53c:	b183      	cbz	r3, 800f560 <_Balloc+0x50>
 800f53e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f540:	68db      	ldr	r3, [r3, #12]
 800f542:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f546:	b9b8      	cbnz	r0, 800f578 <_Balloc+0x68>
 800f548:	2101      	movs	r1, #1
 800f54a:	fa01 f605 	lsl.w	r6, r1, r5
 800f54e:	1d72      	adds	r2, r6, #5
 800f550:	0092      	lsls	r2, r2, #2
 800f552:	4620      	mov	r0, r4
 800f554:	f000 fc9d 	bl	800fe92 <_calloc_r>
 800f558:	b160      	cbz	r0, 800f574 <_Balloc+0x64>
 800f55a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f55e:	e00e      	b.n	800f57e <_Balloc+0x6e>
 800f560:	2221      	movs	r2, #33	; 0x21
 800f562:	2104      	movs	r1, #4
 800f564:	4620      	mov	r0, r4
 800f566:	f000 fc94 	bl	800fe92 <_calloc_r>
 800f56a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f56c:	60f0      	str	r0, [r6, #12]
 800f56e:	68db      	ldr	r3, [r3, #12]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d1e4      	bne.n	800f53e <_Balloc+0x2e>
 800f574:	2000      	movs	r0, #0
 800f576:	bd70      	pop	{r4, r5, r6, pc}
 800f578:	6802      	ldr	r2, [r0, #0]
 800f57a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f57e:	2300      	movs	r3, #0
 800f580:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f584:	e7f7      	b.n	800f576 <_Balloc+0x66>
 800f586:	bf00      	nop
 800f588:	080119fc 	.word	0x080119fc
 800f58c:	08011a13 	.word	0x08011a13

0800f590 <_Bfree>:
 800f590:	b570      	push	{r4, r5, r6, lr}
 800f592:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f594:	4605      	mov	r5, r0
 800f596:	460c      	mov	r4, r1
 800f598:	b976      	cbnz	r6, 800f5b8 <_Bfree+0x28>
 800f59a:	2010      	movs	r0, #16
 800f59c:	f001 fc44 	bl	8010e28 <malloc>
 800f5a0:	4602      	mov	r2, r0
 800f5a2:	6268      	str	r0, [r5, #36]	; 0x24
 800f5a4:	b920      	cbnz	r0, 800f5b0 <_Bfree+0x20>
 800f5a6:	4b09      	ldr	r3, [pc, #36]	; (800f5cc <_Bfree+0x3c>)
 800f5a8:	4809      	ldr	r0, [pc, #36]	; (800f5d0 <_Bfree+0x40>)
 800f5aa:	218a      	movs	r1, #138	; 0x8a
 800f5ac:	f001 fc0c 	bl	8010dc8 <__assert_func>
 800f5b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f5b4:	6006      	str	r6, [r0, #0]
 800f5b6:	60c6      	str	r6, [r0, #12]
 800f5b8:	b13c      	cbz	r4, 800f5ca <_Bfree+0x3a>
 800f5ba:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f5bc:	6862      	ldr	r2, [r4, #4]
 800f5be:	68db      	ldr	r3, [r3, #12]
 800f5c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f5c4:	6021      	str	r1, [r4, #0]
 800f5c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f5ca:	bd70      	pop	{r4, r5, r6, pc}
 800f5cc:	080119fc 	.word	0x080119fc
 800f5d0:	08011a13 	.word	0x08011a13

0800f5d4 <__multadd>:
 800f5d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5d8:	690d      	ldr	r5, [r1, #16]
 800f5da:	4607      	mov	r7, r0
 800f5dc:	460c      	mov	r4, r1
 800f5de:	461e      	mov	r6, r3
 800f5e0:	f101 0c14 	add.w	ip, r1, #20
 800f5e4:	2000      	movs	r0, #0
 800f5e6:	f8dc 3000 	ldr.w	r3, [ip]
 800f5ea:	b299      	uxth	r1, r3
 800f5ec:	fb02 6101 	mla	r1, r2, r1, r6
 800f5f0:	0c1e      	lsrs	r6, r3, #16
 800f5f2:	0c0b      	lsrs	r3, r1, #16
 800f5f4:	fb02 3306 	mla	r3, r2, r6, r3
 800f5f8:	b289      	uxth	r1, r1
 800f5fa:	3001      	adds	r0, #1
 800f5fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f600:	4285      	cmp	r5, r0
 800f602:	f84c 1b04 	str.w	r1, [ip], #4
 800f606:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f60a:	dcec      	bgt.n	800f5e6 <__multadd+0x12>
 800f60c:	b30e      	cbz	r6, 800f652 <__multadd+0x7e>
 800f60e:	68a3      	ldr	r3, [r4, #8]
 800f610:	42ab      	cmp	r3, r5
 800f612:	dc19      	bgt.n	800f648 <__multadd+0x74>
 800f614:	6861      	ldr	r1, [r4, #4]
 800f616:	4638      	mov	r0, r7
 800f618:	3101      	adds	r1, #1
 800f61a:	f7ff ff79 	bl	800f510 <_Balloc>
 800f61e:	4680      	mov	r8, r0
 800f620:	b928      	cbnz	r0, 800f62e <__multadd+0x5a>
 800f622:	4602      	mov	r2, r0
 800f624:	4b0c      	ldr	r3, [pc, #48]	; (800f658 <__multadd+0x84>)
 800f626:	480d      	ldr	r0, [pc, #52]	; (800f65c <__multadd+0x88>)
 800f628:	21b5      	movs	r1, #181	; 0xb5
 800f62a:	f001 fbcd 	bl	8010dc8 <__assert_func>
 800f62e:	6922      	ldr	r2, [r4, #16]
 800f630:	3202      	adds	r2, #2
 800f632:	f104 010c 	add.w	r1, r4, #12
 800f636:	0092      	lsls	r2, r2, #2
 800f638:	300c      	adds	r0, #12
 800f63a:	f7fe f860 	bl	800d6fe <memcpy>
 800f63e:	4621      	mov	r1, r4
 800f640:	4638      	mov	r0, r7
 800f642:	f7ff ffa5 	bl	800f590 <_Bfree>
 800f646:	4644      	mov	r4, r8
 800f648:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f64c:	3501      	adds	r5, #1
 800f64e:	615e      	str	r6, [r3, #20]
 800f650:	6125      	str	r5, [r4, #16]
 800f652:	4620      	mov	r0, r4
 800f654:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f658:	08011971 	.word	0x08011971
 800f65c:	08011a13 	.word	0x08011a13

0800f660 <__s2b>:
 800f660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f664:	460c      	mov	r4, r1
 800f666:	4615      	mov	r5, r2
 800f668:	461f      	mov	r7, r3
 800f66a:	2209      	movs	r2, #9
 800f66c:	3308      	adds	r3, #8
 800f66e:	4606      	mov	r6, r0
 800f670:	fb93 f3f2 	sdiv	r3, r3, r2
 800f674:	2100      	movs	r1, #0
 800f676:	2201      	movs	r2, #1
 800f678:	429a      	cmp	r2, r3
 800f67a:	db09      	blt.n	800f690 <__s2b+0x30>
 800f67c:	4630      	mov	r0, r6
 800f67e:	f7ff ff47 	bl	800f510 <_Balloc>
 800f682:	b940      	cbnz	r0, 800f696 <__s2b+0x36>
 800f684:	4602      	mov	r2, r0
 800f686:	4b19      	ldr	r3, [pc, #100]	; (800f6ec <__s2b+0x8c>)
 800f688:	4819      	ldr	r0, [pc, #100]	; (800f6f0 <__s2b+0x90>)
 800f68a:	21ce      	movs	r1, #206	; 0xce
 800f68c:	f001 fb9c 	bl	8010dc8 <__assert_func>
 800f690:	0052      	lsls	r2, r2, #1
 800f692:	3101      	adds	r1, #1
 800f694:	e7f0      	b.n	800f678 <__s2b+0x18>
 800f696:	9b08      	ldr	r3, [sp, #32]
 800f698:	6143      	str	r3, [r0, #20]
 800f69a:	2d09      	cmp	r5, #9
 800f69c:	f04f 0301 	mov.w	r3, #1
 800f6a0:	6103      	str	r3, [r0, #16]
 800f6a2:	dd16      	ble.n	800f6d2 <__s2b+0x72>
 800f6a4:	f104 0909 	add.w	r9, r4, #9
 800f6a8:	46c8      	mov	r8, r9
 800f6aa:	442c      	add	r4, r5
 800f6ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f6b0:	4601      	mov	r1, r0
 800f6b2:	3b30      	subs	r3, #48	; 0x30
 800f6b4:	220a      	movs	r2, #10
 800f6b6:	4630      	mov	r0, r6
 800f6b8:	f7ff ff8c 	bl	800f5d4 <__multadd>
 800f6bc:	45a0      	cmp	r8, r4
 800f6be:	d1f5      	bne.n	800f6ac <__s2b+0x4c>
 800f6c0:	f1a5 0408 	sub.w	r4, r5, #8
 800f6c4:	444c      	add	r4, r9
 800f6c6:	1b2d      	subs	r5, r5, r4
 800f6c8:	1963      	adds	r3, r4, r5
 800f6ca:	42bb      	cmp	r3, r7
 800f6cc:	db04      	blt.n	800f6d8 <__s2b+0x78>
 800f6ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f6d2:	340a      	adds	r4, #10
 800f6d4:	2509      	movs	r5, #9
 800f6d6:	e7f6      	b.n	800f6c6 <__s2b+0x66>
 800f6d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f6dc:	4601      	mov	r1, r0
 800f6de:	3b30      	subs	r3, #48	; 0x30
 800f6e0:	220a      	movs	r2, #10
 800f6e2:	4630      	mov	r0, r6
 800f6e4:	f7ff ff76 	bl	800f5d4 <__multadd>
 800f6e8:	e7ee      	b.n	800f6c8 <__s2b+0x68>
 800f6ea:	bf00      	nop
 800f6ec:	08011971 	.word	0x08011971
 800f6f0:	08011a13 	.word	0x08011a13

0800f6f4 <__hi0bits>:
 800f6f4:	0c03      	lsrs	r3, r0, #16
 800f6f6:	041b      	lsls	r3, r3, #16
 800f6f8:	b9d3      	cbnz	r3, 800f730 <__hi0bits+0x3c>
 800f6fa:	0400      	lsls	r0, r0, #16
 800f6fc:	2310      	movs	r3, #16
 800f6fe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f702:	bf04      	itt	eq
 800f704:	0200      	lsleq	r0, r0, #8
 800f706:	3308      	addeq	r3, #8
 800f708:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f70c:	bf04      	itt	eq
 800f70e:	0100      	lsleq	r0, r0, #4
 800f710:	3304      	addeq	r3, #4
 800f712:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f716:	bf04      	itt	eq
 800f718:	0080      	lsleq	r0, r0, #2
 800f71a:	3302      	addeq	r3, #2
 800f71c:	2800      	cmp	r0, #0
 800f71e:	db05      	blt.n	800f72c <__hi0bits+0x38>
 800f720:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f724:	f103 0301 	add.w	r3, r3, #1
 800f728:	bf08      	it	eq
 800f72a:	2320      	moveq	r3, #32
 800f72c:	4618      	mov	r0, r3
 800f72e:	4770      	bx	lr
 800f730:	2300      	movs	r3, #0
 800f732:	e7e4      	b.n	800f6fe <__hi0bits+0xa>

0800f734 <__lo0bits>:
 800f734:	6803      	ldr	r3, [r0, #0]
 800f736:	f013 0207 	ands.w	r2, r3, #7
 800f73a:	4601      	mov	r1, r0
 800f73c:	d00b      	beq.n	800f756 <__lo0bits+0x22>
 800f73e:	07da      	lsls	r2, r3, #31
 800f740:	d423      	bmi.n	800f78a <__lo0bits+0x56>
 800f742:	0798      	lsls	r0, r3, #30
 800f744:	bf49      	itett	mi
 800f746:	085b      	lsrmi	r3, r3, #1
 800f748:	089b      	lsrpl	r3, r3, #2
 800f74a:	2001      	movmi	r0, #1
 800f74c:	600b      	strmi	r3, [r1, #0]
 800f74e:	bf5c      	itt	pl
 800f750:	600b      	strpl	r3, [r1, #0]
 800f752:	2002      	movpl	r0, #2
 800f754:	4770      	bx	lr
 800f756:	b298      	uxth	r0, r3
 800f758:	b9a8      	cbnz	r0, 800f786 <__lo0bits+0x52>
 800f75a:	0c1b      	lsrs	r3, r3, #16
 800f75c:	2010      	movs	r0, #16
 800f75e:	b2da      	uxtb	r2, r3
 800f760:	b90a      	cbnz	r2, 800f766 <__lo0bits+0x32>
 800f762:	3008      	adds	r0, #8
 800f764:	0a1b      	lsrs	r3, r3, #8
 800f766:	071a      	lsls	r2, r3, #28
 800f768:	bf04      	itt	eq
 800f76a:	091b      	lsreq	r3, r3, #4
 800f76c:	3004      	addeq	r0, #4
 800f76e:	079a      	lsls	r2, r3, #30
 800f770:	bf04      	itt	eq
 800f772:	089b      	lsreq	r3, r3, #2
 800f774:	3002      	addeq	r0, #2
 800f776:	07da      	lsls	r2, r3, #31
 800f778:	d403      	bmi.n	800f782 <__lo0bits+0x4e>
 800f77a:	085b      	lsrs	r3, r3, #1
 800f77c:	f100 0001 	add.w	r0, r0, #1
 800f780:	d005      	beq.n	800f78e <__lo0bits+0x5a>
 800f782:	600b      	str	r3, [r1, #0]
 800f784:	4770      	bx	lr
 800f786:	4610      	mov	r0, r2
 800f788:	e7e9      	b.n	800f75e <__lo0bits+0x2a>
 800f78a:	2000      	movs	r0, #0
 800f78c:	4770      	bx	lr
 800f78e:	2020      	movs	r0, #32
 800f790:	4770      	bx	lr
	...

0800f794 <__i2b>:
 800f794:	b510      	push	{r4, lr}
 800f796:	460c      	mov	r4, r1
 800f798:	2101      	movs	r1, #1
 800f79a:	f7ff feb9 	bl	800f510 <_Balloc>
 800f79e:	4602      	mov	r2, r0
 800f7a0:	b928      	cbnz	r0, 800f7ae <__i2b+0x1a>
 800f7a2:	4b05      	ldr	r3, [pc, #20]	; (800f7b8 <__i2b+0x24>)
 800f7a4:	4805      	ldr	r0, [pc, #20]	; (800f7bc <__i2b+0x28>)
 800f7a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f7aa:	f001 fb0d 	bl	8010dc8 <__assert_func>
 800f7ae:	2301      	movs	r3, #1
 800f7b0:	6144      	str	r4, [r0, #20]
 800f7b2:	6103      	str	r3, [r0, #16]
 800f7b4:	bd10      	pop	{r4, pc}
 800f7b6:	bf00      	nop
 800f7b8:	08011971 	.word	0x08011971
 800f7bc:	08011a13 	.word	0x08011a13

0800f7c0 <__multiply>:
 800f7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f7c4:	4691      	mov	r9, r2
 800f7c6:	690a      	ldr	r2, [r1, #16]
 800f7c8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800f7cc:	429a      	cmp	r2, r3
 800f7ce:	bfb8      	it	lt
 800f7d0:	460b      	movlt	r3, r1
 800f7d2:	460c      	mov	r4, r1
 800f7d4:	bfbc      	itt	lt
 800f7d6:	464c      	movlt	r4, r9
 800f7d8:	4699      	movlt	r9, r3
 800f7da:	6927      	ldr	r7, [r4, #16]
 800f7dc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f7e0:	68a3      	ldr	r3, [r4, #8]
 800f7e2:	6861      	ldr	r1, [r4, #4]
 800f7e4:	eb07 060a 	add.w	r6, r7, sl
 800f7e8:	42b3      	cmp	r3, r6
 800f7ea:	b085      	sub	sp, #20
 800f7ec:	bfb8      	it	lt
 800f7ee:	3101      	addlt	r1, #1
 800f7f0:	f7ff fe8e 	bl	800f510 <_Balloc>
 800f7f4:	b930      	cbnz	r0, 800f804 <__multiply+0x44>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	4b44      	ldr	r3, [pc, #272]	; (800f90c <__multiply+0x14c>)
 800f7fa:	4845      	ldr	r0, [pc, #276]	; (800f910 <__multiply+0x150>)
 800f7fc:	f240 115d 	movw	r1, #349	; 0x15d
 800f800:	f001 fae2 	bl	8010dc8 <__assert_func>
 800f804:	f100 0514 	add.w	r5, r0, #20
 800f808:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800f80c:	462b      	mov	r3, r5
 800f80e:	2200      	movs	r2, #0
 800f810:	4543      	cmp	r3, r8
 800f812:	d321      	bcc.n	800f858 <__multiply+0x98>
 800f814:	f104 0314 	add.w	r3, r4, #20
 800f818:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800f81c:	f109 0314 	add.w	r3, r9, #20
 800f820:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800f824:	9202      	str	r2, [sp, #8]
 800f826:	1b3a      	subs	r2, r7, r4
 800f828:	3a15      	subs	r2, #21
 800f82a:	f022 0203 	bic.w	r2, r2, #3
 800f82e:	3204      	adds	r2, #4
 800f830:	f104 0115 	add.w	r1, r4, #21
 800f834:	428f      	cmp	r7, r1
 800f836:	bf38      	it	cc
 800f838:	2204      	movcc	r2, #4
 800f83a:	9201      	str	r2, [sp, #4]
 800f83c:	9a02      	ldr	r2, [sp, #8]
 800f83e:	9303      	str	r3, [sp, #12]
 800f840:	429a      	cmp	r2, r3
 800f842:	d80c      	bhi.n	800f85e <__multiply+0x9e>
 800f844:	2e00      	cmp	r6, #0
 800f846:	dd03      	ble.n	800f850 <__multiply+0x90>
 800f848:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f84c:	2b00      	cmp	r3, #0
 800f84e:	d05a      	beq.n	800f906 <__multiply+0x146>
 800f850:	6106      	str	r6, [r0, #16]
 800f852:	b005      	add	sp, #20
 800f854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f858:	f843 2b04 	str.w	r2, [r3], #4
 800f85c:	e7d8      	b.n	800f810 <__multiply+0x50>
 800f85e:	f8b3 a000 	ldrh.w	sl, [r3]
 800f862:	f1ba 0f00 	cmp.w	sl, #0
 800f866:	d024      	beq.n	800f8b2 <__multiply+0xf2>
 800f868:	f104 0e14 	add.w	lr, r4, #20
 800f86c:	46a9      	mov	r9, r5
 800f86e:	f04f 0c00 	mov.w	ip, #0
 800f872:	f85e 2b04 	ldr.w	r2, [lr], #4
 800f876:	f8d9 1000 	ldr.w	r1, [r9]
 800f87a:	fa1f fb82 	uxth.w	fp, r2
 800f87e:	b289      	uxth	r1, r1
 800f880:	fb0a 110b 	mla	r1, sl, fp, r1
 800f884:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800f888:	f8d9 2000 	ldr.w	r2, [r9]
 800f88c:	4461      	add	r1, ip
 800f88e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f892:	fb0a c20b 	mla	r2, sl, fp, ip
 800f896:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800f89a:	b289      	uxth	r1, r1
 800f89c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800f8a0:	4577      	cmp	r7, lr
 800f8a2:	f849 1b04 	str.w	r1, [r9], #4
 800f8a6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800f8aa:	d8e2      	bhi.n	800f872 <__multiply+0xb2>
 800f8ac:	9a01      	ldr	r2, [sp, #4]
 800f8ae:	f845 c002 	str.w	ip, [r5, r2]
 800f8b2:	9a03      	ldr	r2, [sp, #12]
 800f8b4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f8b8:	3304      	adds	r3, #4
 800f8ba:	f1b9 0f00 	cmp.w	r9, #0
 800f8be:	d020      	beq.n	800f902 <__multiply+0x142>
 800f8c0:	6829      	ldr	r1, [r5, #0]
 800f8c2:	f104 0c14 	add.w	ip, r4, #20
 800f8c6:	46ae      	mov	lr, r5
 800f8c8:	f04f 0a00 	mov.w	sl, #0
 800f8cc:	f8bc b000 	ldrh.w	fp, [ip]
 800f8d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800f8d4:	fb09 220b 	mla	r2, r9, fp, r2
 800f8d8:	4492      	add	sl, r2
 800f8da:	b289      	uxth	r1, r1
 800f8dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800f8e0:	f84e 1b04 	str.w	r1, [lr], #4
 800f8e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f8e8:	f8be 1000 	ldrh.w	r1, [lr]
 800f8ec:	0c12      	lsrs	r2, r2, #16
 800f8ee:	fb09 1102 	mla	r1, r9, r2, r1
 800f8f2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800f8f6:	4567      	cmp	r7, ip
 800f8f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800f8fc:	d8e6      	bhi.n	800f8cc <__multiply+0x10c>
 800f8fe:	9a01      	ldr	r2, [sp, #4]
 800f900:	50a9      	str	r1, [r5, r2]
 800f902:	3504      	adds	r5, #4
 800f904:	e79a      	b.n	800f83c <__multiply+0x7c>
 800f906:	3e01      	subs	r6, #1
 800f908:	e79c      	b.n	800f844 <__multiply+0x84>
 800f90a:	bf00      	nop
 800f90c:	08011971 	.word	0x08011971
 800f910:	08011a13 	.word	0x08011a13

0800f914 <__pow5mult>:
 800f914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f918:	4615      	mov	r5, r2
 800f91a:	f012 0203 	ands.w	r2, r2, #3
 800f91e:	4606      	mov	r6, r0
 800f920:	460f      	mov	r7, r1
 800f922:	d007      	beq.n	800f934 <__pow5mult+0x20>
 800f924:	4c25      	ldr	r4, [pc, #148]	; (800f9bc <__pow5mult+0xa8>)
 800f926:	3a01      	subs	r2, #1
 800f928:	2300      	movs	r3, #0
 800f92a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f92e:	f7ff fe51 	bl	800f5d4 <__multadd>
 800f932:	4607      	mov	r7, r0
 800f934:	10ad      	asrs	r5, r5, #2
 800f936:	d03d      	beq.n	800f9b4 <__pow5mult+0xa0>
 800f938:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f93a:	b97c      	cbnz	r4, 800f95c <__pow5mult+0x48>
 800f93c:	2010      	movs	r0, #16
 800f93e:	f001 fa73 	bl	8010e28 <malloc>
 800f942:	4602      	mov	r2, r0
 800f944:	6270      	str	r0, [r6, #36]	; 0x24
 800f946:	b928      	cbnz	r0, 800f954 <__pow5mult+0x40>
 800f948:	4b1d      	ldr	r3, [pc, #116]	; (800f9c0 <__pow5mult+0xac>)
 800f94a:	481e      	ldr	r0, [pc, #120]	; (800f9c4 <__pow5mult+0xb0>)
 800f94c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f950:	f001 fa3a 	bl	8010dc8 <__assert_func>
 800f954:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f958:	6004      	str	r4, [r0, #0]
 800f95a:	60c4      	str	r4, [r0, #12]
 800f95c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f960:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f964:	b94c      	cbnz	r4, 800f97a <__pow5mult+0x66>
 800f966:	f240 2171 	movw	r1, #625	; 0x271
 800f96a:	4630      	mov	r0, r6
 800f96c:	f7ff ff12 	bl	800f794 <__i2b>
 800f970:	2300      	movs	r3, #0
 800f972:	f8c8 0008 	str.w	r0, [r8, #8]
 800f976:	4604      	mov	r4, r0
 800f978:	6003      	str	r3, [r0, #0]
 800f97a:	f04f 0900 	mov.w	r9, #0
 800f97e:	07eb      	lsls	r3, r5, #31
 800f980:	d50a      	bpl.n	800f998 <__pow5mult+0x84>
 800f982:	4639      	mov	r1, r7
 800f984:	4622      	mov	r2, r4
 800f986:	4630      	mov	r0, r6
 800f988:	f7ff ff1a 	bl	800f7c0 <__multiply>
 800f98c:	4639      	mov	r1, r7
 800f98e:	4680      	mov	r8, r0
 800f990:	4630      	mov	r0, r6
 800f992:	f7ff fdfd 	bl	800f590 <_Bfree>
 800f996:	4647      	mov	r7, r8
 800f998:	106d      	asrs	r5, r5, #1
 800f99a:	d00b      	beq.n	800f9b4 <__pow5mult+0xa0>
 800f99c:	6820      	ldr	r0, [r4, #0]
 800f99e:	b938      	cbnz	r0, 800f9b0 <__pow5mult+0x9c>
 800f9a0:	4622      	mov	r2, r4
 800f9a2:	4621      	mov	r1, r4
 800f9a4:	4630      	mov	r0, r6
 800f9a6:	f7ff ff0b 	bl	800f7c0 <__multiply>
 800f9aa:	6020      	str	r0, [r4, #0]
 800f9ac:	f8c0 9000 	str.w	r9, [r0]
 800f9b0:	4604      	mov	r4, r0
 800f9b2:	e7e4      	b.n	800f97e <__pow5mult+0x6a>
 800f9b4:	4638      	mov	r0, r7
 800f9b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f9ba:	bf00      	nop
 800f9bc:	08011b60 	.word	0x08011b60
 800f9c0:	080119fc 	.word	0x080119fc
 800f9c4:	08011a13 	.word	0x08011a13

0800f9c8 <__lshift>:
 800f9c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f9cc:	460c      	mov	r4, r1
 800f9ce:	6849      	ldr	r1, [r1, #4]
 800f9d0:	6923      	ldr	r3, [r4, #16]
 800f9d2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f9d6:	68a3      	ldr	r3, [r4, #8]
 800f9d8:	4607      	mov	r7, r0
 800f9da:	4691      	mov	r9, r2
 800f9dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f9e0:	f108 0601 	add.w	r6, r8, #1
 800f9e4:	42b3      	cmp	r3, r6
 800f9e6:	db0b      	blt.n	800fa00 <__lshift+0x38>
 800f9e8:	4638      	mov	r0, r7
 800f9ea:	f7ff fd91 	bl	800f510 <_Balloc>
 800f9ee:	4605      	mov	r5, r0
 800f9f0:	b948      	cbnz	r0, 800fa06 <__lshift+0x3e>
 800f9f2:	4602      	mov	r2, r0
 800f9f4:	4b2a      	ldr	r3, [pc, #168]	; (800faa0 <__lshift+0xd8>)
 800f9f6:	482b      	ldr	r0, [pc, #172]	; (800faa4 <__lshift+0xdc>)
 800f9f8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f9fc:	f001 f9e4 	bl	8010dc8 <__assert_func>
 800fa00:	3101      	adds	r1, #1
 800fa02:	005b      	lsls	r3, r3, #1
 800fa04:	e7ee      	b.n	800f9e4 <__lshift+0x1c>
 800fa06:	2300      	movs	r3, #0
 800fa08:	f100 0114 	add.w	r1, r0, #20
 800fa0c:	f100 0210 	add.w	r2, r0, #16
 800fa10:	4618      	mov	r0, r3
 800fa12:	4553      	cmp	r3, sl
 800fa14:	db37      	blt.n	800fa86 <__lshift+0xbe>
 800fa16:	6920      	ldr	r0, [r4, #16]
 800fa18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800fa1c:	f104 0314 	add.w	r3, r4, #20
 800fa20:	f019 091f 	ands.w	r9, r9, #31
 800fa24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800fa28:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800fa2c:	d02f      	beq.n	800fa8e <__lshift+0xc6>
 800fa2e:	f1c9 0e20 	rsb	lr, r9, #32
 800fa32:	468a      	mov	sl, r1
 800fa34:	f04f 0c00 	mov.w	ip, #0
 800fa38:	681a      	ldr	r2, [r3, #0]
 800fa3a:	fa02 f209 	lsl.w	r2, r2, r9
 800fa3e:	ea42 020c 	orr.w	r2, r2, ip
 800fa42:	f84a 2b04 	str.w	r2, [sl], #4
 800fa46:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa4a:	4298      	cmp	r0, r3
 800fa4c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800fa50:	d8f2      	bhi.n	800fa38 <__lshift+0x70>
 800fa52:	1b03      	subs	r3, r0, r4
 800fa54:	3b15      	subs	r3, #21
 800fa56:	f023 0303 	bic.w	r3, r3, #3
 800fa5a:	3304      	adds	r3, #4
 800fa5c:	f104 0215 	add.w	r2, r4, #21
 800fa60:	4290      	cmp	r0, r2
 800fa62:	bf38      	it	cc
 800fa64:	2304      	movcc	r3, #4
 800fa66:	f841 c003 	str.w	ip, [r1, r3]
 800fa6a:	f1bc 0f00 	cmp.w	ip, #0
 800fa6e:	d001      	beq.n	800fa74 <__lshift+0xac>
 800fa70:	f108 0602 	add.w	r6, r8, #2
 800fa74:	3e01      	subs	r6, #1
 800fa76:	4638      	mov	r0, r7
 800fa78:	612e      	str	r6, [r5, #16]
 800fa7a:	4621      	mov	r1, r4
 800fa7c:	f7ff fd88 	bl	800f590 <_Bfree>
 800fa80:	4628      	mov	r0, r5
 800fa82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fa86:	f842 0f04 	str.w	r0, [r2, #4]!
 800fa8a:	3301      	adds	r3, #1
 800fa8c:	e7c1      	b.n	800fa12 <__lshift+0x4a>
 800fa8e:	3904      	subs	r1, #4
 800fa90:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa94:	f841 2f04 	str.w	r2, [r1, #4]!
 800fa98:	4298      	cmp	r0, r3
 800fa9a:	d8f9      	bhi.n	800fa90 <__lshift+0xc8>
 800fa9c:	e7ea      	b.n	800fa74 <__lshift+0xac>
 800fa9e:	bf00      	nop
 800faa0:	08011971 	.word	0x08011971
 800faa4:	08011a13 	.word	0x08011a13

0800faa8 <__mcmp>:
 800faa8:	b530      	push	{r4, r5, lr}
 800faaa:	6902      	ldr	r2, [r0, #16]
 800faac:	690c      	ldr	r4, [r1, #16]
 800faae:	1b12      	subs	r2, r2, r4
 800fab0:	d10e      	bne.n	800fad0 <__mcmp+0x28>
 800fab2:	f100 0314 	add.w	r3, r0, #20
 800fab6:	3114      	adds	r1, #20
 800fab8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800fabc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800fac0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800fac4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800fac8:	42a5      	cmp	r5, r4
 800faca:	d003      	beq.n	800fad4 <__mcmp+0x2c>
 800facc:	d305      	bcc.n	800fada <__mcmp+0x32>
 800face:	2201      	movs	r2, #1
 800fad0:	4610      	mov	r0, r2
 800fad2:	bd30      	pop	{r4, r5, pc}
 800fad4:	4283      	cmp	r3, r0
 800fad6:	d3f3      	bcc.n	800fac0 <__mcmp+0x18>
 800fad8:	e7fa      	b.n	800fad0 <__mcmp+0x28>
 800fada:	f04f 32ff 	mov.w	r2, #4294967295
 800fade:	e7f7      	b.n	800fad0 <__mcmp+0x28>

0800fae0 <__mdiff>:
 800fae0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fae4:	460c      	mov	r4, r1
 800fae6:	4606      	mov	r6, r0
 800fae8:	4611      	mov	r1, r2
 800faea:	4620      	mov	r0, r4
 800faec:	4690      	mov	r8, r2
 800faee:	f7ff ffdb 	bl	800faa8 <__mcmp>
 800faf2:	1e05      	subs	r5, r0, #0
 800faf4:	d110      	bne.n	800fb18 <__mdiff+0x38>
 800faf6:	4629      	mov	r1, r5
 800faf8:	4630      	mov	r0, r6
 800fafa:	f7ff fd09 	bl	800f510 <_Balloc>
 800fafe:	b930      	cbnz	r0, 800fb0e <__mdiff+0x2e>
 800fb00:	4b3a      	ldr	r3, [pc, #232]	; (800fbec <__mdiff+0x10c>)
 800fb02:	4602      	mov	r2, r0
 800fb04:	f240 2132 	movw	r1, #562	; 0x232
 800fb08:	4839      	ldr	r0, [pc, #228]	; (800fbf0 <__mdiff+0x110>)
 800fb0a:	f001 f95d 	bl	8010dc8 <__assert_func>
 800fb0e:	2301      	movs	r3, #1
 800fb10:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800fb14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb18:	bfa4      	itt	ge
 800fb1a:	4643      	movge	r3, r8
 800fb1c:	46a0      	movge	r8, r4
 800fb1e:	4630      	mov	r0, r6
 800fb20:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800fb24:	bfa6      	itte	ge
 800fb26:	461c      	movge	r4, r3
 800fb28:	2500      	movge	r5, #0
 800fb2a:	2501      	movlt	r5, #1
 800fb2c:	f7ff fcf0 	bl	800f510 <_Balloc>
 800fb30:	b920      	cbnz	r0, 800fb3c <__mdiff+0x5c>
 800fb32:	4b2e      	ldr	r3, [pc, #184]	; (800fbec <__mdiff+0x10c>)
 800fb34:	4602      	mov	r2, r0
 800fb36:	f44f 7110 	mov.w	r1, #576	; 0x240
 800fb3a:	e7e5      	b.n	800fb08 <__mdiff+0x28>
 800fb3c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fb40:	6926      	ldr	r6, [r4, #16]
 800fb42:	60c5      	str	r5, [r0, #12]
 800fb44:	f104 0914 	add.w	r9, r4, #20
 800fb48:	f108 0514 	add.w	r5, r8, #20
 800fb4c:	f100 0e14 	add.w	lr, r0, #20
 800fb50:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800fb54:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800fb58:	f108 0210 	add.w	r2, r8, #16
 800fb5c:	46f2      	mov	sl, lr
 800fb5e:	2100      	movs	r1, #0
 800fb60:	f859 3b04 	ldr.w	r3, [r9], #4
 800fb64:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800fb68:	fa1f f883 	uxth.w	r8, r3
 800fb6c:	fa11 f18b 	uxtah	r1, r1, fp
 800fb70:	0c1b      	lsrs	r3, r3, #16
 800fb72:	eba1 0808 	sub.w	r8, r1, r8
 800fb76:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800fb7a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800fb7e:	fa1f f888 	uxth.w	r8, r8
 800fb82:	1419      	asrs	r1, r3, #16
 800fb84:	454e      	cmp	r6, r9
 800fb86:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800fb8a:	f84a 3b04 	str.w	r3, [sl], #4
 800fb8e:	d8e7      	bhi.n	800fb60 <__mdiff+0x80>
 800fb90:	1b33      	subs	r3, r6, r4
 800fb92:	3b15      	subs	r3, #21
 800fb94:	f023 0303 	bic.w	r3, r3, #3
 800fb98:	3304      	adds	r3, #4
 800fb9a:	3415      	adds	r4, #21
 800fb9c:	42a6      	cmp	r6, r4
 800fb9e:	bf38      	it	cc
 800fba0:	2304      	movcc	r3, #4
 800fba2:	441d      	add	r5, r3
 800fba4:	4473      	add	r3, lr
 800fba6:	469e      	mov	lr, r3
 800fba8:	462e      	mov	r6, r5
 800fbaa:	4566      	cmp	r6, ip
 800fbac:	d30e      	bcc.n	800fbcc <__mdiff+0xec>
 800fbae:	f10c 0203 	add.w	r2, ip, #3
 800fbb2:	1b52      	subs	r2, r2, r5
 800fbb4:	f022 0203 	bic.w	r2, r2, #3
 800fbb8:	3d03      	subs	r5, #3
 800fbba:	45ac      	cmp	ip, r5
 800fbbc:	bf38      	it	cc
 800fbbe:	2200      	movcc	r2, #0
 800fbc0:	441a      	add	r2, r3
 800fbc2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800fbc6:	b17b      	cbz	r3, 800fbe8 <__mdiff+0x108>
 800fbc8:	6107      	str	r7, [r0, #16]
 800fbca:	e7a3      	b.n	800fb14 <__mdiff+0x34>
 800fbcc:	f856 8b04 	ldr.w	r8, [r6], #4
 800fbd0:	fa11 f288 	uxtah	r2, r1, r8
 800fbd4:	1414      	asrs	r4, r2, #16
 800fbd6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800fbda:	b292      	uxth	r2, r2
 800fbdc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800fbe0:	f84e 2b04 	str.w	r2, [lr], #4
 800fbe4:	1421      	asrs	r1, r4, #16
 800fbe6:	e7e0      	b.n	800fbaa <__mdiff+0xca>
 800fbe8:	3f01      	subs	r7, #1
 800fbea:	e7ea      	b.n	800fbc2 <__mdiff+0xe2>
 800fbec:	08011971 	.word	0x08011971
 800fbf0:	08011a13 	.word	0x08011a13

0800fbf4 <__ulp>:
 800fbf4:	b082      	sub	sp, #8
 800fbf6:	ed8d 0b00 	vstr	d0, [sp]
 800fbfa:	9b01      	ldr	r3, [sp, #4]
 800fbfc:	4912      	ldr	r1, [pc, #72]	; (800fc48 <__ulp+0x54>)
 800fbfe:	4019      	ands	r1, r3
 800fc00:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800fc04:	2900      	cmp	r1, #0
 800fc06:	dd05      	ble.n	800fc14 <__ulp+0x20>
 800fc08:	2200      	movs	r2, #0
 800fc0a:	460b      	mov	r3, r1
 800fc0c:	ec43 2b10 	vmov	d0, r2, r3
 800fc10:	b002      	add	sp, #8
 800fc12:	4770      	bx	lr
 800fc14:	4249      	negs	r1, r1
 800fc16:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800fc1a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800fc1e:	f04f 0200 	mov.w	r2, #0
 800fc22:	f04f 0300 	mov.w	r3, #0
 800fc26:	da04      	bge.n	800fc32 <__ulp+0x3e>
 800fc28:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800fc2c:	fa41 f300 	asr.w	r3, r1, r0
 800fc30:	e7ec      	b.n	800fc0c <__ulp+0x18>
 800fc32:	f1a0 0114 	sub.w	r1, r0, #20
 800fc36:	291e      	cmp	r1, #30
 800fc38:	bfda      	itte	le
 800fc3a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800fc3e:	fa20 f101 	lsrle.w	r1, r0, r1
 800fc42:	2101      	movgt	r1, #1
 800fc44:	460a      	mov	r2, r1
 800fc46:	e7e1      	b.n	800fc0c <__ulp+0x18>
 800fc48:	7ff00000 	.word	0x7ff00000

0800fc4c <__b2d>:
 800fc4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fc4e:	6905      	ldr	r5, [r0, #16]
 800fc50:	f100 0714 	add.w	r7, r0, #20
 800fc54:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fc58:	1f2e      	subs	r6, r5, #4
 800fc5a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fc5e:	4620      	mov	r0, r4
 800fc60:	f7ff fd48 	bl	800f6f4 <__hi0bits>
 800fc64:	f1c0 0320 	rsb	r3, r0, #32
 800fc68:	280a      	cmp	r0, #10
 800fc6a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800fce8 <__b2d+0x9c>
 800fc6e:	600b      	str	r3, [r1, #0]
 800fc70:	dc14      	bgt.n	800fc9c <__b2d+0x50>
 800fc72:	f1c0 0e0b 	rsb	lr, r0, #11
 800fc76:	fa24 f10e 	lsr.w	r1, r4, lr
 800fc7a:	42b7      	cmp	r7, r6
 800fc7c:	ea41 030c 	orr.w	r3, r1, ip
 800fc80:	bf34      	ite	cc
 800fc82:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fc86:	2100      	movcs	r1, #0
 800fc88:	3015      	adds	r0, #21
 800fc8a:	fa04 f000 	lsl.w	r0, r4, r0
 800fc8e:	fa21 f10e 	lsr.w	r1, r1, lr
 800fc92:	ea40 0201 	orr.w	r2, r0, r1
 800fc96:	ec43 2b10 	vmov	d0, r2, r3
 800fc9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fc9c:	42b7      	cmp	r7, r6
 800fc9e:	bf3a      	itte	cc
 800fca0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fca4:	f1a5 0608 	subcc.w	r6, r5, #8
 800fca8:	2100      	movcs	r1, #0
 800fcaa:	380b      	subs	r0, #11
 800fcac:	d017      	beq.n	800fcde <__b2d+0x92>
 800fcae:	f1c0 0c20 	rsb	ip, r0, #32
 800fcb2:	fa04 f500 	lsl.w	r5, r4, r0
 800fcb6:	42be      	cmp	r6, r7
 800fcb8:	fa21 f40c 	lsr.w	r4, r1, ip
 800fcbc:	ea45 0504 	orr.w	r5, r5, r4
 800fcc0:	bf8c      	ite	hi
 800fcc2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fcc6:	2400      	movls	r4, #0
 800fcc8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800fccc:	fa01 f000 	lsl.w	r0, r1, r0
 800fcd0:	fa24 f40c 	lsr.w	r4, r4, ip
 800fcd4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fcd8:	ea40 0204 	orr.w	r2, r0, r4
 800fcdc:	e7db      	b.n	800fc96 <__b2d+0x4a>
 800fcde:	ea44 030c 	orr.w	r3, r4, ip
 800fce2:	460a      	mov	r2, r1
 800fce4:	e7d7      	b.n	800fc96 <__b2d+0x4a>
 800fce6:	bf00      	nop
 800fce8:	3ff00000 	.word	0x3ff00000

0800fcec <__d2b>:
 800fcec:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fcf0:	4689      	mov	r9, r1
 800fcf2:	2101      	movs	r1, #1
 800fcf4:	ec57 6b10 	vmov	r6, r7, d0
 800fcf8:	4690      	mov	r8, r2
 800fcfa:	f7ff fc09 	bl	800f510 <_Balloc>
 800fcfe:	4604      	mov	r4, r0
 800fd00:	b930      	cbnz	r0, 800fd10 <__d2b+0x24>
 800fd02:	4602      	mov	r2, r0
 800fd04:	4b25      	ldr	r3, [pc, #148]	; (800fd9c <__d2b+0xb0>)
 800fd06:	4826      	ldr	r0, [pc, #152]	; (800fda0 <__d2b+0xb4>)
 800fd08:	f240 310a 	movw	r1, #778	; 0x30a
 800fd0c:	f001 f85c 	bl	8010dc8 <__assert_func>
 800fd10:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fd14:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fd18:	bb35      	cbnz	r5, 800fd68 <__d2b+0x7c>
 800fd1a:	2e00      	cmp	r6, #0
 800fd1c:	9301      	str	r3, [sp, #4]
 800fd1e:	d028      	beq.n	800fd72 <__d2b+0x86>
 800fd20:	4668      	mov	r0, sp
 800fd22:	9600      	str	r6, [sp, #0]
 800fd24:	f7ff fd06 	bl	800f734 <__lo0bits>
 800fd28:	9900      	ldr	r1, [sp, #0]
 800fd2a:	b300      	cbz	r0, 800fd6e <__d2b+0x82>
 800fd2c:	9a01      	ldr	r2, [sp, #4]
 800fd2e:	f1c0 0320 	rsb	r3, r0, #32
 800fd32:	fa02 f303 	lsl.w	r3, r2, r3
 800fd36:	430b      	orrs	r3, r1
 800fd38:	40c2      	lsrs	r2, r0
 800fd3a:	6163      	str	r3, [r4, #20]
 800fd3c:	9201      	str	r2, [sp, #4]
 800fd3e:	9b01      	ldr	r3, [sp, #4]
 800fd40:	61a3      	str	r3, [r4, #24]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	bf14      	ite	ne
 800fd46:	2202      	movne	r2, #2
 800fd48:	2201      	moveq	r2, #1
 800fd4a:	6122      	str	r2, [r4, #16]
 800fd4c:	b1d5      	cbz	r5, 800fd84 <__d2b+0x98>
 800fd4e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fd52:	4405      	add	r5, r0
 800fd54:	f8c9 5000 	str.w	r5, [r9]
 800fd58:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fd5c:	f8c8 0000 	str.w	r0, [r8]
 800fd60:	4620      	mov	r0, r4
 800fd62:	b003      	add	sp, #12
 800fd64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fd68:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fd6c:	e7d5      	b.n	800fd1a <__d2b+0x2e>
 800fd6e:	6161      	str	r1, [r4, #20]
 800fd70:	e7e5      	b.n	800fd3e <__d2b+0x52>
 800fd72:	a801      	add	r0, sp, #4
 800fd74:	f7ff fcde 	bl	800f734 <__lo0bits>
 800fd78:	9b01      	ldr	r3, [sp, #4]
 800fd7a:	6163      	str	r3, [r4, #20]
 800fd7c:	2201      	movs	r2, #1
 800fd7e:	6122      	str	r2, [r4, #16]
 800fd80:	3020      	adds	r0, #32
 800fd82:	e7e3      	b.n	800fd4c <__d2b+0x60>
 800fd84:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fd88:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fd8c:	f8c9 0000 	str.w	r0, [r9]
 800fd90:	6918      	ldr	r0, [r3, #16]
 800fd92:	f7ff fcaf 	bl	800f6f4 <__hi0bits>
 800fd96:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fd9a:	e7df      	b.n	800fd5c <__d2b+0x70>
 800fd9c:	08011971 	.word	0x08011971
 800fda0:	08011a13 	.word	0x08011a13

0800fda4 <__ratio>:
 800fda4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fda8:	4688      	mov	r8, r1
 800fdaa:	4669      	mov	r1, sp
 800fdac:	4681      	mov	r9, r0
 800fdae:	f7ff ff4d 	bl	800fc4c <__b2d>
 800fdb2:	a901      	add	r1, sp, #4
 800fdb4:	4640      	mov	r0, r8
 800fdb6:	ec55 4b10 	vmov	r4, r5, d0
 800fdba:	f7ff ff47 	bl	800fc4c <__b2d>
 800fdbe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fdc2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fdc6:	eba3 0c02 	sub.w	ip, r3, r2
 800fdca:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fdce:	1a9b      	subs	r3, r3, r2
 800fdd0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fdd4:	ec51 0b10 	vmov	r0, r1, d0
 800fdd8:	2b00      	cmp	r3, #0
 800fdda:	bfd6      	itet	le
 800fddc:	460a      	movle	r2, r1
 800fdde:	462a      	movgt	r2, r5
 800fde0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fde4:	468b      	mov	fp, r1
 800fde6:	462f      	mov	r7, r5
 800fde8:	bfd4      	ite	le
 800fdea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800fdee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fdf2:	4620      	mov	r0, r4
 800fdf4:	ee10 2a10 	vmov	r2, s0
 800fdf8:	465b      	mov	r3, fp
 800fdfa:	4639      	mov	r1, r7
 800fdfc:	f7f0 fd46 	bl	800088c <__aeabi_ddiv>
 800fe00:	ec41 0b10 	vmov	d0, r0, r1
 800fe04:	b003      	add	sp, #12
 800fe06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fe0a <__copybits>:
 800fe0a:	3901      	subs	r1, #1
 800fe0c:	b570      	push	{r4, r5, r6, lr}
 800fe0e:	1149      	asrs	r1, r1, #5
 800fe10:	6914      	ldr	r4, [r2, #16]
 800fe12:	3101      	adds	r1, #1
 800fe14:	f102 0314 	add.w	r3, r2, #20
 800fe18:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fe1c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fe20:	1f05      	subs	r5, r0, #4
 800fe22:	42a3      	cmp	r3, r4
 800fe24:	d30c      	bcc.n	800fe40 <__copybits+0x36>
 800fe26:	1aa3      	subs	r3, r4, r2
 800fe28:	3b11      	subs	r3, #17
 800fe2a:	f023 0303 	bic.w	r3, r3, #3
 800fe2e:	3211      	adds	r2, #17
 800fe30:	42a2      	cmp	r2, r4
 800fe32:	bf88      	it	hi
 800fe34:	2300      	movhi	r3, #0
 800fe36:	4418      	add	r0, r3
 800fe38:	2300      	movs	r3, #0
 800fe3a:	4288      	cmp	r0, r1
 800fe3c:	d305      	bcc.n	800fe4a <__copybits+0x40>
 800fe3e:	bd70      	pop	{r4, r5, r6, pc}
 800fe40:	f853 6b04 	ldr.w	r6, [r3], #4
 800fe44:	f845 6f04 	str.w	r6, [r5, #4]!
 800fe48:	e7eb      	b.n	800fe22 <__copybits+0x18>
 800fe4a:	f840 3b04 	str.w	r3, [r0], #4
 800fe4e:	e7f4      	b.n	800fe3a <__copybits+0x30>

0800fe50 <__any_on>:
 800fe50:	f100 0214 	add.w	r2, r0, #20
 800fe54:	6900      	ldr	r0, [r0, #16]
 800fe56:	114b      	asrs	r3, r1, #5
 800fe58:	4298      	cmp	r0, r3
 800fe5a:	b510      	push	{r4, lr}
 800fe5c:	db11      	blt.n	800fe82 <__any_on+0x32>
 800fe5e:	dd0a      	ble.n	800fe76 <__any_on+0x26>
 800fe60:	f011 011f 	ands.w	r1, r1, #31
 800fe64:	d007      	beq.n	800fe76 <__any_on+0x26>
 800fe66:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fe6a:	fa24 f001 	lsr.w	r0, r4, r1
 800fe6e:	fa00 f101 	lsl.w	r1, r0, r1
 800fe72:	428c      	cmp	r4, r1
 800fe74:	d10b      	bne.n	800fe8e <__any_on+0x3e>
 800fe76:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fe7a:	4293      	cmp	r3, r2
 800fe7c:	d803      	bhi.n	800fe86 <__any_on+0x36>
 800fe7e:	2000      	movs	r0, #0
 800fe80:	bd10      	pop	{r4, pc}
 800fe82:	4603      	mov	r3, r0
 800fe84:	e7f7      	b.n	800fe76 <__any_on+0x26>
 800fe86:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fe8a:	2900      	cmp	r1, #0
 800fe8c:	d0f5      	beq.n	800fe7a <__any_on+0x2a>
 800fe8e:	2001      	movs	r0, #1
 800fe90:	e7f6      	b.n	800fe80 <__any_on+0x30>

0800fe92 <_calloc_r>:
 800fe92:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fe94:	fba1 2402 	umull	r2, r4, r1, r2
 800fe98:	b94c      	cbnz	r4, 800feae <_calloc_r+0x1c>
 800fe9a:	4611      	mov	r1, r2
 800fe9c:	9201      	str	r2, [sp, #4]
 800fe9e:	f7fd fc65 	bl	800d76c <_malloc_r>
 800fea2:	9a01      	ldr	r2, [sp, #4]
 800fea4:	4605      	mov	r5, r0
 800fea6:	b930      	cbnz	r0, 800feb6 <_calloc_r+0x24>
 800fea8:	4628      	mov	r0, r5
 800feaa:	b003      	add	sp, #12
 800feac:	bd30      	pop	{r4, r5, pc}
 800feae:	220c      	movs	r2, #12
 800feb0:	6002      	str	r2, [r0, #0]
 800feb2:	2500      	movs	r5, #0
 800feb4:	e7f8      	b.n	800fea8 <_calloc_r+0x16>
 800feb6:	4621      	mov	r1, r4
 800feb8:	f7fd fc2f 	bl	800d71a <memset>
 800febc:	e7f4      	b.n	800fea8 <_calloc_r+0x16>
	...

0800fec0 <_free_r>:
 800fec0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fec2:	2900      	cmp	r1, #0
 800fec4:	d044      	beq.n	800ff50 <_free_r+0x90>
 800fec6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800feca:	9001      	str	r0, [sp, #4]
 800fecc:	2b00      	cmp	r3, #0
 800fece:	f1a1 0404 	sub.w	r4, r1, #4
 800fed2:	bfb8      	it	lt
 800fed4:	18e4      	addlt	r4, r4, r3
 800fed6:	f7ff fb0f 	bl	800f4f8 <__malloc_lock>
 800feda:	4a1e      	ldr	r2, [pc, #120]	; (800ff54 <_free_r+0x94>)
 800fedc:	9801      	ldr	r0, [sp, #4]
 800fede:	6813      	ldr	r3, [r2, #0]
 800fee0:	b933      	cbnz	r3, 800fef0 <_free_r+0x30>
 800fee2:	6063      	str	r3, [r4, #4]
 800fee4:	6014      	str	r4, [r2, #0]
 800fee6:	b003      	add	sp, #12
 800fee8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800feec:	f7ff bb0a 	b.w	800f504 <__malloc_unlock>
 800fef0:	42a3      	cmp	r3, r4
 800fef2:	d908      	bls.n	800ff06 <_free_r+0x46>
 800fef4:	6825      	ldr	r5, [r4, #0]
 800fef6:	1961      	adds	r1, r4, r5
 800fef8:	428b      	cmp	r3, r1
 800fefa:	bf01      	itttt	eq
 800fefc:	6819      	ldreq	r1, [r3, #0]
 800fefe:	685b      	ldreq	r3, [r3, #4]
 800ff00:	1949      	addeq	r1, r1, r5
 800ff02:	6021      	streq	r1, [r4, #0]
 800ff04:	e7ed      	b.n	800fee2 <_free_r+0x22>
 800ff06:	461a      	mov	r2, r3
 800ff08:	685b      	ldr	r3, [r3, #4]
 800ff0a:	b10b      	cbz	r3, 800ff10 <_free_r+0x50>
 800ff0c:	42a3      	cmp	r3, r4
 800ff0e:	d9fa      	bls.n	800ff06 <_free_r+0x46>
 800ff10:	6811      	ldr	r1, [r2, #0]
 800ff12:	1855      	adds	r5, r2, r1
 800ff14:	42a5      	cmp	r5, r4
 800ff16:	d10b      	bne.n	800ff30 <_free_r+0x70>
 800ff18:	6824      	ldr	r4, [r4, #0]
 800ff1a:	4421      	add	r1, r4
 800ff1c:	1854      	adds	r4, r2, r1
 800ff1e:	42a3      	cmp	r3, r4
 800ff20:	6011      	str	r1, [r2, #0]
 800ff22:	d1e0      	bne.n	800fee6 <_free_r+0x26>
 800ff24:	681c      	ldr	r4, [r3, #0]
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	6053      	str	r3, [r2, #4]
 800ff2a:	4421      	add	r1, r4
 800ff2c:	6011      	str	r1, [r2, #0]
 800ff2e:	e7da      	b.n	800fee6 <_free_r+0x26>
 800ff30:	d902      	bls.n	800ff38 <_free_r+0x78>
 800ff32:	230c      	movs	r3, #12
 800ff34:	6003      	str	r3, [r0, #0]
 800ff36:	e7d6      	b.n	800fee6 <_free_r+0x26>
 800ff38:	6825      	ldr	r5, [r4, #0]
 800ff3a:	1961      	adds	r1, r4, r5
 800ff3c:	428b      	cmp	r3, r1
 800ff3e:	bf04      	itt	eq
 800ff40:	6819      	ldreq	r1, [r3, #0]
 800ff42:	685b      	ldreq	r3, [r3, #4]
 800ff44:	6063      	str	r3, [r4, #4]
 800ff46:	bf04      	itt	eq
 800ff48:	1949      	addeq	r1, r1, r5
 800ff4a:	6021      	streq	r1, [r4, #0]
 800ff4c:	6054      	str	r4, [r2, #4]
 800ff4e:	e7ca      	b.n	800fee6 <_free_r+0x26>
 800ff50:	b003      	add	sp, #12
 800ff52:	bd30      	pop	{r4, r5, pc}
 800ff54:	20006f10 	.word	0x20006f10

0800ff58 <__ssputs_r>:
 800ff58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ff5c:	688e      	ldr	r6, [r1, #8]
 800ff5e:	429e      	cmp	r6, r3
 800ff60:	4682      	mov	sl, r0
 800ff62:	460c      	mov	r4, r1
 800ff64:	4690      	mov	r8, r2
 800ff66:	461f      	mov	r7, r3
 800ff68:	d838      	bhi.n	800ffdc <__ssputs_r+0x84>
 800ff6a:	898a      	ldrh	r2, [r1, #12]
 800ff6c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ff70:	d032      	beq.n	800ffd8 <__ssputs_r+0x80>
 800ff72:	6825      	ldr	r5, [r4, #0]
 800ff74:	6909      	ldr	r1, [r1, #16]
 800ff76:	eba5 0901 	sub.w	r9, r5, r1
 800ff7a:	6965      	ldr	r5, [r4, #20]
 800ff7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ff80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ff84:	3301      	adds	r3, #1
 800ff86:	444b      	add	r3, r9
 800ff88:	106d      	asrs	r5, r5, #1
 800ff8a:	429d      	cmp	r5, r3
 800ff8c:	bf38      	it	cc
 800ff8e:	461d      	movcc	r5, r3
 800ff90:	0553      	lsls	r3, r2, #21
 800ff92:	d531      	bpl.n	800fff8 <__ssputs_r+0xa0>
 800ff94:	4629      	mov	r1, r5
 800ff96:	f7fd fbe9 	bl	800d76c <_malloc_r>
 800ff9a:	4606      	mov	r6, r0
 800ff9c:	b950      	cbnz	r0, 800ffb4 <__ssputs_r+0x5c>
 800ff9e:	230c      	movs	r3, #12
 800ffa0:	f8ca 3000 	str.w	r3, [sl]
 800ffa4:	89a3      	ldrh	r3, [r4, #12]
 800ffa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ffaa:	81a3      	strh	r3, [r4, #12]
 800ffac:	f04f 30ff 	mov.w	r0, #4294967295
 800ffb0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ffb4:	6921      	ldr	r1, [r4, #16]
 800ffb6:	464a      	mov	r2, r9
 800ffb8:	f7fd fba1 	bl	800d6fe <memcpy>
 800ffbc:	89a3      	ldrh	r3, [r4, #12]
 800ffbe:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ffc2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ffc6:	81a3      	strh	r3, [r4, #12]
 800ffc8:	6126      	str	r6, [r4, #16]
 800ffca:	6165      	str	r5, [r4, #20]
 800ffcc:	444e      	add	r6, r9
 800ffce:	eba5 0509 	sub.w	r5, r5, r9
 800ffd2:	6026      	str	r6, [r4, #0]
 800ffd4:	60a5      	str	r5, [r4, #8]
 800ffd6:	463e      	mov	r6, r7
 800ffd8:	42be      	cmp	r6, r7
 800ffda:	d900      	bls.n	800ffde <__ssputs_r+0x86>
 800ffdc:	463e      	mov	r6, r7
 800ffde:	6820      	ldr	r0, [r4, #0]
 800ffe0:	4632      	mov	r2, r6
 800ffe2:	4641      	mov	r1, r8
 800ffe4:	f000 ff28 	bl	8010e38 <memmove>
 800ffe8:	68a3      	ldr	r3, [r4, #8]
 800ffea:	1b9b      	subs	r3, r3, r6
 800ffec:	60a3      	str	r3, [r4, #8]
 800ffee:	6823      	ldr	r3, [r4, #0]
 800fff0:	4433      	add	r3, r6
 800fff2:	6023      	str	r3, [r4, #0]
 800fff4:	2000      	movs	r0, #0
 800fff6:	e7db      	b.n	800ffb0 <__ssputs_r+0x58>
 800fff8:	462a      	mov	r2, r5
 800fffa:	f000 ff37 	bl	8010e6c <_realloc_r>
 800fffe:	4606      	mov	r6, r0
 8010000:	2800      	cmp	r0, #0
 8010002:	d1e1      	bne.n	800ffc8 <__ssputs_r+0x70>
 8010004:	6921      	ldr	r1, [r4, #16]
 8010006:	4650      	mov	r0, sl
 8010008:	f7ff ff5a 	bl	800fec0 <_free_r>
 801000c:	e7c7      	b.n	800ff9e <__ssputs_r+0x46>
	...

08010010 <_svfiprintf_r>:
 8010010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010014:	4698      	mov	r8, r3
 8010016:	898b      	ldrh	r3, [r1, #12]
 8010018:	061b      	lsls	r3, r3, #24
 801001a:	b09d      	sub	sp, #116	; 0x74
 801001c:	4607      	mov	r7, r0
 801001e:	460d      	mov	r5, r1
 8010020:	4614      	mov	r4, r2
 8010022:	d50e      	bpl.n	8010042 <_svfiprintf_r+0x32>
 8010024:	690b      	ldr	r3, [r1, #16]
 8010026:	b963      	cbnz	r3, 8010042 <_svfiprintf_r+0x32>
 8010028:	2140      	movs	r1, #64	; 0x40
 801002a:	f7fd fb9f 	bl	800d76c <_malloc_r>
 801002e:	6028      	str	r0, [r5, #0]
 8010030:	6128      	str	r0, [r5, #16]
 8010032:	b920      	cbnz	r0, 801003e <_svfiprintf_r+0x2e>
 8010034:	230c      	movs	r3, #12
 8010036:	603b      	str	r3, [r7, #0]
 8010038:	f04f 30ff 	mov.w	r0, #4294967295
 801003c:	e0d1      	b.n	80101e2 <_svfiprintf_r+0x1d2>
 801003e:	2340      	movs	r3, #64	; 0x40
 8010040:	616b      	str	r3, [r5, #20]
 8010042:	2300      	movs	r3, #0
 8010044:	9309      	str	r3, [sp, #36]	; 0x24
 8010046:	2320      	movs	r3, #32
 8010048:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801004c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010050:	2330      	movs	r3, #48	; 0x30
 8010052:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80101fc <_svfiprintf_r+0x1ec>
 8010056:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801005a:	f04f 0901 	mov.w	r9, #1
 801005e:	4623      	mov	r3, r4
 8010060:	469a      	mov	sl, r3
 8010062:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010066:	b10a      	cbz	r2, 801006c <_svfiprintf_r+0x5c>
 8010068:	2a25      	cmp	r2, #37	; 0x25
 801006a:	d1f9      	bne.n	8010060 <_svfiprintf_r+0x50>
 801006c:	ebba 0b04 	subs.w	fp, sl, r4
 8010070:	d00b      	beq.n	801008a <_svfiprintf_r+0x7a>
 8010072:	465b      	mov	r3, fp
 8010074:	4622      	mov	r2, r4
 8010076:	4629      	mov	r1, r5
 8010078:	4638      	mov	r0, r7
 801007a:	f7ff ff6d 	bl	800ff58 <__ssputs_r>
 801007e:	3001      	adds	r0, #1
 8010080:	f000 80aa 	beq.w	80101d8 <_svfiprintf_r+0x1c8>
 8010084:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010086:	445a      	add	r2, fp
 8010088:	9209      	str	r2, [sp, #36]	; 0x24
 801008a:	f89a 3000 	ldrb.w	r3, [sl]
 801008e:	2b00      	cmp	r3, #0
 8010090:	f000 80a2 	beq.w	80101d8 <_svfiprintf_r+0x1c8>
 8010094:	2300      	movs	r3, #0
 8010096:	f04f 32ff 	mov.w	r2, #4294967295
 801009a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801009e:	f10a 0a01 	add.w	sl, sl, #1
 80100a2:	9304      	str	r3, [sp, #16]
 80100a4:	9307      	str	r3, [sp, #28]
 80100a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80100aa:	931a      	str	r3, [sp, #104]	; 0x68
 80100ac:	4654      	mov	r4, sl
 80100ae:	2205      	movs	r2, #5
 80100b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80100b4:	4851      	ldr	r0, [pc, #324]	; (80101fc <_svfiprintf_r+0x1ec>)
 80100b6:	f7f0 f8b3 	bl	8000220 <memchr>
 80100ba:	9a04      	ldr	r2, [sp, #16]
 80100bc:	b9d8      	cbnz	r0, 80100f6 <_svfiprintf_r+0xe6>
 80100be:	06d0      	lsls	r0, r2, #27
 80100c0:	bf44      	itt	mi
 80100c2:	2320      	movmi	r3, #32
 80100c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100c8:	0711      	lsls	r1, r2, #28
 80100ca:	bf44      	itt	mi
 80100cc:	232b      	movmi	r3, #43	; 0x2b
 80100ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80100d2:	f89a 3000 	ldrb.w	r3, [sl]
 80100d6:	2b2a      	cmp	r3, #42	; 0x2a
 80100d8:	d015      	beq.n	8010106 <_svfiprintf_r+0xf6>
 80100da:	9a07      	ldr	r2, [sp, #28]
 80100dc:	4654      	mov	r4, sl
 80100de:	2000      	movs	r0, #0
 80100e0:	f04f 0c0a 	mov.w	ip, #10
 80100e4:	4621      	mov	r1, r4
 80100e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80100ea:	3b30      	subs	r3, #48	; 0x30
 80100ec:	2b09      	cmp	r3, #9
 80100ee:	d94e      	bls.n	801018e <_svfiprintf_r+0x17e>
 80100f0:	b1b0      	cbz	r0, 8010120 <_svfiprintf_r+0x110>
 80100f2:	9207      	str	r2, [sp, #28]
 80100f4:	e014      	b.n	8010120 <_svfiprintf_r+0x110>
 80100f6:	eba0 0308 	sub.w	r3, r0, r8
 80100fa:	fa09 f303 	lsl.w	r3, r9, r3
 80100fe:	4313      	orrs	r3, r2
 8010100:	9304      	str	r3, [sp, #16]
 8010102:	46a2      	mov	sl, r4
 8010104:	e7d2      	b.n	80100ac <_svfiprintf_r+0x9c>
 8010106:	9b03      	ldr	r3, [sp, #12]
 8010108:	1d19      	adds	r1, r3, #4
 801010a:	681b      	ldr	r3, [r3, #0]
 801010c:	9103      	str	r1, [sp, #12]
 801010e:	2b00      	cmp	r3, #0
 8010110:	bfbb      	ittet	lt
 8010112:	425b      	neglt	r3, r3
 8010114:	f042 0202 	orrlt.w	r2, r2, #2
 8010118:	9307      	strge	r3, [sp, #28]
 801011a:	9307      	strlt	r3, [sp, #28]
 801011c:	bfb8      	it	lt
 801011e:	9204      	strlt	r2, [sp, #16]
 8010120:	7823      	ldrb	r3, [r4, #0]
 8010122:	2b2e      	cmp	r3, #46	; 0x2e
 8010124:	d10c      	bne.n	8010140 <_svfiprintf_r+0x130>
 8010126:	7863      	ldrb	r3, [r4, #1]
 8010128:	2b2a      	cmp	r3, #42	; 0x2a
 801012a:	d135      	bne.n	8010198 <_svfiprintf_r+0x188>
 801012c:	9b03      	ldr	r3, [sp, #12]
 801012e:	1d1a      	adds	r2, r3, #4
 8010130:	681b      	ldr	r3, [r3, #0]
 8010132:	9203      	str	r2, [sp, #12]
 8010134:	2b00      	cmp	r3, #0
 8010136:	bfb8      	it	lt
 8010138:	f04f 33ff 	movlt.w	r3, #4294967295
 801013c:	3402      	adds	r4, #2
 801013e:	9305      	str	r3, [sp, #20]
 8010140:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801020c <_svfiprintf_r+0x1fc>
 8010144:	7821      	ldrb	r1, [r4, #0]
 8010146:	2203      	movs	r2, #3
 8010148:	4650      	mov	r0, sl
 801014a:	f7f0 f869 	bl	8000220 <memchr>
 801014e:	b140      	cbz	r0, 8010162 <_svfiprintf_r+0x152>
 8010150:	2340      	movs	r3, #64	; 0x40
 8010152:	eba0 000a 	sub.w	r0, r0, sl
 8010156:	fa03 f000 	lsl.w	r0, r3, r0
 801015a:	9b04      	ldr	r3, [sp, #16]
 801015c:	4303      	orrs	r3, r0
 801015e:	3401      	adds	r4, #1
 8010160:	9304      	str	r3, [sp, #16]
 8010162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010166:	4826      	ldr	r0, [pc, #152]	; (8010200 <_svfiprintf_r+0x1f0>)
 8010168:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801016c:	2206      	movs	r2, #6
 801016e:	f7f0 f857 	bl	8000220 <memchr>
 8010172:	2800      	cmp	r0, #0
 8010174:	d038      	beq.n	80101e8 <_svfiprintf_r+0x1d8>
 8010176:	4b23      	ldr	r3, [pc, #140]	; (8010204 <_svfiprintf_r+0x1f4>)
 8010178:	bb1b      	cbnz	r3, 80101c2 <_svfiprintf_r+0x1b2>
 801017a:	9b03      	ldr	r3, [sp, #12]
 801017c:	3307      	adds	r3, #7
 801017e:	f023 0307 	bic.w	r3, r3, #7
 8010182:	3308      	adds	r3, #8
 8010184:	9303      	str	r3, [sp, #12]
 8010186:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010188:	4433      	add	r3, r6
 801018a:	9309      	str	r3, [sp, #36]	; 0x24
 801018c:	e767      	b.n	801005e <_svfiprintf_r+0x4e>
 801018e:	fb0c 3202 	mla	r2, ip, r2, r3
 8010192:	460c      	mov	r4, r1
 8010194:	2001      	movs	r0, #1
 8010196:	e7a5      	b.n	80100e4 <_svfiprintf_r+0xd4>
 8010198:	2300      	movs	r3, #0
 801019a:	3401      	adds	r4, #1
 801019c:	9305      	str	r3, [sp, #20]
 801019e:	4619      	mov	r1, r3
 80101a0:	f04f 0c0a 	mov.w	ip, #10
 80101a4:	4620      	mov	r0, r4
 80101a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80101aa:	3a30      	subs	r2, #48	; 0x30
 80101ac:	2a09      	cmp	r2, #9
 80101ae:	d903      	bls.n	80101b8 <_svfiprintf_r+0x1a8>
 80101b0:	2b00      	cmp	r3, #0
 80101b2:	d0c5      	beq.n	8010140 <_svfiprintf_r+0x130>
 80101b4:	9105      	str	r1, [sp, #20]
 80101b6:	e7c3      	b.n	8010140 <_svfiprintf_r+0x130>
 80101b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80101bc:	4604      	mov	r4, r0
 80101be:	2301      	movs	r3, #1
 80101c0:	e7f0      	b.n	80101a4 <_svfiprintf_r+0x194>
 80101c2:	ab03      	add	r3, sp, #12
 80101c4:	9300      	str	r3, [sp, #0]
 80101c6:	462a      	mov	r2, r5
 80101c8:	4b0f      	ldr	r3, [pc, #60]	; (8010208 <_svfiprintf_r+0x1f8>)
 80101ca:	a904      	add	r1, sp, #16
 80101cc:	4638      	mov	r0, r7
 80101ce:	f3af 8000 	nop.w
 80101d2:	1c42      	adds	r2, r0, #1
 80101d4:	4606      	mov	r6, r0
 80101d6:	d1d6      	bne.n	8010186 <_svfiprintf_r+0x176>
 80101d8:	89ab      	ldrh	r3, [r5, #12]
 80101da:	065b      	lsls	r3, r3, #25
 80101dc:	f53f af2c 	bmi.w	8010038 <_svfiprintf_r+0x28>
 80101e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80101e2:	b01d      	add	sp, #116	; 0x74
 80101e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101e8:	ab03      	add	r3, sp, #12
 80101ea:	9300      	str	r3, [sp, #0]
 80101ec:	462a      	mov	r2, r5
 80101ee:	4b06      	ldr	r3, [pc, #24]	; (8010208 <_svfiprintf_r+0x1f8>)
 80101f0:	a904      	add	r1, sp, #16
 80101f2:	4638      	mov	r0, r7
 80101f4:	f000 fa4c 	bl	8010690 <_printf_i>
 80101f8:	e7eb      	b.n	80101d2 <_svfiprintf_r+0x1c2>
 80101fa:	bf00      	nop
 80101fc:	08011b6c 	.word	0x08011b6c
 8010200:	08011b76 	.word	0x08011b76
 8010204:	00000000 	.word	0x00000000
 8010208:	0800ff59 	.word	0x0800ff59
 801020c:	08011b72 	.word	0x08011b72

08010210 <_sungetc_r>:
 8010210:	b538      	push	{r3, r4, r5, lr}
 8010212:	1c4b      	adds	r3, r1, #1
 8010214:	4614      	mov	r4, r2
 8010216:	d103      	bne.n	8010220 <_sungetc_r+0x10>
 8010218:	f04f 35ff 	mov.w	r5, #4294967295
 801021c:	4628      	mov	r0, r5
 801021e:	bd38      	pop	{r3, r4, r5, pc}
 8010220:	8993      	ldrh	r3, [r2, #12]
 8010222:	f023 0320 	bic.w	r3, r3, #32
 8010226:	8193      	strh	r3, [r2, #12]
 8010228:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801022a:	6852      	ldr	r2, [r2, #4]
 801022c:	b2cd      	uxtb	r5, r1
 801022e:	b18b      	cbz	r3, 8010254 <_sungetc_r+0x44>
 8010230:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8010232:	4293      	cmp	r3, r2
 8010234:	dd08      	ble.n	8010248 <_sungetc_r+0x38>
 8010236:	6823      	ldr	r3, [r4, #0]
 8010238:	1e5a      	subs	r2, r3, #1
 801023a:	6022      	str	r2, [r4, #0]
 801023c:	f803 5c01 	strb.w	r5, [r3, #-1]
 8010240:	6863      	ldr	r3, [r4, #4]
 8010242:	3301      	adds	r3, #1
 8010244:	6063      	str	r3, [r4, #4]
 8010246:	e7e9      	b.n	801021c <_sungetc_r+0xc>
 8010248:	4621      	mov	r1, r4
 801024a:	f000 fd75 	bl	8010d38 <__submore>
 801024e:	2800      	cmp	r0, #0
 8010250:	d0f1      	beq.n	8010236 <_sungetc_r+0x26>
 8010252:	e7e1      	b.n	8010218 <_sungetc_r+0x8>
 8010254:	6921      	ldr	r1, [r4, #16]
 8010256:	6823      	ldr	r3, [r4, #0]
 8010258:	b151      	cbz	r1, 8010270 <_sungetc_r+0x60>
 801025a:	4299      	cmp	r1, r3
 801025c:	d208      	bcs.n	8010270 <_sungetc_r+0x60>
 801025e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8010262:	42a9      	cmp	r1, r5
 8010264:	d104      	bne.n	8010270 <_sungetc_r+0x60>
 8010266:	3b01      	subs	r3, #1
 8010268:	3201      	adds	r2, #1
 801026a:	6023      	str	r3, [r4, #0]
 801026c:	6062      	str	r2, [r4, #4]
 801026e:	e7d5      	b.n	801021c <_sungetc_r+0xc>
 8010270:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8010274:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010278:	6363      	str	r3, [r4, #52]	; 0x34
 801027a:	2303      	movs	r3, #3
 801027c:	63a3      	str	r3, [r4, #56]	; 0x38
 801027e:	4623      	mov	r3, r4
 8010280:	f803 5f46 	strb.w	r5, [r3, #70]!
 8010284:	6023      	str	r3, [r4, #0]
 8010286:	2301      	movs	r3, #1
 8010288:	e7dc      	b.n	8010244 <_sungetc_r+0x34>

0801028a <__ssrefill_r>:
 801028a:	b510      	push	{r4, lr}
 801028c:	460c      	mov	r4, r1
 801028e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010290:	b169      	cbz	r1, 80102ae <__ssrefill_r+0x24>
 8010292:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010296:	4299      	cmp	r1, r3
 8010298:	d001      	beq.n	801029e <__ssrefill_r+0x14>
 801029a:	f7ff fe11 	bl	800fec0 <_free_r>
 801029e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80102a0:	6063      	str	r3, [r4, #4]
 80102a2:	2000      	movs	r0, #0
 80102a4:	6360      	str	r0, [r4, #52]	; 0x34
 80102a6:	b113      	cbz	r3, 80102ae <__ssrefill_r+0x24>
 80102a8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80102aa:	6023      	str	r3, [r4, #0]
 80102ac:	bd10      	pop	{r4, pc}
 80102ae:	6923      	ldr	r3, [r4, #16]
 80102b0:	6023      	str	r3, [r4, #0]
 80102b2:	2300      	movs	r3, #0
 80102b4:	6063      	str	r3, [r4, #4]
 80102b6:	89a3      	ldrh	r3, [r4, #12]
 80102b8:	f043 0320 	orr.w	r3, r3, #32
 80102bc:	81a3      	strh	r3, [r4, #12]
 80102be:	f04f 30ff 	mov.w	r0, #4294967295
 80102c2:	e7f3      	b.n	80102ac <__ssrefill_r+0x22>

080102c4 <__ssvfiscanf_r>:
 80102c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80102c8:	460c      	mov	r4, r1
 80102ca:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 80102ce:	2100      	movs	r1, #0
 80102d0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 80102d4:	49a6      	ldr	r1, [pc, #664]	; (8010570 <__ssvfiscanf_r+0x2ac>)
 80102d6:	91a0      	str	r1, [sp, #640]	; 0x280
 80102d8:	f10d 0804 	add.w	r8, sp, #4
 80102dc:	49a5      	ldr	r1, [pc, #660]	; (8010574 <__ssvfiscanf_r+0x2b0>)
 80102de:	4fa6      	ldr	r7, [pc, #664]	; (8010578 <__ssvfiscanf_r+0x2b4>)
 80102e0:	f8df 9298 	ldr.w	r9, [pc, #664]	; 801057c <__ssvfiscanf_r+0x2b8>
 80102e4:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 80102e8:	4606      	mov	r6, r0
 80102ea:	91a1      	str	r1, [sp, #644]	; 0x284
 80102ec:	9300      	str	r3, [sp, #0]
 80102ee:	7813      	ldrb	r3, [r2, #0]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f000 815a 	beq.w	80105aa <__ssvfiscanf_r+0x2e6>
 80102f6:	5dd9      	ldrb	r1, [r3, r7]
 80102f8:	f011 0108 	ands.w	r1, r1, #8
 80102fc:	f102 0501 	add.w	r5, r2, #1
 8010300:	d019      	beq.n	8010336 <__ssvfiscanf_r+0x72>
 8010302:	6863      	ldr	r3, [r4, #4]
 8010304:	2b00      	cmp	r3, #0
 8010306:	dd0f      	ble.n	8010328 <__ssvfiscanf_r+0x64>
 8010308:	6823      	ldr	r3, [r4, #0]
 801030a:	781a      	ldrb	r2, [r3, #0]
 801030c:	5cba      	ldrb	r2, [r7, r2]
 801030e:	0712      	lsls	r2, r2, #28
 8010310:	d401      	bmi.n	8010316 <__ssvfiscanf_r+0x52>
 8010312:	462a      	mov	r2, r5
 8010314:	e7eb      	b.n	80102ee <__ssvfiscanf_r+0x2a>
 8010316:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8010318:	3201      	adds	r2, #1
 801031a:	9245      	str	r2, [sp, #276]	; 0x114
 801031c:	6862      	ldr	r2, [r4, #4]
 801031e:	3301      	adds	r3, #1
 8010320:	3a01      	subs	r2, #1
 8010322:	6062      	str	r2, [r4, #4]
 8010324:	6023      	str	r3, [r4, #0]
 8010326:	e7ec      	b.n	8010302 <__ssvfiscanf_r+0x3e>
 8010328:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801032a:	4621      	mov	r1, r4
 801032c:	4630      	mov	r0, r6
 801032e:	4798      	blx	r3
 8010330:	2800      	cmp	r0, #0
 8010332:	d0e9      	beq.n	8010308 <__ssvfiscanf_r+0x44>
 8010334:	e7ed      	b.n	8010312 <__ssvfiscanf_r+0x4e>
 8010336:	2b25      	cmp	r3, #37	; 0x25
 8010338:	d012      	beq.n	8010360 <__ssvfiscanf_r+0x9c>
 801033a:	469a      	mov	sl, r3
 801033c:	6863      	ldr	r3, [r4, #4]
 801033e:	2b00      	cmp	r3, #0
 8010340:	f340 8091 	ble.w	8010466 <__ssvfiscanf_r+0x1a2>
 8010344:	6822      	ldr	r2, [r4, #0]
 8010346:	7813      	ldrb	r3, [r2, #0]
 8010348:	4553      	cmp	r3, sl
 801034a:	f040 812e 	bne.w	80105aa <__ssvfiscanf_r+0x2e6>
 801034e:	6863      	ldr	r3, [r4, #4]
 8010350:	3b01      	subs	r3, #1
 8010352:	6063      	str	r3, [r4, #4]
 8010354:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8010356:	3201      	adds	r2, #1
 8010358:	3301      	adds	r3, #1
 801035a:	6022      	str	r2, [r4, #0]
 801035c:	9345      	str	r3, [sp, #276]	; 0x114
 801035e:	e7d8      	b.n	8010312 <__ssvfiscanf_r+0x4e>
 8010360:	9141      	str	r1, [sp, #260]	; 0x104
 8010362:	9143      	str	r1, [sp, #268]	; 0x10c
 8010364:	7853      	ldrb	r3, [r2, #1]
 8010366:	2b2a      	cmp	r3, #42	; 0x2a
 8010368:	bf02      	ittt	eq
 801036a:	2310      	moveq	r3, #16
 801036c:	1c95      	addeq	r5, r2, #2
 801036e:	9341      	streq	r3, [sp, #260]	; 0x104
 8010370:	220a      	movs	r2, #10
 8010372:	46aa      	mov	sl, r5
 8010374:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8010378:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801037c:	2b09      	cmp	r3, #9
 801037e:	d91d      	bls.n	80103bc <__ssvfiscanf_r+0xf8>
 8010380:	487e      	ldr	r0, [pc, #504]	; (801057c <__ssvfiscanf_r+0x2b8>)
 8010382:	2203      	movs	r2, #3
 8010384:	f7ef ff4c 	bl	8000220 <memchr>
 8010388:	b140      	cbz	r0, 801039c <__ssvfiscanf_r+0xd8>
 801038a:	2301      	movs	r3, #1
 801038c:	eba0 0009 	sub.w	r0, r0, r9
 8010390:	fa03 f000 	lsl.w	r0, r3, r0
 8010394:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010396:	4318      	orrs	r0, r3
 8010398:	9041      	str	r0, [sp, #260]	; 0x104
 801039a:	4655      	mov	r5, sl
 801039c:	f815 3b01 	ldrb.w	r3, [r5], #1
 80103a0:	2b78      	cmp	r3, #120	; 0x78
 80103a2:	d806      	bhi.n	80103b2 <__ssvfiscanf_r+0xee>
 80103a4:	2b57      	cmp	r3, #87	; 0x57
 80103a6:	d810      	bhi.n	80103ca <__ssvfiscanf_r+0x106>
 80103a8:	2b25      	cmp	r3, #37	; 0x25
 80103aa:	d0c6      	beq.n	801033a <__ssvfiscanf_r+0x76>
 80103ac:	d856      	bhi.n	801045c <__ssvfiscanf_r+0x198>
 80103ae:	2b00      	cmp	r3, #0
 80103b0:	d064      	beq.n	801047c <__ssvfiscanf_r+0x1b8>
 80103b2:	2303      	movs	r3, #3
 80103b4:	9347      	str	r3, [sp, #284]	; 0x11c
 80103b6:	230a      	movs	r3, #10
 80103b8:	9342      	str	r3, [sp, #264]	; 0x108
 80103ba:	e071      	b.n	80104a0 <__ssvfiscanf_r+0x1dc>
 80103bc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 80103be:	fb02 1103 	mla	r1, r2, r3, r1
 80103c2:	3930      	subs	r1, #48	; 0x30
 80103c4:	9143      	str	r1, [sp, #268]	; 0x10c
 80103c6:	4655      	mov	r5, sl
 80103c8:	e7d3      	b.n	8010372 <__ssvfiscanf_r+0xae>
 80103ca:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 80103ce:	2a20      	cmp	r2, #32
 80103d0:	d8ef      	bhi.n	80103b2 <__ssvfiscanf_r+0xee>
 80103d2:	a101      	add	r1, pc, #4	; (adr r1, 80103d8 <__ssvfiscanf_r+0x114>)
 80103d4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80103d8:	0801048b 	.word	0x0801048b
 80103dc:	080103b3 	.word	0x080103b3
 80103e0:	080103b3 	.word	0x080103b3
 80103e4:	080104e9 	.word	0x080104e9
 80103e8:	080103b3 	.word	0x080103b3
 80103ec:	080103b3 	.word	0x080103b3
 80103f0:	080103b3 	.word	0x080103b3
 80103f4:	080103b3 	.word	0x080103b3
 80103f8:	080103b3 	.word	0x080103b3
 80103fc:	080103b3 	.word	0x080103b3
 8010400:	080103b3 	.word	0x080103b3
 8010404:	080104ff 	.word	0x080104ff
 8010408:	080104d5 	.word	0x080104d5
 801040c:	08010463 	.word	0x08010463
 8010410:	08010463 	.word	0x08010463
 8010414:	08010463 	.word	0x08010463
 8010418:	080103b3 	.word	0x080103b3
 801041c:	080104d9 	.word	0x080104d9
 8010420:	080103b3 	.word	0x080103b3
 8010424:	080103b3 	.word	0x080103b3
 8010428:	080103b3 	.word	0x080103b3
 801042c:	080103b3 	.word	0x080103b3
 8010430:	0801050f 	.word	0x0801050f
 8010434:	080104e1 	.word	0x080104e1
 8010438:	08010483 	.word	0x08010483
 801043c:	080103b3 	.word	0x080103b3
 8010440:	080103b3 	.word	0x080103b3
 8010444:	0801050b 	.word	0x0801050b
 8010448:	080103b3 	.word	0x080103b3
 801044c:	080104d5 	.word	0x080104d5
 8010450:	080103b3 	.word	0x080103b3
 8010454:	080103b3 	.word	0x080103b3
 8010458:	0801048b 	.word	0x0801048b
 801045c:	3b45      	subs	r3, #69	; 0x45
 801045e:	2b02      	cmp	r3, #2
 8010460:	d8a7      	bhi.n	80103b2 <__ssvfiscanf_r+0xee>
 8010462:	2305      	movs	r3, #5
 8010464:	e01b      	b.n	801049e <__ssvfiscanf_r+0x1da>
 8010466:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010468:	4621      	mov	r1, r4
 801046a:	4630      	mov	r0, r6
 801046c:	4798      	blx	r3
 801046e:	2800      	cmp	r0, #0
 8010470:	f43f af68 	beq.w	8010344 <__ssvfiscanf_r+0x80>
 8010474:	9844      	ldr	r0, [sp, #272]	; 0x110
 8010476:	2800      	cmp	r0, #0
 8010478:	f040 808d 	bne.w	8010596 <__ssvfiscanf_r+0x2d2>
 801047c:	f04f 30ff 	mov.w	r0, #4294967295
 8010480:	e08f      	b.n	80105a2 <__ssvfiscanf_r+0x2de>
 8010482:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8010484:	f042 0220 	orr.w	r2, r2, #32
 8010488:	9241      	str	r2, [sp, #260]	; 0x104
 801048a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801048c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010490:	9241      	str	r2, [sp, #260]	; 0x104
 8010492:	2210      	movs	r2, #16
 8010494:	2b6f      	cmp	r3, #111	; 0x6f
 8010496:	9242      	str	r2, [sp, #264]	; 0x108
 8010498:	bf34      	ite	cc
 801049a:	2303      	movcc	r3, #3
 801049c:	2304      	movcs	r3, #4
 801049e:	9347      	str	r3, [sp, #284]	; 0x11c
 80104a0:	6863      	ldr	r3, [r4, #4]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	dd42      	ble.n	801052c <__ssvfiscanf_r+0x268>
 80104a6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80104a8:	0659      	lsls	r1, r3, #25
 80104aa:	d404      	bmi.n	80104b6 <__ssvfiscanf_r+0x1f2>
 80104ac:	6823      	ldr	r3, [r4, #0]
 80104ae:	781a      	ldrb	r2, [r3, #0]
 80104b0:	5cba      	ldrb	r2, [r7, r2]
 80104b2:	0712      	lsls	r2, r2, #28
 80104b4:	d441      	bmi.n	801053a <__ssvfiscanf_r+0x276>
 80104b6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80104b8:	2b02      	cmp	r3, #2
 80104ba:	dc50      	bgt.n	801055e <__ssvfiscanf_r+0x29a>
 80104bc:	466b      	mov	r3, sp
 80104be:	4622      	mov	r2, r4
 80104c0:	a941      	add	r1, sp, #260	; 0x104
 80104c2:	4630      	mov	r0, r6
 80104c4:	f000 fa0a 	bl	80108dc <_scanf_chars>
 80104c8:	2801      	cmp	r0, #1
 80104ca:	d06e      	beq.n	80105aa <__ssvfiscanf_r+0x2e6>
 80104cc:	2802      	cmp	r0, #2
 80104ce:	f47f af20 	bne.w	8010312 <__ssvfiscanf_r+0x4e>
 80104d2:	e7cf      	b.n	8010474 <__ssvfiscanf_r+0x1b0>
 80104d4:	220a      	movs	r2, #10
 80104d6:	e7dd      	b.n	8010494 <__ssvfiscanf_r+0x1d0>
 80104d8:	2300      	movs	r3, #0
 80104da:	9342      	str	r3, [sp, #264]	; 0x108
 80104dc:	2303      	movs	r3, #3
 80104de:	e7de      	b.n	801049e <__ssvfiscanf_r+0x1da>
 80104e0:	2308      	movs	r3, #8
 80104e2:	9342      	str	r3, [sp, #264]	; 0x108
 80104e4:	2304      	movs	r3, #4
 80104e6:	e7da      	b.n	801049e <__ssvfiscanf_r+0x1da>
 80104e8:	4629      	mov	r1, r5
 80104ea:	4640      	mov	r0, r8
 80104ec:	f000 fb64 	bl	8010bb8 <__sccl>
 80104f0:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80104f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104f6:	9341      	str	r3, [sp, #260]	; 0x104
 80104f8:	4605      	mov	r5, r0
 80104fa:	2301      	movs	r3, #1
 80104fc:	e7cf      	b.n	801049e <__ssvfiscanf_r+0x1da>
 80104fe:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8010500:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8010504:	9341      	str	r3, [sp, #260]	; 0x104
 8010506:	2300      	movs	r3, #0
 8010508:	e7c9      	b.n	801049e <__ssvfiscanf_r+0x1da>
 801050a:	2302      	movs	r3, #2
 801050c:	e7c7      	b.n	801049e <__ssvfiscanf_r+0x1da>
 801050e:	9841      	ldr	r0, [sp, #260]	; 0x104
 8010510:	06c3      	lsls	r3, r0, #27
 8010512:	f53f aefe 	bmi.w	8010312 <__ssvfiscanf_r+0x4e>
 8010516:	9b00      	ldr	r3, [sp, #0]
 8010518:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801051a:	1d19      	adds	r1, r3, #4
 801051c:	9100      	str	r1, [sp, #0]
 801051e:	681b      	ldr	r3, [r3, #0]
 8010520:	f010 0f01 	tst.w	r0, #1
 8010524:	bf14      	ite	ne
 8010526:	801a      	strhne	r2, [r3, #0]
 8010528:	601a      	streq	r2, [r3, #0]
 801052a:	e6f2      	b.n	8010312 <__ssvfiscanf_r+0x4e>
 801052c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801052e:	4621      	mov	r1, r4
 8010530:	4630      	mov	r0, r6
 8010532:	4798      	blx	r3
 8010534:	2800      	cmp	r0, #0
 8010536:	d0b6      	beq.n	80104a6 <__ssvfiscanf_r+0x1e2>
 8010538:	e79c      	b.n	8010474 <__ssvfiscanf_r+0x1b0>
 801053a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801053c:	3201      	adds	r2, #1
 801053e:	9245      	str	r2, [sp, #276]	; 0x114
 8010540:	6862      	ldr	r2, [r4, #4]
 8010542:	3a01      	subs	r2, #1
 8010544:	2a00      	cmp	r2, #0
 8010546:	6062      	str	r2, [r4, #4]
 8010548:	dd02      	ble.n	8010550 <__ssvfiscanf_r+0x28c>
 801054a:	3301      	adds	r3, #1
 801054c:	6023      	str	r3, [r4, #0]
 801054e:	e7ad      	b.n	80104ac <__ssvfiscanf_r+0x1e8>
 8010550:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8010552:	4621      	mov	r1, r4
 8010554:	4630      	mov	r0, r6
 8010556:	4798      	blx	r3
 8010558:	2800      	cmp	r0, #0
 801055a:	d0a7      	beq.n	80104ac <__ssvfiscanf_r+0x1e8>
 801055c:	e78a      	b.n	8010474 <__ssvfiscanf_r+0x1b0>
 801055e:	2b04      	cmp	r3, #4
 8010560:	dc0e      	bgt.n	8010580 <__ssvfiscanf_r+0x2bc>
 8010562:	466b      	mov	r3, sp
 8010564:	4622      	mov	r2, r4
 8010566:	a941      	add	r1, sp, #260	; 0x104
 8010568:	4630      	mov	r0, r6
 801056a:	f000 fa11 	bl	8010990 <_scanf_i>
 801056e:	e7ab      	b.n	80104c8 <__ssvfiscanf_r+0x204>
 8010570:	08010211 	.word	0x08010211
 8010574:	0801028b 	.word	0x0801028b
 8010578:	08011871 	.word	0x08011871
 801057c:	08011b72 	.word	0x08011b72
 8010580:	4b0b      	ldr	r3, [pc, #44]	; (80105b0 <__ssvfiscanf_r+0x2ec>)
 8010582:	2b00      	cmp	r3, #0
 8010584:	f43f aec5 	beq.w	8010312 <__ssvfiscanf_r+0x4e>
 8010588:	466b      	mov	r3, sp
 801058a:	4622      	mov	r2, r4
 801058c:	a941      	add	r1, sp, #260	; 0x104
 801058e:	4630      	mov	r0, r6
 8010590:	f7fd f960 	bl	800d854 <_scanf_float>
 8010594:	e798      	b.n	80104c8 <__ssvfiscanf_r+0x204>
 8010596:	89a3      	ldrh	r3, [r4, #12]
 8010598:	f013 0f40 	tst.w	r3, #64	; 0x40
 801059c:	bf18      	it	ne
 801059e:	f04f 30ff 	movne.w	r0, #4294967295
 80105a2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 80105a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80105aa:	9844      	ldr	r0, [sp, #272]	; 0x110
 80105ac:	e7f9      	b.n	80105a2 <__ssvfiscanf_r+0x2de>
 80105ae:	bf00      	nop
 80105b0:	0800d855 	.word	0x0800d855

080105b4 <_printf_common>:
 80105b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80105b8:	4616      	mov	r6, r2
 80105ba:	4699      	mov	r9, r3
 80105bc:	688a      	ldr	r2, [r1, #8]
 80105be:	690b      	ldr	r3, [r1, #16]
 80105c0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80105c4:	4293      	cmp	r3, r2
 80105c6:	bfb8      	it	lt
 80105c8:	4613      	movlt	r3, r2
 80105ca:	6033      	str	r3, [r6, #0]
 80105cc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80105d0:	4607      	mov	r7, r0
 80105d2:	460c      	mov	r4, r1
 80105d4:	b10a      	cbz	r2, 80105da <_printf_common+0x26>
 80105d6:	3301      	adds	r3, #1
 80105d8:	6033      	str	r3, [r6, #0]
 80105da:	6823      	ldr	r3, [r4, #0]
 80105dc:	0699      	lsls	r1, r3, #26
 80105de:	bf42      	ittt	mi
 80105e0:	6833      	ldrmi	r3, [r6, #0]
 80105e2:	3302      	addmi	r3, #2
 80105e4:	6033      	strmi	r3, [r6, #0]
 80105e6:	6825      	ldr	r5, [r4, #0]
 80105e8:	f015 0506 	ands.w	r5, r5, #6
 80105ec:	d106      	bne.n	80105fc <_printf_common+0x48>
 80105ee:	f104 0a19 	add.w	sl, r4, #25
 80105f2:	68e3      	ldr	r3, [r4, #12]
 80105f4:	6832      	ldr	r2, [r6, #0]
 80105f6:	1a9b      	subs	r3, r3, r2
 80105f8:	42ab      	cmp	r3, r5
 80105fa:	dc26      	bgt.n	801064a <_printf_common+0x96>
 80105fc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8010600:	1e13      	subs	r3, r2, #0
 8010602:	6822      	ldr	r2, [r4, #0]
 8010604:	bf18      	it	ne
 8010606:	2301      	movne	r3, #1
 8010608:	0692      	lsls	r2, r2, #26
 801060a:	d42b      	bmi.n	8010664 <_printf_common+0xb0>
 801060c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8010610:	4649      	mov	r1, r9
 8010612:	4638      	mov	r0, r7
 8010614:	47c0      	blx	r8
 8010616:	3001      	adds	r0, #1
 8010618:	d01e      	beq.n	8010658 <_printf_common+0xa4>
 801061a:	6823      	ldr	r3, [r4, #0]
 801061c:	68e5      	ldr	r5, [r4, #12]
 801061e:	6832      	ldr	r2, [r6, #0]
 8010620:	f003 0306 	and.w	r3, r3, #6
 8010624:	2b04      	cmp	r3, #4
 8010626:	bf08      	it	eq
 8010628:	1aad      	subeq	r5, r5, r2
 801062a:	68a3      	ldr	r3, [r4, #8]
 801062c:	6922      	ldr	r2, [r4, #16]
 801062e:	bf0c      	ite	eq
 8010630:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010634:	2500      	movne	r5, #0
 8010636:	4293      	cmp	r3, r2
 8010638:	bfc4      	itt	gt
 801063a:	1a9b      	subgt	r3, r3, r2
 801063c:	18ed      	addgt	r5, r5, r3
 801063e:	2600      	movs	r6, #0
 8010640:	341a      	adds	r4, #26
 8010642:	42b5      	cmp	r5, r6
 8010644:	d11a      	bne.n	801067c <_printf_common+0xc8>
 8010646:	2000      	movs	r0, #0
 8010648:	e008      	b.n	801065c <_printf_common+0xa8>
 801064a:	2301      	movs	r3, #1
 801064c:	4652      	mov	r2, sl
 801064e:	4649      	mov	r1, r9
 8010650:	4638      	mov	r0, r7
 8010652:	47c0      	blx	r8
 8010654:	3001      	adds	r0, #1
 8010656:	d103      	bne.n	8010660 <_printf_common+0xac>
 8010658:	f04f 30ff 	mov.w	r0, #4294967295
 801065c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010660:	3501      	adds	r5, #1
 8010662:	e7c6      	b.n	80105f2 <_printf_common+0x3e>
 8010664:	18e1      	adds	r1, r4, r3
 8010666:	1c5a      	adds	r2, r3, #1
 8010668:	2030      	movs	r0, #48	; 0x30
 801066a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801066e:	4422      	add	r2, r4
 8010670:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8010674:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8010678:	3302      	adds	r3, #2
 801067a:	e7c7      	b.n	801060c <_printf_common+0x58>
 801067c:	2301      	movs	r3, #1
 801067e:	4622      	mov	r2, r4
 8010680:	4649      	mov	r1, r9
 8010682:	4638      	mov	r0, r7
 8010684:	47c0      	blx	r8
 8010686:	3001      	adds	r0, #1
 8010688:	d0e6      	beq.n	8010658 <_printf_common+0xa4>
 801068a:	3601      	adds	r6, #1
 801068c:	e7d9      	b.n	8010642 <_printf_common+0x8e>
	...

08010690 <_printf_i>:
 8010690:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010694:	7e0f      	ldrb	r7, [r1, #24]
 8010696:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8010698:	2f78      	cmp	r7, #120	; 0x78
 801069a:	4691      	mov	r9, r2
 801069c:	4680      	mov	r8, r0
 801069e:	460c      	mov	r4, r1
 80106a0:	469a      	mov	sl, r3
 80106a2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80106a6:	d807      	bhi.n	80106b8 <_printf_i+0x28>
 80106a8:	2f62      	cmp	r7, #98	; 0x62
 80106aa:	d80a      	bhi.n	80106c2 <_printf_i+0x32>
 80106ac:	2f00      	cmp	r7, #0
 80106ae:	f000 80d8 	beq.w	8010862 <_printf_i+0x1d2>
 80106b2:	2f58      	cmp	r7, #88	; 0x58
 80106b4:	f000 80a3 	beq.w	80107fe <_printf_i+0x16e>
 80106b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80106bc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80106c0:	e03a      	b.n	8010738 <_printf_i+0xa8>
 80106c2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80106c6:	2b15      	cmp	r3, #21
 80106c8:	d8f6      	bhi.n	80106b8 <_printf_i+0x28>
 80106ca:	a101      	add	r1, pc, #4	; (adr r1, 80106d0 <_printf_i+0x40>)
 80106cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80106d0:	08010729 	.word	0x08010729
 80106d4:	0801073d 	.word	0x0801073d
 80106d8:	080106b9 	.word	0x080106b9
 80106dc:	080106b9 	.word	0x080106b9
 80106e0:	080106b9 	.word	0x080106b9
 80106e4:	080106b9 	.word	0x080106b9
 80106e8:	0801073d 	.word	0x0801073d
 80106ec:	080106b9 	.word	0x080106b9
 80106f0:	080106b9 	.word	0x080106b9
 80106f4:	080106b9 	.word	0x080106b9
 80106f8:	080106b9 	.word	0x080106b9
 80106fc:	08010849 	.word	0x08010849
 8010700:	0801076d 	.word	0x0801076d
 8010704:	0801082b 	.word	0x0801082b
 8010708:	080106b9 	.word	0x080106b9
 801070c:	080106b9 	.word	0x080106b9
 8010710:	0801086b 	.word	0x0801086b
 8010714:	080106b9 	.word	0x080106b9
 8010718:	0801076d 	.word	0x0801076d
 801071c:	080106b9 	.word	0x080106b9
 8010720:	080106b9 	.word	0x080106b9
 8010724:	08010833 	.word	0x08010833
 8010728:	682b      	ldr	r3, [r5, #0]
 801072a:	1d1a      	adds	r2, r3, #4
 801072c:	681b      	ldr	r3, [r3, #0]
 801072e:	602a      	str	r2, [r5, #0]
 8010730:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8010734:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8010738:	2301      	movs	r3, #1
 801073a:	e0a3      	b.n	8010884 <_printf_i+0x1f4>
 801073c:	6820      	ldr	r0, [r4, #0]
 801073e:	6829      	ldr	r1, [r5, #0]
 8010740:	0606      	lsls	r6, r0, #24
 8010742:	f101 0304 	add.w	r3, r1, #4
 8010746:	d50a      	bpl.n	801075e <_printf_i+0xce>
 8010748:	680e      	ldr	r6, [r1, #0]
 801074a:	602b      	str	r3, [r5, #0]
 801074c:	2e00      	cmp	r6, #0
 801074e:	da03      	bge.n	8010758 <_printf_i+0xc8>
 8010750:	232d      	movs	r3, #45	; 0x2d
 8010752:	4276      	negs	r6, r6
 8010754:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8010758:	485e      	ldr	r0, [pc, #376]	; (80108d4 <_printf_i+0x244>)
 801075a:	230a      	movs	r3, #10
 801075c:	e019      	b.n	8010792 <_printf_i+0x102>
 801075e:	680e      	ldr	r6, [r1, #0]
 8010760:	602b      	str	r3, [r5, #0]
 8010762:	f010 0f40 	tst.w	r0, #64	; 0x40
 8010766:	bf18      	it	ne
 8010768:	b236      	sxthne	r6, r6
 801076a:	e7ef      	b.n	801074c <_printf_i+0xbc>
 801076c:	682b      	ldr	r3, [r5, #0]
 801076e:	6820      	ldr	r0, [r4, #0]
 8010770:	1d19      	adds	r1, r3, #4
 8010772:	6029      	str	r1, [r5, #0]
 8010774:	0601      	lsls	r1, r0, #24
 8010776:	d501      	bpl.n	801077c <_printf_i+0xec>
 8010778:	681e      	ldr	r6, [r3, #0]
 801077a:	e002      	b.n	8010782 <_printf_i+0xf2>
 801077c:	0646      	lsls	r6, r0, #25
 801077e:	d5fb      	bpl.n	8010778 <_printf_i+0xe8>
 8010780:	881e      	ldrh	r6, [r3, #0]
 8010782:	4854      	ldr	r0, [pc, #336]	; (80108d4 <_printf_i+0x244>)
 8010784:	2f6f      	cmp	r7, #111	; 0x6f
 8010786:	bf0c      	ite	eq
 8010788:	2308      	moveq	r3, #8
 801078a:	230a      	movne	r3, #10
 801078c:	2100      	movs	r1, #0
 801078e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8010792:	6865      	ldr	r5, [r4, #4]
 8010794:	60a5      	str	r5, [r4, #8]
 8010796:	2d00      	cmp	r5, #0
 8010798:	bfa2      	ittt	ge
 801079a:	6821      	ldrge	r1, [r4, #0]
 801079c:	f021 0104 	bicge.w	r1, r1, #4
 80107a0:	6021      	strge	r1, [r4, #0]
 80107a2:	b90e      	cbnz	r6, 80107a8 <_printf_i+0x118>
 80107a4:	2d00      	cmp	r5, #0
 80107a6:	d04d      	beq.n	8010844 <_printf_i+0x1b4>
 80107a8:	4615      	mov	r5, r2
 80107aa:	fbb6 f1f3 	udiv	r1, r6, r3
 80107ae:	fb03 6711 	mls	r7, r3, r1, r6
 80107b2:	5dc7      	ldrb	r7, [r0, r7]
 80107b4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80107b8:	4637      	mov	r7, r6
 80107ba:	42bb      	cmp	r3, r7
 80107bc:	460e      	mov	r6, r1
 80107be:	d9f4      	bls.n	80107aa <_printf_i+0x11a>
 80107c0:	2b08      	cmp	r3, #8
 80107c2:	d10b      	bne.n	80107dc <_printf_i+0x14c>
 80107c4:	6823      	ldr	r3, [r4, #0]
 80107c6:	07de      	lsls	r6, r3, #31
 80107c8:	d508      	bpl.n	80107dc <_printf_i+0x14c>
 80107ca:	6923      	ldr	r3, [r4, #16]
 80107cc:	6861      	ldr	r1, [r4, #4]
 80107ce:	4299      	cmp	r1, r3
 80107d0:	bfde      	ittt	le
 80107d2:	2330      	movle	r3, #48	; 0x30
 80107d4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80107d8:	f105 35ff 	addle.w	r5, r5, #4294967295
 80107dc:	1b52      	subs	r2, r2, r5
 80107de:	6122      	str	r2, [r4, #16]
 80107e0:	f8cd a000 	str.w	sl, [sp]
 80107e4:	464b      	mov	r3, r9
 80107e6:	aa03      	add	r2, sp, #12
 80107e8:	4621      	mov	r1, r4
 80107ea:	4640      	mov	r0, r8
 80107ec:	f7ff fee2 	bl	80105b4 <_printf_common>
 80107f0:	3001      	adds	r0, #1
 80107f2:	d14c      	bne.n	801088e <_printf_i+0x1fe>
 80107f4:	f04f 30ff 	mov.w	r0, #4294967295
 80107f8:	b004      	add	sp, #16
 80107fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80107fe:	4835      	ldr	r0, [pc, #212]	; (80108d4 <_printf_i+0x244>)
 8010800:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8010804:	6829      	ldr	r1, [r5, #0]
 8010806:	6823      	ldr	r3, [r4, #0]
 8010808:	f851 6b04 	ldr.w	r6, [r1], #4
 801080c:	6029      	str	r1, [r5, #0]
 801080e:	061d      	lsls	r5, r3, #24
 8010810:	d514      	bpl.n	801083c <_printf_i+0x1ac>
 8010812:	07df      	lsls	r7, r3, #31
 8010814:	bf44      	itt	mi
 8010816:	f043 0320 	orrmi.w	r3, r3, #32
 801081a:	6023      	strmi	r3, [r4, #0]
 801081c:	b91e      	cbnz	r6, 8010826 <_printf_i+0x196>
 801081e:	6823      	ldr	r3, [r4, #0]
 8010820:	f023 0320 	bic.w	r3, r3, #32
 8010824:	6023      	str	r3, [r4, #0]
 8010826:	2310      	movs	r3, #16
 8010828:	e7b0      	b.n	801078c <_printf_i+0xfc>
 801082a:	6823      	ldr	r3, [r4, #0]
 801082c:	f043 0320 	orr.w	r3, r3, #32
 8010830:	6023      	str	r3, [r4, #0]
 8010832:	2378      	movs	r3, #120	; 0x78
 8010834:	4828      	ldr	r0, [pc, #160]	; (80108d8 <_printf_i+0x248>)
 8010836:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801083a:	e7e3      	b.n	8010804 <_printf_i+0x174>
 801083c:	0659      	lsls	r1, r3, #25
 801083e:	bf48      	it	mi
 8010840:	b2b6      	uxthmi	r6, r6
 8010842:	e7e6      	b.n	8010812 <_printf_i+0x182>
 8010844:	4615      	mov	r5, r2
 8010846:	e7bb      	b.n	80107c0 <_printf_i+0x130>
 8010848:	682b      	ldr	r3, [r5, #0]
 801084a:	6826      	ldr	r6, [r4, #0]
 801084c:	6961      	ldr	r1, [r4, #20]
 801084e:	1d18      	adds	r0, r3, #4
 8010850:	6028      	str	r0, [r5, #0]
 8010852:	0635      	lsls	r5, r6, #24
 8010854:	681b      	ldr	r3, [r3, #0]
 8010856:	d501      	bpl.n	801085c <_printf_i+0x1cc>
 8010858:	6019      	str	r1, [r3, #0]
 801085a:	e002      	b.n	8010862 <_printf_i+0x1d2>
 801085c:	0670      	lsls	r0, r6, #25
 801085e:	d5fb      	bpl.n	8010858 <_printf_i+0x1c8>
 8010860:	8019      	strh	r1, [r3, #0]
 8010862:	2300      	movs	r3, #0
 8010864:	6123      	str	r3, [r4, #16]
 8010866:	4615      	mov	r5, r2
 8010868:	e7ba      	b.n	80107e0 <_printf_i+0x150>
 801086a:	682b      	ldr	r3, [r5, #0]
 801086c:	1d1a      	adds	r2, r3, #4
 801086e:	602a      	str	r2, [r5, #0]
 8010870:	681d      	ldr	r5, [r3, #0]
 8010872:	6862      	ldr	r2, [r4, #4]
 8010874:	2100      	movs	r1, #0
 8010876:	4628      	mov	r0, r5
 8010878:	f7ef fcd2 	bl	8000220 <memchr>
 801087c:	b108      	cbz	r0, 8010882 <_printf_i+0x1f2>
 801087e:	1b40      	subs	r0, r0, r5
 8010880:	6060      	str	r0, [r4, #4]
 8010882:	6863      	ldr	r3, [r4, #4]
 8010884:	6123      	str	r3, [r4, #16]
 8010886:	2300      	movs	r3, #0
 8010888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801088c:	e7a8      	b.n	80107e0 <_printf_i+0x150>
 801088e:	6923      	ldr	r3, [r4, #16]
 8010890:	462a      	mov	r2, r5
 8010892:	4649      	mov	r1, r9
 8010894:	4640      	mov	r0, r8
 8010896:	47d0      	blx	sl
 8010898:	3001      	adds	r0, #1
 801089a:	d0ab      	beq.n	80107f4 <_printf_i+0x164>
 801089c:	6823      	ldr	r3, [r4, #0]
 801089e:	079b      	lsls	r3, r3, #30
 80108a0:	d413      	bmi.n	80108ca <_printf_i+0x23a>
 80108a2:	68e0      	ldr	r0, [r4, #12]
 80108a4:	9b03      	ldr	r3, [sp, #12]
 80108a6:	4298      	cmp	r0, r3
 80108a8:	bfb8      	it	lt
 80108aa:	4618      	movlt	r0, r3
 80108ac:	e7a4      	b.n	80107f8 <_printf_i+0x168>
 80108ae:	2301      	movs	r3, #1
 80108b0:	4632      	mov	r2, r6
 80108b2:	4649      	mov	r1, r9
 80108b4:	4640      	mov	r0, r8
 80108b6:	47d0      	blx	sl
 80108b8:	3001      	adds	r0, #1
 80108ba:	d09b      	beq.n	80107f4 <_printf_i+0x164>
 80108bc:	3501      	adds	r5, #1
 80108be:	68e3      	ldr	r3, [r4, #12]
 80108c0:	9903      	ldr	r1, [sp, #12]
 80108c2:	1a5b      	subs	r3, r3, r1
 80108c4:	42ab      	cmp	r3, r5
 80108c6:	dcf2      	bgt.n	80108ae <_printf_i+0x21e>
 80108c8:	e7eb      	b.n	80108a2 <_printf_i+0x212>
 80108ca:	2500      	movs	r5, #0
 80108cc:	f104 0619 	add.w	r6, r4, #25
 80108d0:	e7f5      	b.n	80108be <_printf_i+0x22e>
 80108d2:	bf00      	nop
 80108d4:	08011b7d 	.word	0x08011b7d
 80108d8:	08011b8e 	.word	0x08011b8e

080108dc <_scanf_chars>:
 80108dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80108e0:	4615      	mov	r5, r2
 80108e2:	688a      	ldr	r2, [r1, #8]
 80108e4:	4680      	mov	r8, r0
 80108e6:	460c      	mov	r4, r1
 80108e8:	b932      	cbnz	r2, 80108f8 <_scanf_chars+0x1c>
 80108ea:	698a      	ldr	r2, [r1, #24]
 80108ec:	2a00      	cmp	r2, #0
 80108ee:	bf0c      	ite	eq
 80108f0:	2201      	moveq	r2, #1
 80108f2:	f04f 32ff 	movne.w	r2, #4294967295
 80108f6:	608a      	str	r2, [r1, #8]
 80108f8:	6822      	ldr	r2, [r4, #0]
 80108fa:	f8df 9090 	ldr.w	r9, [pc, #144]	; 801098c <_scanf_chars+0xb0>
 80108fe:	06d1      	lsls	r1, r2, #27
 8010900:	bf5f      	itttt	pl
 8010902:	681a      	ldrpl	r2, [r3, #0]
 8010904:	1d11      	addpl	r1, r2, #4
 8010906:	6019      	strpl	r1, [r3, #0]
 8010908:	6816      	ldrpl	r6, [r2, #0]
 801090a:	2700      	movs	r7, #0
 801090c:	69a0      	ldr	r0, [r4, #24]
 801090e:	b188      	cbz	r0, 8010934 <_scanf_chars+0x58>
 8010910:	2801      	cmp	r0, #1
 8010912:	d107      	bne.n	8010924 <_scanf_chars+0x48>
 8010914:	682a      	ldr	r2, [r5, #0]
 8010916:	7811      	ldrb	r1, [r2, #0]
 8010918:	6962      	ldr	r2, [r4, #20]
 801091a:	5c52      	ldrb	r2, [r2, r1]
 801091c:	b952      	cbnz	r2, 8010934 <_scanf_chars+0x58>
 801091e:	2f00      	cmp	r7, #0
 8010920:	d031      	beq.n	8010986 <_scanf_chars+0xaa>
 8010922:	e022      	b.n	801096a <_scanf_chars+0x8e>
 8010924:	2802      	cmp	r0, #2
 8010926:	d120      	bne.n	801096a <_scanf_chars+0x8e>
 8010928:	682b      	ldr	r3, [r5, #0]
 801092a:	781b      	ldrb	r3, [r3, #0]
 801092c:	f813 3009 	ldrb.w	r3, [r3, r9]
 8010930:	071b      	lsls	r3, r3, #28
 8010932:	d41a      	bmi.n	801096a <_scanf_chars+0x8e>
 8010934:	6823      	ldr	r3, [r4, #0]
 8010936:	06da      	lsls	r2, r3, #27
 8010938:	bf5e      	ittt	pl
 801093a:	682b      	ldrpl	r3, [r5, #0]
 801093c:	781b      	ldrbpl	r3, [r3, #0]
 801093e:	f806 3b01 	strbpl.w	r3, [r6], #1
 8010942:	682a      	ldr	r2, [r5, #0]
 8010944:	686b      	ldr	r3, [r5, #4]
 8010946:	3201      	adds	r2, #1
 8010948:	602a      	str	r2, [r5, #0]
 801094a:	68a2      	ldr	r2, [r4, #8]
 801094c:	3b01      	subs	r3, #1
 801094e:	3a01      	subs	r2, #1
 8010950:	606b      	str	r3, [r5, #4]
 8010952:	3701      	adds	r7, #1
 8010954:	60a2      	str	r2, [r4, #8]
 8010956:	b142      	cbz	r2, 801096a <_scanf_chars+0x8e>
 8010958:	2b00      	cmp	r3, #0
 801095a:	dcd7      	bgt.n	801090c <_scanf_chars+0x30>
 801095c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010960:	4629      	mov	r1, r5
 8010962:	4640      	mov	r0, r8
 8010964:	4798      	blx	r3
 8010966:	2800      	cmp	r0, #0
 8010968:	d0d0      	beq.n	801090c <_scanf_chars+0x30>
 801096a:	6823      	ldr	r3, [r4, #0]
 801096c:	f013 0310 	ands.w	r3, r3, #16
 8010970:	d105      	bne.n	801097e <_scanf_chars+0xa2>
 8010972:	68e2      	ldr	r2, [r4, #12]
 8010974:	3201      	adds	r2, #1
 8010976:	60e2      	str	r2, [r4, #12]
 8010978:	69a2      	ldr	r2, [r4, #24]
 801097a:	b102      	cbz	r2, 801097e <_scanf_chars+0xa2>
 801097c:	7033      	strb	r3, [r6, #0]
 801097e:	6923      	ldr	r3, [r4, #16]
 8010980:	443b      	add	r3, r7
 8010982:	6123      	str	r3, [r4, #16]
 8010984:	2000      	movs	r0, #0
 8010986:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801098a:	bf00      	nop
 801098c:	08011871 	.word	0x08011871

08010990 <_scanf_i>:
 8010990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010994:	4698      	mov	r8, r3
 8010996:	4b76      	ldr	r3, [pc, #472]	; (8010b70 <_scanf_i+0x1e0>)
 8010998:	460c      	mov	r4, r1
 801099a:	4682      	mov	sl, r0
 801099c:	4616      	mov	r6, r2
 801099e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80109a2:	b087      	sub	sp, #28
 80109a4:	ab03      	add	r3, sp, #12
 80109a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80109aa:	4b72      	ldr	r3, [pc, #456]	; (8010b74 <_scanf_i+0x1e4>)
 80109ac:	69a1      	ldr	r1, [r4, #24]
 80109ae:	4a72      	ldr	r2, [pc, #456]	; (8010b78 <_scanf_i+0x1e8>)
 80109b0:	2903      	cmp	r1, #3
 80109b2:	bf18      	it	ne
 80109b4:	461a      	movne	r2, r3
 80109b6:	68a3      	ldr	r3, [r4, #8]
 80109b8:	9201      	str	r2, [sp, #4]
 80109ba:	1e5a      	subs	r2, r3, #1
 80109bc:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80109c0:	bf88      	it	hi
 80109c2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80109c6:	4627      	mov	r7, r4
 80109c8:	bf82      	ittt	hi
 80109ca:	eb03 0905 	addhi.w	r9, r3, r5
 80109ce:	f240 135d 	movwhi	r3, #349	; 0x15d
 80109d2:	60a3      	strhi	r3, [r4, #8]
 80109d4:	f857 3b1c 	ldr.w	r3, [r7], #28
 80109d8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 80109dc:	bf98      	it	ls
 80109de:	f04f 0900 	movls.w	r9, #0
 80109e2:	6023      	str	r3, [r4, #0]
 80109e4:	463d      	mov	r5, r7
 80109e6:	f04f 0b00 	mov.w	fp, #0
 80109ea:	6831      	ldr	r1, [r6, #0]
 80109ec:	ab03      	add	r3, sp, #12
 80109ee:	7809      	ldrb	r1, [r1, #0]
 80109f0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80109f4:	2202      	movs	r2, #2
 80109f6:	f7ef fc13 	bl	8000220 <memchr>
 80109fa:	b328      	cbz	r0, 8010a48 <_scanf_i+0xb8>
 80109fc:	f1bb 0f01 	cmp.w	fp, #1
 8010a00:	d159      	bne.n	8010ab6 <_scanf_i+0x126>
 8010a02:	6862      	ldr	r2, [r4, #4]
 8010a04:	b92a      	cbnz	r2, 8010a12 <_scanf_i+0x82>
 8010a06:	6822      	ldr	r2, [r4, #0]
 8010a08:	2308      	movs	r3, #8
 8010a0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8010a0e:	6063      	str	r3, [r4, #4]
 8010a10:	6022      	str	r2, [r4, #0]
 8010a12:	6822      	ldr	r2, [r4, #0]
 8010a14:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8010a18:	6022      	str	r2, [r4, #0]
 8010a1a:	68a2      	ldr	r2, [r4, #8]
 8010a1c:	1e51      	subs	r1, r2, #1
 8010a1e:	60a1      	str	r1, [r4, #8]
 8010a20:	b192      	cbz	r2, 8010a48 <_scanf_i+0xb8>
 8010a22:	6832      	ldr	r2, [r6, #0]
 8010a24:	1c51      	adds	r1, r2, #1
 8010a26:	6031      	str	r1, [r6, #0]
 8010a28:	7812      	ldrb	r2, [r2, #0]
 8010a2a:	f805 2b01 	strb.w	r2, [r5], #1
 8010a2e:	6872      	ldr	r2, [r6, #4]
 8010a30:	3a01      	subs	r2, #1
 8010a32:	2a00      	cmp	r2, #0
 8010a34:	6072      	str	r2, [r6, #4]
 8010a36:	dc07      	bgt.n	8010a48 <_scanf_i+0xb8>
 8010a38:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 8010a3c:	4631      	mov	r1, r6
 8010a3e:	4650      	mov	r0, sl
 8010a40:	4790      	blx	r2
 8010a42:	2800      	cmp	r0, #0
 8010a44:	f040 8085 	bne.w	8010b52 <_scanf_i+0x1c2>
 8010a48:	f10b 0b01 	add.w	fp, fp, #1
 8010a4c:	f1bb 0f03 	cmp.w	fp, #3
 8010a50:	d1cb      	bne.n	80109ea <_scanf_i+0x5a>
 8010a52:	6863      	ldr	r3, [r4, #4]
 8010a54:	b90b      	cbnz	r3, 8010a5a <_scanf_i+0xca>
 8010a56:	230a      	movs	r3, #10
 8010a58:	6063      	str	r3, [r4, #4]
 8010a5a:	6863      	ldr	r3, [r4, #4]
 8010a5c:	4947      	ldr	r1, [pc, #284]	; (8010b7c <_scanf_i+0x1ec>)
 8010a5e:	6960      	ldr	r0, [r4, #20]
 8010a60:	1ac9      	subs	r1, r1, r3
 8010a62:	f000 f8a9 	bl	8010bb8 <__sccl>
 8010a66:	f04f 0b00 	mov.w	fp, #0
 8010a6a:	68a3      	ldr	r3, [r4, #8]
 8010a6c:	6822      	ldr	r2, [r4, #0]
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d03d      	beq.n	8010aee <_scanf_i+0x15e>
 8010a72:	6831      	ldr	r1, [r6, #0]
 8010a74:	6960      	ldr	r0, [r4, #20]
 8010a76:	f891 c000 	ldrb.w	ip, [r1]
 8010a7a:	f810 000c 	ldrb.w	r0, [r0, ip]
 8010a7e:	2800      	cmp	r0, #0
 8010a80:	d035      	beq.n	8010aee <_scanf_i+0x15e>
 8010a82:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 8010a86:	d124      	bne.n	8010ad2 <_scanf_i+0x142>
 8010a88:	0510      	lsls	r0, r2, #20
 8010a8a:	d522      	bpl.n	8010ad2 <_scanf_i+0x142>
 8010a8c:	f10b 0b01 	add.w	fp, fp, #1
 8010a90:	f1b9 0f00 	cmp.w	r9, #0
 8010a94:	d003      	beq.n	8010a9e <_scanf_i+0x10e>
 8010a96:	3301      	adds	r3, #1
 8010a98:	f109 39ff 	add.w	r9, r9, #4294967295
 8010a9c:	60a3      	str	r3, [r4, #8]
 8010a9e:	6873      	ldr	r3, [r6, #4]
 8010aa0:	3b01      	subs	r3, #1
 8010aa2:	2b00      	cmp	r3, #0
 8010aa4:	6073      	str	r3, [r6, #4]
 8010aa6:	dd1b      	ble.n	8010ae0 <_scanf_i+0x150>
 8010aa8:	6833      	ldr	r3, [r6, #0]
 8010aaa:	3301      	adds	r3, #1
 8010aac:	6033      	str	r3, [r6, #0]
 8010aae:	68a3      	ldr	r3, [r4, #8]
 8010ab0:	3b01      	subs	r3, #1
 8010ab2:	60a3      	str	r3, [r4, #8]
 8010ab4:	e7d9      	b.n	8010a6a <_scanf_i+0xda>
 8010ab6:	f1bb 0f02 	cmp.w	fp, #2
 8010aba:	d1ae      	bne.n	8010a1a <_scanf_i+0x8a>
 8010abc:	6822      	ldr	r2, [r4, #0]
 8010abe:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8010ac2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8010ac6:	d1bf      	bne.n	8010a48 <_scanf_i+0xb8>
 8010ac8:	2310      	movs	r3, #16
 8010aca:	6063      	str	r3, [r4, #4]
 8010acc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8010ad0:	e7a2      	b.n	8010a18 <_scanf_i+0x88>
 8010ad2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8010ad6:	6022      	str	r2, [r4, #0]
 8010ad8:	780b      	ldrb	r3, [r1, #0]
 8010ada:	f805 3b01 	strb.w	r3, [r5], #1
 8010ade:	e7de      	b.n	8010a9e <_scanf_i+0x10e>
 8010ae0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8010ae4:	4631      	mov	r1, r6
 8010ae6:	4650      	mov	r0, sl
 8010ae8:	4798      	blx	r3
 8010aea:	2800      	cmp	r0, #0
 8010aec:	d0df      	beq.n	8010aae <_scanf_i+0x11e>
 8010aee:	6823      	ldr	r3, [r4, #0]
 8010af0:	05db      	lsls	r3, r3, #23
 8010af2:	d50d      	bpl.n	8010b10 <_scanf_i+0x180>
 8010af4:	42bd      	cmp	r5, r7
 8010af6:	d909      	bls.n	8010b0c <_scanf_i+0x17c>
 8010af8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8010afc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8010b00:	4632      	mov	r2, r6
 8010b02:	4650      	mov	r0, sl
 8010b04:	4798      	blx	r3
 8010b06:	f105 39ff 	add.w	r9, r5, #4294967295
 8010b0a:	464d      	mov	r5, r9
 8010b0c:	42bd      	cmp	r5, r7
 8010b0e:	d02d      	beq.n	8010b6c <_scanf_i+0x1dc>
 8010b10:	6822      	ldr	r2, [r4, #0]
 8010b12:	f012 0210 	ands.w	r2, r2, #16
 8010b16:	d113      	bne.n	8010b40 <_scanf_i+0x1b0>
 8010b18:	702a      	strb	r2, [r5, #0]
 8010b1a:	6863      	ldr	r3, [r4, #4]
 8010b1c:	9e01      	ldr	r6, [sp, #4]
 8010b1e:	4639      	mov	r1, r7
 8010b20:	4650      	mov	r0, sl
 8010b22:	47b0      	blx	r6
 8010b24:	6821      	ldr	r1, [r4, #0]
 8010b26:	f8d8 3000 	ldr.w	r3, [r8]
 8010b2a:	f011 0f20 	tst.w	r1, #32
 8010b2e:	d013      	beq.n	8010b58 <_scanf_i+0x1c8>
 8010b30:	1d1a      	adds	r2, r3, #4
 8010b32:	f8c8 2000 	str.w	r2, [r8]
 8010b36:	681b      	ldr	r3, [r3, #0]
 8010b38:	6018      	str	r0, [r3, #0]
 8010b3a:	68e3      	ldr	r3, [r4, #12]
 8010b3c:	3301      	adds	r3, #1
 8010b3e:	60e3      	str	r3, [r4, #12]
 8010b40:	1bed      	subs	r5, r5, r7
 8010b42:	44ab      	add	fp, r5
 8010b44:	6925      	ldr	r5, [r4, #16]
 8010b46:	445d      	add	r5, fp
 8010b48:	6125      	str	r5, [r4, #16]
 8010b4a:	2000      	movs	r0, #0
 8010b4c:	b007      	add	sp, #28
 8010b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b52:	f04f 0b00 	mov.w	fp, #0
 8010b56:	e7ca      	b.n	8010aee <_scanf_i+0x15e>
 8010b58:	1d1a      	adds	r2, r3, #4
 8010b5a:	f8c8 2000 	str.w	r2, [r8]
 8010b5e:	681b      	ldr	r3, [r3, #0]
 8010b60:	f011 0f01 	tst.w	r1, #1
 8010b64:	bf14      	ite	ne
 8010b66:	8018      	strhne	r0, [r3, #0]
 8010b68:	6018      	streq	r0, [r3, #0]
 8010b6a:	e7e6      	b.n	8010b3a <_scanf_i+0x1aa>
 8010b6c:	2001      	movs	r0, #1
 8010b6e:	e7ed      	b.n	8010b4c <_scanf_i+0x1bc>
 8010b70:	080116f4 	.word	0x080116f4
 8010b74:	08010d35 	.word	0x08010d35
 8010b78:	0800ec05 	.word	0x0800ec05
 8010b7c:	08011bb8 	.word	0x08011bb8

08010b80 <_read_r>:
 8010b80:	b538      	push	{r3, r4, r5, lr}
 8010b82:	4d07      	ldr	r5, [pc, #28]	; (8010ba0 <_read_r+0x20>)
 8010b84:	4604      	mov	r4, r0
 8010b86:	4608      	mov	r0, r1
 8010b88:	4611      	mov	r1, r2
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	602a      	str	r2, [r5, #0]
 8010b8e:	461a      	mov	r2, r3
 8010b90:	f7f1 f8e4 	bl	8001d5c <_read>
 8010b94:	1c43      	adds	r3, r0, #1
 8010b96:	d102      	bne.n	8010b9e <_read_r+0x1e>
 8010b98:	682b      	ldr	r3, [r5, #0]
 8010b9a:	b103      	cbz	r3, 8010b9e <_read_r+0x1e>
 8010b9c:	6023      	str	r3, [r4, #0]
 8010b9e:	bd38      	pop	{r3, r4, r5, pc}
 8010ba0:	20006f18 	.word	0x20006f18
 8010ba4:	00000000 	.word	0x00000000

08010ba8 <nan>:
 8010ba8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010bb0 <nan+0x8>
 8010bac:	4770      	bx	lr
 8010bae:	bf00      	nop
 8010bb0:	00000000 	.word	0x00000000
 8010bb4:	7ff80000 	.word	0x7ff80000

08010bb8 <__sccl>:
 8010bb8:	b570      	push	{r4, r5, r6, lr}
 8010bba:	780b      	ldrb	r3, [r1, #0]
 8010bbc:	4604      	mov	r4, r0
 8010bbe:	2b5e      	cmp	r3, #94	; 0x5e
 8010bc0:	bf0b      	itete	eq
 8010bc2:	784b      	ldrbeq	r3, [r1, #1]
 8010bc4:	1c48      	addne	r0, r1, #1
 8010bc6:	1c88      	addeq	r0, r1, #2
 8010bc8:	2200      	movne	r2, #0
 8010bca:	bf08      	it	eq
 8010bcc:	2201      	moveq	r2, #1
 8010bce:	1e61      	subs	r1, r4, #1
 8010bd0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 8010bd4:	f801 2f01 	strb.w	r2, [r1, #1]!
 8010bd8:	42a9      	cmp	r1, r5
 8010bda:	d1fb      	bne.n	8010bd4 <__sccl+0x1c>
 8010bdc:	b90b      	cbnz	r3, 8010be2 <__sccl+0x2a>
 8010bde:	3801      	subs	r0, #1
 8010be0:	bd70      	pop	{r4, r5, r6, pc}
 8010be2:	f082 0201 	eor.w	r2, r2, #1
 8010be6:	54e2      	strb	r2, [r4, r3]
 8010be8:	4605      	mov	r5, r0
 8010bea:	4628      	mov	r0, r5
 8010bec:	f810 1b01 	ldrb.w	r1, [r0], #1
 8010bf0:	292d      	cmp	r1, #45	; 0x2d
 8010bf2:	d006      	beq.n	8010c02 <__sccl+0x4a>
 8010bf4:	295d      	cmp	r1, #93	; 0x5d
 8010bf6:	d0f3      	beq.n	8010be0 <__sccl+0x28>
 8010bf8:	b909      	cbnz	r1, 8010bfe <__sccl+0x46>
 8010bfa:	4628      	mov	r0, r5
 8010bfc:	e7f0      	b.n	8010be0 <__sccl+0x28>
 8010bfe:	460b      	mov	r3, r1
 8010c00:	e7f1      	b.n	8010be6 <__sccl+0x2e>
 8010c02:	786e      	ldrb	r6, [r5, #1]
 8010c04:	2e5d      	cmp	r6, #93	; 0x5d
 8010c06:	d0fa      	beq.n	8010bfe <__sccl+0x46>
 8010c08:	42b3      	cmp	r3, r6
 8010c0a:	dcf8      	bgt.n	8010bfe <__sccl+0x46>
 8010c0c:	3502      	adds	r5, #2
 8010c0e:	4619      	mov	r1, r3
 8010c10:	3101      	adds	r1, #1
 8010c12:	428e      	cmp	r6, r1
 8010c14:	5462      	strb	r2, [r4, r1]
 8010c16:	dcfb      	bgt.n	8010c10 <__sccl+0x58>
 8010c18:	1af1      	subs	r1, r6, r3
 8010c1a:	3901      	subs	r1, #1
 8010c1c:	1c58      	adds	r0, r3, #1
 8010c1e:	42b3      	cmp	r3, r6
 8010c20:	bfa8      	it	ge
 8010c22:	2100      	movge	r1, #0
 8010c24:	1843      	adds	r3, r0, r1
 8010c26:	e7e0      	b.n	8010bea <__sccl+0x32>

08010c28 <strncmp>:
 8010c28:	b510      	push	{r4, lr}
 8010c2a:	b17a      	cbz	r2, 8010c4c <strncmp+0x24>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	3901      	subs	r1, #1
 8010c30:	1884      	adds	r4, r0, r2
 8010c32:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010c36:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010c3a:	4290      	cmp	r0, r2
 8010c3c:	d101      	bne.n	8010c42 <strncmp+0x1a>
 8010c3e:	42a3      	cmp	r3, r4
 8010c40:	d101      	bne.n	8010c46 <strncmp+0x1e>
 8010c42:	1a80      	subs	r0, r0, r2
 8010c44:	bd10      	pop	{r4, pc}
 8010c46:	2800      	cmp	r0, #0
 8010c48:	d1f3      	bne.n	8010c32 <strncmp+0xa>
 8010c4a:	e7fa      	b.n	8010c42 <strncmp+0x1a>
 8010c4c:	4610      	mov	r0, r2
 8010c4e:	e7f9      	b.n	8010c44 <strncmp+0x1c>

08010c50 <_strtoul_l.constprop.0>:
 8010c50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010c54:	4f36      	ldr	r7, [pc, #216]	; (8010d30 <_strtoul_l.constprop.0+0xe0>)
 8010c56:	4686      	mov	lr, r0
 8010c58:	460d      	mov	r5, r1
 8010c5a:	4628      	mov	r0, r5
 8010c5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010c60:	5de6      	ldrb	r6, [r4, r7]
 8010c62:	f016 0608 	ands.w	r6, r6, #8
 8010c66:	d1f8      	bne.n	8010c5a <_strtoul_l.constprop.0+0xa>
 8010c68:	2c2d      	cmp	r4, #45	; 0x2d
 8010c6a:	d12f      	bne.n	8010ccc <_strtoul_l.constprop.0+0x7c>
 8010c6c:	782c      	ldrb	r4, [r5, #0]
 8010c6e:	2601      	movs	r6, #1
 8010c70:	1c85      	adds	r5, r0, #2
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	d057      	beq.n	8010d26 <_strtoul_l.constprop.0+0xd6>
 8010c76:	2b10      	cmp	r3, #16
 8010c78:	d109      	bne.n	8010c8e <_strtoul_l.constprop.0+0x3e>
 8010c7a:	2c30      	cmp	r4, #48	; 0x30
 8010c7c:	d107      	bne.n	8010c8e <_strtoul_l.constprop.0+0x3e>
 8010c7e:	7828      	ldrb	r0, [r5, #0]
 8010c80:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8010c84:	2858      	cmp	r0, #88	; 0x58
 8010c86:	d149      	bne.n	8010d1c <_strtoul_l.constprop.0+0xcc>
 8010c88:	786c      	ldrb	r4, [r5, #1]
 8010c8a:	2310      	movs	r3, #16
 8010c8c:	3502      	adds	r5, #2
 8010c8e:	f04f 38ff 	mov.w	r8, #4294967295
 8010c92:	2700      	movs	r7, #0
 8010c94:	fbb8 f8f3 	udiv	r8, r8, r3
 8010c98:	fb03 f908 	mul.w	r9, r3, r8
 8010c9c:	ea6f 0909 	mvn.w	r9, r9
 8010ca0:	4638      	mov	r0, r7
 8010ca2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8010ca6:	f1bc 0f09 	cmp.w	ip, #9
 8010caa:	d814      	bhi.n	8010cd6 <_strtoul_l.constprop.0+0x86>
 8010cac:	4664      	mov	r4, ip
 8010cae:	42a3      	cmp	r3, r4
 8010cb0:	dd22      	ble.n	8010cf8 <_strtoul_l.constprop.0+0xa8>
 8010cb2:	2f00      	cmp	r7, #0
 8010cb4:	db1d      	blt.n	8010cf2 <_strtoul_l.constprop.0+0xa2>
 8010cb6:	4580      	cmp	r8, r0
 8010cb8:	d31b      	bcc.n	8010cf2 <_strtoul_l.constprop.0+0xa2>
 8010cba:	d101      	bne.n	8010cc0 <_strtoul_l.constprop.0+0x70>
 8010cbc:	45a1      	cmp	r9, r4
 8010cbe:	db18      	blt.n	8010cf2 <_strtoul_l.constprop.0+0xa2>
 8010cc0:	fb00 4003 	mla	r0, r0, r3, r4
 8010cc4:	2701      	movs	r7, #1
 8010cc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8010cca:	e7ea      	b.n	8010ca2 <_strtoul_l.constprop.0+0x52>
 8010ccc:	2c2b      	cmp	r4, #43	; 0x2b
 8010cce:	bf04      	itt	eq
 8010cd0:	782c      	ldrbeq	r4, [r5, #0]
 8010cd2:	1c85      	addeq	r5, r0, #2
 8010cd4:	e7cd      	b.n	8010c72 <_strtoul_l.constprop.0+0x22>
 8010cd6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8010cda:	f1bc 0f19 	cmp.w	ip, #25
 8010cde:	d801      	bhi.n	8010ce4 <_strtoul_l.constprop.0+0x94>
 8010ce0:	3c37      	subs	r4, #55	; 0x37
 8010ce2:	e7e4      	b.n	8010cae <_strtoul_l.constprop.0+0x5e>
 8010ce4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8010ce8:	f1bc 0f19 	cmp.w	ip, #25
 8010cec:	d804      	bhi.n	8010cf8 <_strtoul_l.constprop.0+0xa8>
 8010cee:	3c57      	subs	r4, #87	; 0x57
 8010cf0:	e7dd      	b.n	8010cae <_strtoul_l.constprop.0+0x5e>
 8010cf2:	f04f 37ff 	mov.w	r7, #4294967295
 8010cf6:	e7e6      	b.n	8010cc6 <_strtoul_l.constprop.0+0x76>
 8010cf8:	2f00      	cmp	r7, #0
 8010cfa:	da07      	bge.n	8010d0c <_strtoul_l.constprop.0+0xbc>
 8010cfc:	2322      	movs	r3, #34	; 0x22
 8010cfe:	f8ce 3000 	str.w	r3, [lr]
 8010d02:	f04f 30ff 	mov.w	r0, #4294967295
 8010d06:	b932      	cbnz	r2, 8010d16 <_strtoul_l.constprop.0+0xc6>
 8010d08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010d0c:	b106      	cbz	r6, 8010d10 <_strtoul_l.constprop.0+0xc0>
 8010d0e:	4240      	negs	r0, r0
 8010d10:	2a00      	cmp	r2, #0
 8010d12:	d0f9      	beq.n	8010d08 <_strtoul_l.constprop.0+0xb8>
 8010d14:	b107      	cbz	r7, 8010d18 <_strtoul_l.constprop.0+0xc8>
 8010d16:	1e69      	subs	r1, r5, #1
 8010d18:	6011      	str	r1, [r2, #0]
 8010d1a:	e7f5      	b.n	8010d08 <_strtoul_l.constprop.0+0xb8>
 8010d1c:	2430      	movs	r4, #48	; 0x30
 8010d1e:	2b00      	cmp	r3, #0
 8010d20:	d1b5      	bne.n	8010c8e <_strtoul_l.constprop.0+0x3e>
 8010d22:	2308      	movs	r3, #8
 8010d24:	e7b3      	b.n	8010c8e <_strtoul_l.constprop.0+0x3e>
 8010d26:	2c30      	cmp	r4, #48	; 0x30
 8010d28:	d0a9      	beq.n	8010c7e <_strtoul_l.constprop.0+0x2e>
 8010d2a:	230a      	movs	r3, #10
 8010d2c:	e7af      	b.n	8010c8e <_strtoul_l.constprop.0+0x3e>
 8010d2e:	bf00      	nop
 8010d30:	08011871 	.word	0x08011871

08010d34 <_strtoul_r>:
 8010d34:	f7ff bf8c 	b.w	8010c50 <_strtoul_l.constprop.0>

08010d38 <__submore>:
 8010d38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010d3c:	460c      	mov	r4, r1
 8010d3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8010d40:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8010d44:	4299      	cmp	r1, r3
 8010d46:	d11d      	bne.n	8010d84 <__submore+0x4c>
 8010d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8010d4c:	f7fc fd0e 	bl	800d76c <_malloc_r>
 8010d50:	b918      	cbnz	r0, 8010d5a <__submore+0x22>
 8010d52:	f04f 30ff 	mov.w	r0, #4294967295
 8010d56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d5a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8010d5e:	63a3      	str	r3, [r4, #56]	; 0x38
 8010d60:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8010d64:	6360      	str	r0, [r4, #52]	; 0x34
 8010d66:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8010d6a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8010d6e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8010d72:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8010d76:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8010d7a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8010d7e:	6020      	str	r0, [r4, #0]
 8010d80:	2000      	movs	r0, #0
 8010d82:	e7e8      	b.n	8010d56 <__submore+0x1e>
 8010d84:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8010d86:	0077      	lsls	r7, r6, #1
 8010d88:	463a      	mov	r2, r7
 8010d8a:	f000 f86f 	bl	8010e6c <_realloc_r>
 8010d8e:	4605      	mov	r5, r0
 8010d90:	2800      	cmp	r0, #0
 8010d92:	d0de      	beq.n	8010d52 <__submore+0x1a>
 8010d94:	eb00 0806 	add.w	r8, r0, r6
 8010d98:	4601      	mov	r1, r0
 8010d9a:	4632      	mov	r2, r6
 8010d9c:	4640      	mov	r0, r8
 8010d9e:	f7fc fcae 	bl	800d6fe <memcpy>
 8010da2:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8010da6:	f8c4 8000 	str.w	r8, [r4]
 8010daa:	e7e9      	b.n	8010d80 <__submore+0x48>

08010dac <__ascii_wctomb>:
 8010dac:	b149      	cbz	r1, 8010dc2 <__ascii_wctomb+0x16>
 8010dae:	2aff      	cmp	r2, #255	; 0xff
 8010db0:	bf85      	ittet	hi
 8010db2:	238a      	movhi	r3, #138	; 0x8a
 8010db4:	6003      	strhi	r3, [r0, #0]
 8010db6:	700a      	strbls	r2, [r1, #0]
 8010db8:	f04f 30ff 	movhi.w	r0, #4294967295
 8010dbc:	bf98      	it	ls
 8010dbe:	2001      	movls	r0, #1
 8010dc0:	4770      	bx	lr
 8010dc2:	4608      	mov	r0, r1
 8010dc4:	4770      	bx	lr
	...

08010dc8 <__assert_func>:
 8010dc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8010dca:	4614      	mov	r4, r2
 8010dcc:	461a      	mov	r2, r3
 8010dce:	4b09      	ldr	r3, [pc, #36]	; (8010df4 <__assert_func+0x2c>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	4605      	mov	r5, r0
 8010dd4:	68d8      	ldr	r0, [r3, #12]
 8010dd6:	b14c      	cbz	r4, 8010dec <__assert_func+0x24>
 8010dd8:	4b07      	ldr	r3, [pc, #28]	; (8010df8 <__assert_func+0x30>)
 8010dda:	9100      	str	r1, [sp, #0]
 8010ddc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010de0:	4906      	ldr	r1, [pc, #24]	; (8010dfc <__assert_func+0x34>)
 8010de2:	462b      	mov	r3, r5
 8010de4:	f000 f80e 	bl	8010e04 <fiprintf>
 8010de8:	f000 fa88 	bl	80112fc <abort>
 8010dec:	4b04      	ldr	r3, [pc, #16]	; (8010e00 <__assert_func+0x38>)
 8010dee:	461c      	mov	r4, r3
 8010df0:	e7f3      	b.n	8010dda <__assert_func+0x12>
 8010df2:	bf00      	nop
 8010df4:	20000110 	.word	0x20000110
 8010df8:	08011bba 	.word	0x08011bba
 8010dfc:	08011bc7 	.word	0x08011bc7
 8010e00:	08011bf5 	.word	0x08011bf5

08010e04 <fiprintf>:
 8010e04:	b40e      	push	{r1, r2, r3}
 8010e06:	b503      	push	{r0, r1, lr}
 8010e08:	4601      	mov	r1, r0
 8010e0a:	ab03      	add	r3, sp, #12
 8010e0c:	4805      	ldr	r0, [pc, #20]	; (8010e24 <fiprintf+0x20>)
 8010e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010e12:	6800      	ldr	r0, [r0, #0]
 8010e14:	9301      	str	r3, [sp, #4]
 8010e16:	f000 f881 	bl	8010f1c <_vfiprintf_r>
 8010e1a:	b002      	add	sp, #8
 8010e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010e20:	b003      	add	sp, #12
 8010e22:	4770      	bx	lr
 8010e24:	20000110 	.word	0x20000110

08010e28 <malloc>:
 8010e28:	4b02      	ldr	r3, [pc, #8]	; (8010e34 <malloc+0xc>)
 8010e2a:	4601      	mov	r1, r0
 8010e2c:	6818      	ldr	r0, [r3, #0]
 8010e2e:	f7fc bc9d 	b.w	800d76c <_malloc_r>
 8010e32:	bf00      	nop
 8010e34:	20000110 	.word	0x20000110

08010e38 <memmove>:
 8010e38:	4288      	cmp	r0, r1
 8010e3a:	b510      	push	{r4, lr}
 8010e3c:	eb01 0402 	add.w	r4, r1, r2
 8010e40:	d902      	bls.n	8010e48 <memmove+0x10>
 8010e42:	4284      	cmp	r4, r0
 8010e44:	4623      	mov	r3, r4
 8010e46:	d807      	bhi.n	8010e58 <memmove+0x20>
 8010e48:	1e43      	subs	r3, r0, #1
 8010e4a:	42a1      	cmp	r1, r4
 8010e4c:	d008      	beq.n	8010e60 <memmove+0x28>
 8010e4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8010e52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8010e56:	e7f8      	b.n	8010e4a <memmove+0x12>
 8010e58:	4402      	add	r2, r0
 8010e5a:	4601      	mov	r1, r0
 8010e5c:	428a      	cmp	r2, r1
 8010e5e:	d100      	bne.n	8010e62 <memmove+0x2a>
 8010e60:	bd10      	pop	{r4, pc}
 8010e62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8010e66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8010e6a:	e7f7      	b.n	8010e5c <memmove+0x24>

08010e6c <_realloc_r>:
 8010e6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e70:	4680      	mov	r8, r0
 8010e72:	4614      	mov	r4, r2
 8010e74:	460e      	mov	r6, r1
 8010e76:	b921      	cbnz	r1, 8010e82 <_realloc_r+0x16>
 8010e78:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010e7c:	4611      	mov	r1, r2
 8010e7e:	f7fc bc75 	b.w	800d76c <_malloc_r>
 8010e82:	b92a      	cbnz	r2, 8010e90 <_realloc_r+0x24>
 8010e84:	f7ff f81c 	bl	800fec0 <_free_r>
 8010e88:	4625      	mov	r5, r4
 8010e8a:	4628      	mov	r0, r5
 8010e8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e90:	f000 faa0 	bl	80113d4 <_malloc_usable_size_r>
 8010e94:	4284      	cmp	r4, r0
 8010e96:	4607      	mov	r7, r0
 8010e98:	d802      	bhi.n	8010ea0 <_realloc_r+0x34>
 8010e9a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8010e9e:	d812      	bhi.n	8010ec6 <_realloc_r+0x5a>
 8010ea0:	4621      	mov	r1, r4
 8010ea2:	4640      	mov	r0, r8
 8010ea4:	f7fc fc62 	bl	800d76c <_malloc_r>
 8010ea8:	4605      	mov	r5, r0
 8010eaa:	2800      	cmp	r0, #0
 8010eac:	d0ed      	beq.n	8010e8a <_realloc_r+0x1e>
 8010eae:	42bc      	cmp	r4, r7
 8010eb0:	4622      	mov	r2, r4
 8010eb2:	4631      	mov	r1, r6
 8010eb4:	bf28      	it	cs
 8010eb6:	463a      	movcs	r2, r7
 8010eb8:	f7fc fc21 	bl	800d6fe <memcpy>
 8010ebc:	4631      	mov	r1, r6
 8010ebe:	4640      	mov	r0, r8
 8010ec0:	f7fe fffe 	bl	800fec0 <_free_r>
 8010ec4:	e7e1      	b.n	8010e8a <_realloc_r+0x1e>
 8010ec6:	4635      	mov	r5, r6
 8010ec8:	e7df      	b.n	8010e8a <_realloc_r+0x1e>

08010eca <__sfputc_r>:
 8010eca:	6893      	ldr	r3, [r2, #8]
 8010ecc:	3b01      	subs	r3, #1
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	b410      	push	{r4}
 8010ed2:	6093      	str	r3, [r2, #8]
 8010ed4:	da08      	bge.n	8010ee8 <__sfputc_r+0x1e>
 8010ed6:	6994      	ldr	r4, [r2, #24]
 8010ed8:	42a3      	cmp	r3, r4
 8010eda:	db01      	blt.n	8010ee0 <__sfputc_r+0x16>
 8010edc:	290a      	cmp	r1, #10
 8010ede:	d103      	bne.n	8010ee8 <__sfputc_r+0x1e>
 8010ee0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ee4:	f000 b94a 	b.w	801117c <__swbuf_r>
 8010ee8:	6813      	ldr	r3, [r2, #0]
 8010eea:	1c58      	adds	r0, r3, #1
 8010eec:	6010      	str	r0, [r2, #0]
 8010eee:	7019      	strb	r1, [r3, #0]
 8010ef0:	4608      	mov	r0, r1
 8010ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010ef6:	4770      	bx	lr

08010ef8 <__sfputs_r>:
 8010ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010efa:	4606      	mov	r6, r0
 8010efc:	460f      	mov	r7, r1
 8010efe:	4614      	mov	r4, r2
 8010f00:	18d5      	adds	r5, r2, r3
 8010f02:	42ac      	cmp	r4, r5
 8010f04:	d101      	bne.n	8010f0a <__sfputs_r+0x12>
 8010f06:	2000      	movs	r0, #0
 8010f08:	e007      	b.n	8010f1a <__sfputs_r+0x22>
 8010f0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010f0e:	463a      	mov	r2, r7
 8010f10:	4630      	mov	r0, r6
 8010f12:	f7ff ffda 	bl	8010eca <__sfputc_r>
 8010f16:	1c43      	adds	r3, r0, #1
 8010f18:	d1f3      	bne.n	8010f02 <__sfputs_r+0xa>
 8010f1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08010f1c <_vfiprintf_r>:
 8010f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f20:	460d      	mov	r5, r1
 8010f22:	b09d      	sub	sp, #116	; 0x74
 8010f24:	4614      	mov	r4, r2
 8010f26:	4698      	mov	r8, r3
 8010f28:	4606      	mov	r6, r0
 8010f2a:	b118      	cbz	r0, 8010f34 <_vfiprintf_r+0x18>
 8010f2c:	6983      	ldr	r3, [r0, #24]
 8010f2e:	b90b      	cbnz	r3, 8010f34 <_vfiprintf_r+0x18>
 8010f30:	f7fc fb20 	bl	800d574 <__sinit>
 8010f34:	4b89      	ldr	r3, [pc, #548]	; (801115c <_vfiprintf_r+0x240>)
 8010f36:	429d      	cmp	r5, r3
 8010f38:	d11b      	bne.n	8010f72 <_vfiprintf_r+0x56>
 8010f3a:	6875      	ldr	r5, [r6, #4]
 8010f3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f3e:	07d9      	lsls	r1, r3, #31
 8010f40:	d405      	bmi.n	8010f4e <_vfiprintf_r+0x32>
 8010f42:	89ab      	ldrh	r3, [r5, #12]
 8010f44:	059a      	lsls	r2, r3, #22
 8010f46:	d402      	bmi.n	8010f4e <_vfiprintf_r+0x32>
 8010f48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f4a:	f7fc fbd6 	bl	800d6fa <__retarget_lock_acquire_recursive>
 8010f4e:	89ab      	ldrh	r3, [r5, #12]
 8010f50:	071b      	lsls	r3, r3, #28
 8010f52:	d501      	bpl.n	8010f58 <_vfiprintf_r+0x3c>
 8010f54:	692b      	ldr	r3, [r5, #16]
 8010f56:	b9eb      	cbnz	r3, 8010f94 <_vfiprintf_r+0x78>
 8010f58:	4629      	mov	r1, r5
 8010f5a:	4630      	mov	r0, r6
 8010f5c:	f000 f960 	bl	8011220 <__swsetup_r>
 8010f60:	b1c0      	cbz	r0, 8010f94 <_vfiprintf_r+0x78>
 8010f62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8010f64:	07dc      	lsls	r4, r3, #31
 8010f66:	d50e      	bpl.n	8010f86 <_vfiprintf_r+0x6a>
 8010f68:	f04f 30ff 	mov.w	r0, #4294967295
 8010f6c:	b01d      	add	sp, #116	; 0x74
 8010f6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f72:	4b7b      	ldr	r3, [pc, #492]	; (8011160 <_vfiprintf_r+0x244>)
 8010f74:	429d      	cmp	r5, r3
 8010f76:	d101      	bne.n	8010f7c <_vfiprintf_r+0x60>
 8010f78:	68b5      	ldr	r5, [r6, #8]
 8010f7a:	e7df      	b.n	8010f3c <_vfiprintf_r+0x20>
 8010f7c:	4b79      	ldr	r3, [pc, #484]	; (8011164 <_vfiprintf_r+0x248>)
 8010f7e:	429d      	cmp	r5, r3
 8010f80:	bf08      	it	eq
 8010f82:	68f5      	ldreq	r5, [r6, #12]
 8010f84:	e7da      	b.n	8010f3c <_vfiprintf_r+0x20>
 8010f86:	89ab      	ldrh	r3, [r5, #12]
 8010f88:	0598      	lsls	r0, r3, #22
 8010f8a:	d4ed      	bmi.n	8010f68 <_vfiprintf_r+0x4c>
 8010f8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010f8e:	f7fc fbb5 	bl	800d6fc <__retarget_lock_release_recursive>
 8010f92:	e7e9      	b.n	8010f68 <_vfiprintf_r+0x4c>
 8010f94:	2300      	movs	r3, #0
 8010f96:	9309      	str	r3, [sp, #36]	; 0x24
 8010f98:	2320      	movs	r3, #32
 8010f9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8010f9e:	f8cd 800c 	str.w	r8, [sp, #12]
 8010fa2:	2330      	movs	r3, #48	; 0x30
 8010fa4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011168 <_vfiprintf_r+0x24c>
 8010fa8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010fac:	f04f 0901 	mov.w	r9, #1
 8010fb0:	4623      	mov	r3, r4
 8010fb2:	469a      	mov	sl, r3
 8010fb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fb8:	b10a      	cbz	r2, 8010fbe <_vfiprintf_r+0xa2>
 8010fba:	2a25      	cmp	r2, #37	; 0x25
 8010fbc:	d1f9      	bne.n	8010fb2 <_vfiprintf_r+0x96>
 8010fbe:	ebba 0b04 	subs.w	fp, sl, r4
 8010fc2:	d00b      	beq.n	8010fdc <_vfiprintf_r+0xc0>
 8010fc4:	465b      	mov	r3, fp
 8010fc6:	4622      	mov	r2, r4
 8010fc8:	4629      	mov	r1, r5
 8010fca:	4630      	mov	r0, r6
 8010fcc:	f7ff ff94 	bl	8010ef8 <__sfputs_r>
 8010fd0:	3001      	adds	r0, #1
 8010fd2:	f000 80aa 	beq.w	801112a <_vfiprintf_r+0x20e>
 8010fd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8010fd8:	445a      	add	r2, fp
 8010fda:	9209      	str	r2, [sp, #36]	; 0x24
 8010fdc:	f89a 3000 	ldrb.w	r3, [sl]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	f000 80a2 	beq.w	801112a <_vfiprintf_r+0x20e>
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	f04f 32ff 	mov.w	r2, #4294967295
 8010fec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8010ff0:	f10a 0a01 	add.w	sl, sl, #1
 8010ff4:	9304      	str	r3, [sp, #16]
 8010ff6:	9307      	str	r3, [sp, #28]
 8010ff8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8010ffc:	931a      	str	r3, [sp, #104]	; 0x68
 8010ffe:	4654      	mov	r4, sl
 8011000:	2205      	movs	r2, #5
 8011002:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011006:	4858      	ldr	r0, [pc, #352]	; (8011168 <_vfiprintf_r+0x24c>)
 8011008:	f7ef f90a 	bl	8000220 <memchr>
 801100c:	9a04      	ldr	r2, [sp, #16]
 801100e:	b9d8      	cbnz	r0, 8011048 <_vfiprintf_r+0x12c>
 8011010:	06d1      	lsls	r1, r2, #27
 8011012:	bf44      	itt	mi
 8011014:	2320      	movmi	r3, #32
 8011016:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801101a:	0713      	lsls	r3, r2, #28
 801101c:	bf44      	itt	mi
 801101e:	232b      	movmi	r3, #43	; 0x2b
 8011020:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011024:	f89a 3000 	ldrb.w	r3, [sl]
 8011028:	2b2a      	cmp	r3, #42	; 0x2a
 801102a:	d015      	beq.n	8011058 <_vfiprintf_r+0x13c>
 801102c:	9a07      	ldr	r2, [sp, #28]
 801102e:	4654      	mov	r4, sl
 8011030:	2000      	movs	r0, #0
 8011032:	f04f 0c0a 	mov.w	ip, #10
 8011036:	4621      	mov	r1, r4
 8011038:	f811 3b01 	ldrb.w	r3, [r1], #1
 801103c:	3b30      	subs	r3, #48	; 0x30
 801103e:	2b09      	cmp	r3, #9
 8011040:	d94e      	bls.n	80110e0 <_vfiprintf_r+0x1c4>
 8011042:	b1b0      	cbz	r0, 8011072 <_vfiprintf_r+0x156>
 8011044:	9207      	str	r2, [sp, #28]
 8011046:	e014      	b.n	8011072 <_vfiprintf_r+0x156>
 8011048:	eba0 0308 	sub.w	r3, r0, r8
 801104c:	fa09 f303 	lsl.w	r3, r9, r3
 8011050:	4313      	orrs	r3, r2
 8011052:	9304      	str	r3, [sp, #16]
 8011054:	46a2      	mov	sl, r4
 8011056:	e7d2      	b.n	8010ffe <_vfiprintf_r+0xe2>
 8011058:	9b03      	ldr	r3, [sp, #12]
 801105a:	1d19      	adds	r1, r3, #4
 801105c:	681b      	ldr	r3, [r3, #0]
 801105e:	9103      	str	r1, [sp, #12]
 8011060:	2b00      	cmp	r3, #0
 8011062:	bfbb      	ittet	lt
 8011064:	425b      	neglt	r3, r3
 8011066:	f042 0202 	orrlt.w	r2, r2, #2
 801106a:	9307      	strge	r3, [sp, #28]
 801106c:	9307      	strlt	r3, [sp, #28]
 801106e:	bfb8      	it	lt
 8011070:	9204      	strlt	r2, [sp, #16]
 8011072:	7823      	ldrb	r3, [r4, #0]
 8011074:	2b2e      	cmp	r3, #46	; 0x2e
 8011076:	d10c      	bne.n	8011092 <_vfiprintf_r+0x176>
 8011078:	7863      	ldrb	r3, [r4, #1]
 801107a:	2b2a      	cmp	r3, #42	; 0x2a
 801107c:	d135      	bne.n	80110ea <_vfiprintf_r+0x1ce>
 801107e:	9b03      	ldr	r3, [sp, #12]
 8011080:	1d1a      	adds	r2, r3, #4
 8011082:	681b      	ldr	r3, [r3, #0]
 8011084:	9203      	str	r2, [sp, #12]
 8011086:	2b00      	cmp	r3, #0
 8011088:	bfb8      	it	lt
 801108a:	f04f 33ff 	movlt.w	r3, #4294967295
 801108e:	3402      	adds	r4, #2
 8011090:	9305      	str	r3, [sp, #20]
 8011092:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011178 <_vfiprintf_r+0x25c>
 8011096:	7821      	ldrb	r1, [r4, #0]
 8011098:	2203      	movs	r2, #3
 801109a:	4650      	mov	r0, sl
 801109c:	f7ef f8c0 	bl	8000220 <memchr>
 80110a0:	b140      	cbz	r0, 80110b4 <_vfiprintf_r+0x198>
 80110a2:	2340      	movs	r3, #64	; 0x40
 80110a4:	eba0 000a 	sub.w	r0, r0, sl
 80110a8:	fa03 f000 	lsl.w	r0, r3, r0
 80110ac:	9b04      	ldr	r3, [sp, #16]
 80110ae:	4303      	orrs	r3, r0
 80110b0:	3401      	adds	r4, #1
 80110b2:	9304      	str	r3, [sp, #16]
 80110b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80110b8:	482c      	ldr	r0, [pc, #176]	; (801116c <_vfiprintf_r+0x250>)
 80110ba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80110be:	2206      	movs	r2, #6
 80110c0:	f7ef f8ae 	bl	8000220 <memchr>
 80110c4:	2800      	cmp	r0, #0
 80110c6:	d03f      	beq.n	8011148 <_vfiprintf_r+0x22c>
 80110c8:	4b29      	ldr	r3, [pc, #164]	; (8011170 <_vfiprintf_r+0x254>)
 80110ca:	bb1b      	cbnz	r3, 8011114 <_vfiprintf_r+0x1f8>
 80110cc:	9b03      	ldr	r3, [sp, #12]
 80110ce:	3307      	adds	r3, #7
 80110d0:	f023 0307 	bic.w	r3, r3, #7
 80110d4:	3308      	adds	r3, #8
 80110d6:	9303      	str	r3, [sp, #12]
 80110d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80110da:	443b      	add	r3, r7
 80110dc:	9309      	str	r3, [sp, #36]	; 0x24
 80110de:	e767      	b.n	8010fb0 <_vfiprintf_r+0x94>
 80110e0:	fb0c 3202 	mla	r2, ip, r2, r3
 80110e4:	460c      	mov	r4, r1
 80110e6:	2001      	movs	r0, #1
 80110e8:	e7a5      	b.n	8011036 <_vfiprintf_r+0x11a>
 80110ea:	2300      	movs	r3, #0
 80110ec:	3401      	adds	r4, #1
 80110ee:	9305      	str	r3, [sp, #20]
 80110f0:	4619      	mov	r1, r3
 80110f2:	f04f 0c0a 	mov.w	ip, #10
 80110f6:	4620      	mov	r0, r4
 80110f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80110fc:	3a30      	subs	r2, #48	; 0x30
 80110fe:	2a09      	cmp	r2, #9
 8011100:	d903      	bls.n	801110a <_vfiprintf_r+0x1ee>
 8011102:	2b00      	cmp	r3, #0
 8011104:	d0c5      	beq.n	8011092 <_vfiprintf_r+0x176>
 8011106:	9105      	str	r1, [sp, #20]
 8011108:	e7c3      	b.n	8011092 <_vfiprintf_r+0x176>
 801110a:	fb0c 2101 	mla	r1, ip, r1, r2
 801110e:	4604      	mov	r4, r0
 8011110:	2301      	movs	r3, #1
 8011112:	e7f0      	b.n	80110f6 <_vfiprintf_r+0x1da>
 8011114:	ab03      	add	r3, sp, #12
 8011116:	9300      	str	r3, [sp, #0]
 8011118:	462a      	mov	r2, r5
 801111a:	4b16      	ldr	r3, [pc, #88]	; (8011174 <_vfiprintf_r+0x258>)
 801111c:	a904      	add	r1, sp, #16
 801111e:	4630      	mov	r0, r6
 8011120:	f3af 8000 	nop.w
 8011124:	4607      	mov	r7, r0
 8011126:	1c78      	adds	r0, r7, #1
 8011128:	d1d6      	bne.n	80110d8 <_vfiprintf_r+0x1bc>
 801112a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801112c:	07d9      	lsls	r1, r3, #31
 801112e:	d405      	bmi.n	801113c <_vfiprintf_r+0x220>
 8011130:	89ab      	ldrh	r3, [r5, #12]
 8011132:	059a      	lsls	r2, r3, #22
 8011134:	d402      	bmi.n	801113c <_vfiprintf_r+0x220>
 8011136:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011138:	f7fc fae0 	bl	800d6fc <__retarget_lock_release_recursive>
 801113c:	89ab      	ldrh	r3, [r5, #12]
 801113e:	065b      	lsls	r3, r3, #25
 8011140:	f53f af12 	bmi.w	8010f68 <_vfiprintf_r+0x4c>
 8011144:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011146:	e711      	b.n	8010f6c <_vfiprintf_r+0x50>
 8011148:	ab03      	add	r3, sp, #12
 801114a:	9300      	str	r3, [sp, #0]
 801114c:	462a      	mov	r2, r5
 801114e:	4b09      	ldr	r3, [pc, #36]	; (8011174 <_vfiprintf_r+0x258>)
 8011150:	a904      	add	r1, sp, #16
 8011152:	4630      	mov	r0, r6
 8011154:	f7ff fa9c 	bl	8010690 <_printf_i>
 8011158:	e7e4      	b.n	8011124 <_vfiprintf_r+0x208>
 801115a:	bf00      	nop
 801115c:	080117c8 	.word	0x080117c8
 8011160:	080117e8 	.word	0x080117e8
 8011164:	080117a8 	.word	0x080117a8
 8011168:	08011b6c 	.word	0x08011b6c
 801116c:	08011b76 	.word	0x08011b76
 8011170:	00000000 	.word	0x00000000
 8011174:	08010ef9 	.word	0x08010ef9
 8011178:	08011b72 	.word	0x08011b72

0801117c <__swbuf_r>:
 801117c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801117e:	460e      	mov	r6, r1
 8011180:	4614      	mov	r4, r2
 8011182:	4605      	mov	r5, r0
 8011184:	b118      	cbz	r0, 801118e <__swbuf_r+0x12>
 8011186:	6983      	ldr	r3, [r0, #24]
 8011188:	b90b      	cbnz	r3, 801118e <__swbuf_r+0x12>
 801118a:	f7fc f9f3 	bl	800d574 <__sinit>
 801118e:	4b21      	ldr	r3, [pc, #132]	; (8011214 <__swbuf_r+0x98>)
 8011190:	429c      	cmp	r4, r3
 8011192:	d12b      	bne.n	80111ec <__swbuf_r+0x70>
 8011194:	686c      	ldr	r4, [r5, #4]
 8011196:	69a3      	ldr	r3, [r4, #24]
 8011198:	60a3      	str	r3, [r4, #8]
 801119a:	89a3      	ldrh	r3, [r4, #12]
 801119c:	071a      	lsls	r2, r3, #28
 801119e:	d52f      	bpl.n	8011200 <__swbuf_r+0x84>
 80111a0:	6923      	ldr	r3, [r4, #16]
 80111a2:	b36b      	cbz	r3, 8011200 <__swbuf_r+0x84>
 80111a4:	6923      	ldr	r3, [r4, #16]
 80111a6:	6820      	ldr	r0, [r4, #0]
 80111a8:	1ac0      	subs	r0, r0, r3
 80111aa:	6963      	ldr	r3, [r4, #20]
 80111ac:	b2f6      	uxtb	r6, r6
 80111ae:	4283      	cmp	r3, r0
 80111b0:	4637      	mov	r7, r6
 80111b2:	dc04      	bgt.n	80111be <__swbuf_r+0x42>
 80111b4:	4621      	mov	r1, r4
 80111b6:	4628      	mov	r0, r5
 80111b8:	f7fd fdce 	bl	800ed58 <_fflush_r>
 80111bc:	bb30      	cbnz	r0, 801120c <__swbuf_r+0x90>
 80111be:	68a3      	ldr	r3, [r4, #8]
 80111c0:	3b01      	subs	r3, #1
 80111c2:	60a3      	str	r3, [r4, #8]
 80111c4:	6823      	ldr	r3, [r4, #0]
 80111c6:	1c5a      	adds	r2, r3, #1
 80111c8:	6022      	str	r2, [r4, #0]
 80111ca:	701e      	strb	r6, [r3, #0]
 80111cc:	6963      	ldr	r3, [r4, #20]
 80111ce:	3001      	adds	r0, #1
 80111d0:	4283      	cmp	r3, r0
 80111d2:	d004      	beq.n	80111de <__swbuf_r+0x62>
 80111d4:	89a3      	ldrh	r3, [r4, #12]
 80111d6:	07db      	lsls	r3, r3, #31
 80111d8:	d506      	bpl.n	80111e8 <__swbuf_r+0x6c>
 80111da:	2e0a      	cmp	r6, #10
 80111dc:	d104      	bne.n	80111e8 <__swbuf_r+0x6c>
 80111de:	4621      	mov	r1, r4
 80111e0:	4628      	mov	r0, r5
 80111e2:	f7fd fdb9 	bl	800ed58 <_fflush_r>
 80111e6:	b988      	cbnz	r0, 801120c <__swbuf_r+0x90>
 80111e8:	4638      	mov	r0, r7
 80111ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80111ec:	4b0a      	ldr	r3, [pc, #40]	; (8011218 <__swbuf_r+0x9c>)
 80111ee:	429c      	cmp	r4, r3
 80111f0:	d101      	bne.n	80111f6 <__swbuf_r+0x7a>
 80111f2:	68ac      	ldr	r4, [r5, #8]
 80111f4:	e7cf      	b.n	8011196 <__swbuf_r+0x1a>
 80111f6:	4b09      	ldr	r3, [pc, #36]	; (801121c <__swbuf_r+0xa0>)
 80111f8:	429c      	cmp	r4, r3
 80111fa:	bf08      	it	eq
 80111fc:	68ec      	ldreq	r4, [r5, #12]
 80111fe:	e7ca      	b.n	8011196 <__swbuf_r+0x1a>
 8011200:	4621      	mov	r1, r4
 8011202:	4628      	mov	r0, r5
 8011204:	f000 f80c 	bl	8011220 <__swsetup_r>
 8011208:	2800      	cmp	r0, #0
 801120a:	d0cb      	beq.n	80111a4 <__swbuf_r+0x28>
 801120c:	f04f 37ff 	mov.w	r7, #4294967295
 8011210:	e7ea      	b.n	80111e8 <__swbuf_r+0x6c>
 8011212:	bf00      	nop
 8011214:	080117c8 	.word	0x080117c8
 8011218:	080117e8 	.word	0x080117e8
 801121c:	080117a8 	.word	0x080117a8

08011220 <__swsetup_r>:
 8011220:	4b32      	ldr	r3, [pc, #200]	; (80112ec <__swsetup_r+0xcc>)
 8011222:	b570      	push	{r4, r5, r6, lr}
 8011224:	681d      	ldr	r5, [r3, #0]
 8011226:	4606      	mov	r6, r0
 8011228:	460c      	mov	r4, r1
 801122a:	b125      	cbz	r5, 8011236 <__swsetup_r+0x16>
 801122c:	69ab      	ldr	r3, [r5, #24]
 801122e:	b913      	cbnz	r3, 8011236 <__swsetup_r+0x16>
 8011230:	4628      	mov	r0, r5
 8011232:	f7fc f99f 	bl	800d574 <__sinit>
 8011236:	4b2e      	ldr	r3, [pc, #184]	; (80112f0 <__swsetup_r+0xd0>)
 8011238:	429c      	cmp	r4, r3
 801123a:	d10f      	bne.n	801125c <__swsetup_r+0x3c>
 801123c:	686c      	ldr	r4, [r5, #4]
 801123e:	89a3      	ldrh	r3, [r4, #12]
 8011240:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011244:	0719      	lsls	r1, r3, #28
 8011246:	d42c      	bmi.n	80112a2 <__swsetup_r+0x82>
 8011248:	06dd      	lsls	r5, r3, #27
 801124a:	d411      	bmi.n	8011270 <__swsetup_r+0x50>
 801124c:	2309      	movs	r3, #9
 801124e:	6033      	str	r3, [r6, #0]
 8011250:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011254:	81a3      	strh	r3, [r4, #12]
 8011256:	f04f 30ff 	mov.w	r0, #4294967295
 801125a:	e03e      	b.n	80112da <__swsetup_r+0xba>
 801125c:	4b25      	ldr	r3, [pc, #148]	; (80112f4 <__swsetup_r+0xd4>)
 801125e:	429c      	cmp	r4, r3
 8011260:	d101      	bne.n	8011266 <__swsetup_r+0x46>
 8011262:	68ac      	ldr	r4, [r5, #8]
 8011264:	e7eb      	b.n	801123e <__swsetup_r+0x1e>
 8011266:	4b24      	ldr	r3, [pc, #144]	; (80112f8 <__swsetup_r+0xd8>)
 8011268:	429c      	cmp	r4, r3
 801126a:	bf08      	it	eq
 801126c:	68ec      	ldreq	r4, [r5, #12]
 801126e:	e7e6      	b.n	801123e <__swsetup_r+0x1e>
 8011270:	0758      	lsls	r0, r3, #29
 8011272:	d512      	bpl.n	801129a <__swsetup_r+0x7a>
 8011274:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011276:	b141      	cbz	r1, 801128a <__swsetup_r+0x6a>
 8011278:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801127c:	4299      	cmp	r1, r3
 801127e:	d002      	beq.n	8011286 <__swsetup_r+0x66>
 8011280:	4630      	mov	r0, r6
 8011282:	f7fe fe1d 	bl	800fec0 <_free_r>
 8011286:	2300      	movs	r3, #0
 8011288:	6363      	str	r3, [r4, #52]	; 0x34
 801128a:	89a3      	ldrh	r3, [r4, #12]
 801128c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011290:	81a3      	strh	r3, [r4, #12]
 8011292:	2300      	movs	r3, #0
 8011294:	6063      	str	r3, [r4, #4]
 8011296:	6923      	ldr	r3, [r4, #16]
 8011298:	6023      	str	r3, [r4, #0]
 801129a:	89a3      	ldrh	r3, [r4, #12]
 801129c:	f043 0308 	orr.w	r3, r3, #8
 80112a0:	81a3      	strh	r3, [r4, #12]
 80112a2:	6923      	ldr	r3, [r4, #16]
 80112a4:	b94b      	cbnz	r3, 80112ba <__swsetup_r+0x9a>
 80112a6:	89a3      	ldrh	r3, [r4, #12]
 80112a8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80112ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80112b0:	d003      	beq.n	80112ba <__swsetup_r+0x9a>
 80112b2:	4621      	mov	r1, r4
 80112b4:	4630      	mov	r0, r6
 80112b6:	f000 f84d 	bl	8011354 <__smakebuf_r>
 80112ba:	89a0      	ldrh	r0, [r4, #12]
 80112bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80112c0:	f010 0301 	ands.w	r3, r0, #1
 80112c4:	d00a      	beq.n	80112dc <__swsetup_r+0xbc>
 80112c6:	2300      	movs	r3, #0
 80112c8:	60a3      	str	r3, [r4, #8]
 80112ca:	6963      	ldr	r3, [r4, #20]
 80112cc:	425b      	negs	r3, r3
 80112ce:	61a3      	str	r3, [r4, #24]
 80112d0:	6923      	ldr	r3, [r4, #16]
 80112d2:	b943      	cbnz	r3, 80112e6 <__swsetup_r+0xc6>
 80112d4:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80112d8:	d1ba      	bne.n	8011250 <__swsetup_r+0x30>
 80112da:	bd70      	pop	{r4, r5, r6, pc}
 80112dc:	0781      	lsls	r1, r0, #30
 80112de:	bf58      	it	pl
 80112e0:	6963      	ldrpl	r3, [r4, #20]
 80112e2:	60a3      	str	r3, [r4, #8]
 80112e4:	e7f4      	b.n	80112d0 <__swsetup_r+0xb0>
 80112e6:	2000      	movs	r0, #0
 80112e8:	e7f7      	b.n	80112da <__swsetup_r+0xba>
 80112ea:	bf00      	nop
 80112ec:	20000110 	.word	0x20000110
 80112f0:	080117c8 	.word	0x080117c8
 80112f4:	080117e8 	.word	0x080117e8
 80112f8:	080117a8 	.word	0x080117a8

080112fc <abort>:
 80112fc:	b508      	push	{r3, lr}
 80112fe:	2006      	movs	r0, #6
 8011300:	f000 f898 	bl	8011434 <raise>
 8011304:	2001      	movs	r0, #1
 8011306:	f7f0 fd1f 	bl	8001d48 <_exit>

0801130a <__swhatbuf_r>:
 801130a:	b570      	push	{r4, r5, r6, lr}
 801130c:	460e      	mov	r6, r1
 801130e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011312:	2900      	cmp	r1, #0
 8011314:	b096      	sub	sp, #88	; 0x58
 8011316:	4614      	mov	r4, r2
 8011318:	461d      	mov	r5, r3
 801131a:	da08      	bge.n	801132e <__swhatbuf_r+0x24>
 801131c:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011320:	2200      	movs	r2, #0
 8011322:	602a      	str	r2, [r5, #0]
 8011324:	061a      	lsls	r2, r3, #24
 8011326:	d410      	bmi.n	801134a <__swhatbuf_r+0x40>
 8011328:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801132c:	e00e      	b.n	801134c <__swhatbuf_r+0x42>
 801132e:	466a      	mov	r2, sp
 8011330:	f000 f89c 	bl	801146c <_fstat_r>
 8011334:	2800      	cmp	r0, #0
 8011336:	dbf1      	blt.n	801131c <__swhatbuf_r+0x12>
 8011338:	9a01      	ldr	r2, [sp, #4]
 801133a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801133e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011342:	425a      	negs	r2, r3
 8011344:	415a      	adcs	r2, r3
 8011346:	602a      	str	r2, [r5, #0]
 8011348:	e7ee      	b.n	8011328 <__swhatbuf_r+0x1e>
 801134a:	2340      	movs	r3, #64	; 0x40
 801134c:	2000      	movs	r0, #0
 801134e:	6023      	str	r3, [r4, #0]
 8011350:	b016      	add	sp, #88	; 0x58
 8011352:	bd70      	pop	{r4, r5, r6, pc}

08011354 <__smakebuf_r>:
 8011354:	898b      	ldrh	r3, [r1, #12]
 8011356:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011358:	079d      	lsls	r5, r3, #30
 801135a:	4606      	mov	r6, r0
 801135c:	460c      	mov	r4, r1
 801135e:	d507      	bpl.n	8011370 <__smakebuf_r+0x1c>
 8011360:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011364:	6023      	str	r3, [r4, #0]
 8011366:	6123      	str	r3, [r4, #16]
 8011368:	2301      	movs	r3, #1
 801136a:	6163      	str	r3, [r4, #20]
 801136c:	b002      	add	sp, #8
 801136e:	bd70      	pop	{r4, r5, r6, pc}
 8011370:	ab01      	add	r3, sp, #4
 8011372:	466a      	mov	r2, sp
 8011374:	f7ff ffc9 	bl	801130a <__swhatbuf_r>
 8011378:	9900      	ldr	r1, [sp, #0]
 801137a:	4605      	mov	r5, r0
 801137c:	4630      	mov	r0, r6
 801137e:	f7fc f9f5 	bl	800d76c <_malloc_r>
 8011382:	b948      	cbnz	r0, 8011398 <__smakebuf_r+0x44>
 8011384:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011388:	059a      	lsls	r2, r3, #22
 801138a:	d4ef      	bmi.n	801136c <__smakebuf_r+0x18>
 801138c:	f023 0303 	bic.w	r3, r3, #3
 8011390:	f043 0302 	orr.w	r3, r3, #2
 8011394:	81a3      	strh	r3, [r4, #12]
 8011396:	e7e3      	b.n	8011360 <__smakebuf_r+0xc>
 8011398:	4b0d      	ldr	r3, [pc, #52]	; (80113d0 <__smakebuf_r+0x7c>)
 801139a:	62b3      	str	r3, [r6, #40]	; 0x28
 801139c:	89a3      	ldrh	r3, [r4, #12]
 801139e:	6020      	str	r0, [r4, #0]
 80113a0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80113a4:	81a3      	strh	r3, [r4, #12]
 80113a6:	9b00      	ldr	r3, [sp, #0]
 80113a8:	6163      	str	r3, [r4, #20]
 80113aa:	9b01      	ldr	r3, [sp, #4]
 80113ac:	6120      	str	r0, [r4, #16]
 80113ae:	b15b      	cbz	r3, 80113c8 <__smakebuf_r+0x74>
 80113b0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80113b4:	4630      	mov	r0, r6
 80113b6:	f000 f86b 	bl	8011490 <_isatty_r>
 80113ba:	b128      	cbz	r0, 80113c8 <__smakebuf_r+0x74>
 80113bc:	89a3      	ldrh	r3, [r4, #12]
 80113be:	f023 0303 	bic.w	r3, r3, #3
 80113c2:	f043 0301 	orr.w	r3, r3, #1
 80113c6:	81a3      	strh	r3, [r4, #12]
 80113c8:	89a0      	ldrh	r0, [r4, #12]
 80113ca:	4305      	orrs	r5, r0
 80113cc:	81a5      	strh	r5, [r4, #12]
 80113ce:	e7cd      	b.n	801136c <__smakebuf_r+0x18>
 80113d0:	0800d50d 	.word	0x0800d50d

080113d4 <_malloc_usable_size_r>:
 80113d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80113d8:	1f18      	subs	r0, r3, #4
 80113da:	2b00      	cmp	r3, #0
 80113dc:	bfbc      	itt	lt
 80113de:	580b      	ldrlt	r3, [r1, r0]
 80113e0:	18c0      	addlt	r0, r0, r3
 80113e2:	4770      	bx	lr

080113e4 <_raise_r>:
 80113e4:	291f      	cmp	r1, #31
 80113e6:	b538      	push	{r3, r4, r5, lr}
 80113e8:	4604      	mov	r4, r0
 80113ea:	460d      	mov	r5, r1
 80113ec:	d904      	bls.n	80113f8 <_raise_r+0x14>
 80113ee:	2316      	movs	r3, #22
 80113f0:	6003      	str	r3, [r0, #0]
 80113f2:	f04f 30ff 	mov.w	r0, #4294967295
 80113f6:	bd38      	pop	{r3, r4, r5, pc}
 80113f8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80113fa:	b112      	cbz	r2, 8011402 <_raise_r+0x1e>
 80113fc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8011400:	b94b      	cbnz	r3, 8011416 <_raise_r+0x32>
 8011402:	4620      	mov	r0, r4
 8011404:	f000 f830 	bl	8011468 <_getpid_r>
 8011408:	462a      	mov	r2, r5
 801140a:	4601      	mov	r1, r0
 801140c:	4620      	mov	r0, r4
 801140e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011412:	f000 b817 	b.w	8011444 <_kill_r>
 8011416:	2b01      	cmp	r3, #1
 8011418:	d00a      	beq.n	8011430 <_raise_r+0x4c>
 801141a:	1c59      	adds	r1, r3, #1
 801141c:	d103      	bne.n	8011426 <_raise_r+0x42>
 801141e:	2316      	movs	r3, #22
 8011420:	6003      	str	r3, [r0, #0]
 8011422:	2001      	movs	r0, #1
 8011424:	e7e7      	b.n	80113f6 <_raise_r+0x12>
 8011426:	2400      	movs	r4, #0
 8011428:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 801142c:	4628      	mov	r0, r5
 801142e:	4798      	blx	r3
 8011430:	2000      	movs	r0, #0
 8011432:	e7e0      	b.n	80113f6 <_raise_r+0x12>

08011434 <raise>:
 8011434:	4b02      	ldr	r3, [pc, #8]	; (8011440 <raise+0xc>)
 8011436:	4601      	mov	r1, r0
 8011438:	6818      	ldr	r0, [r3, #0]
 801143a:	f7ff bfd3 	b.w	80113e4 <_raise_r>
 801143e:	bf00      	nop
 8011440:	20000110 	.word	0x20000110

08011444 <_kill_r>:
 8011444:	b538      	push	{r3, r4, r5, lr}
 8011446:	4d07      	ldr	r5, [pc, #28]	; (8011464 <_kill_r+0x20>)
 8011448:	2300      	movs	r3, #0
 801144a:	4604      	mov	r4, r0
 801144c:	4608      	mov	r0, r1
 801144e:	4611      	mov	r1, r2
 8011450:	602b      	str	r3, [r5, #0]
 8011452:	f7f0 fc69 	bl	8001d28 <_kill>
 8011456:	1c43      	adds	r3, r0, #1
 8011458:	d102      	bne.n	8011460 <_kill_r+0x1c>
 801145a:	682b      	ldr	r3, [r5, #0]
 801145c:	b103      	cbz	r3, 8011460 <_kill_r+0x1c>
 801145e:	6023      	str	r3, [r4, #0]
 8011460:	bd38      	pop	{r3, r4, r5, pc}
 8011462:	bf00      	nop
 8011464:	20006f18 	.word	0x20006f18

08011468 <_getpid_r>:
 8011468:	f7f0 bc56 	b.w	8001d18 <_getpid>

0801146c <_fstat_r>:
 801146c:	b538      	push	{r3, r4, r5, lr}
 801146e:	4d07      	ldr	r5, [pc, #28]	; (801148c <_fstat_r+0x20>)
 8011470:	2300      	movs	r3, #0
 8011472:	4604      	mov	r4, r0
 8011474:	4608      	mov	r0, r1
 8011476:	4611      	mov	r1, r2
 8011478:	602b      	str	r3, [r5, #0]
 801147a:	f7f0 fcb4 	bl	8001de6 <_fstat>
 801147e:	1c43      	adds	r3, r0, #1
 8011480:	d102      	bne.n	8011488 <_fstat_r+0x1c>
 8011482:	682b      	ldr	r3, [r5, #0]
 8011484:	b103      	cbz	r3, 8011488 <_fstat_r+0x1c>
 8011486:	6023      	str	r3, [r4, #0]
 8011488:	bd38      	pop	{r3, r4, r5, pc}
 801148a:	bf00      	nop
 801148c:	20006f18 	.word	0x20006f18

08011490 <_isatty_r>:
 8011490:	b538      	push	{r3, r4, r5, lr}
 8011492:	4d06      	ldr	r5, [pc, #24]	; (80114ac <_isatty_r+0x1c>)
 8011494:	2300      	movs	r3, #0
 8011496:	4604      	mov	r4, r0
 8011498:	4608      	mov	r0, r1
 801149a:	602b      	str	r3, [r5, #0]
 801149c:	f7f0 fcb3 	bl	8001e06 <_isatty>
 80114a0:	1c43      	adds	r3, r0, #1
 80114a2:	d102      	bne.n	80114aa <_isatty_r+0x1a>
 80114a4:	682b      	ldr	r3, [r5, #0]
 80114a6:	b103      	cbz	r3, 80114aa <_isatty_r+0x1a>
 80114a8:	6023      	str	r3, [r4, #0]
 80114aa:	bd38      	pop	{r3, r4, r5, pc}
 80114ac:	20006f18 	.word	0x20006f18

080114b0 <_init>:
 80114b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114b2:	bf00      	nop
 80114b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114b6:	bc08      	pop	{r3}
 80114b8:	469e      	mov	lr, r3
 80114ba:	4770      	bx	lr

080114bc <_fini>:
 80114bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80114be:	bf00      	nop
 80114c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80114c2:	bc08      	pop	{r3}
 80114c4:	469e      	mov	lr, r3
 80114c6:	4770      	bx	lr
