Info: Importing module top
Info: Rule checker, verifying imported design
Info: Checksum: 0xd7a215fb

Info: constrained 'CLK' to bel 'X12/Y31/io1'
Info: constrained 'RX' to bel 'X13/Y0/io1'
Info: constrained 'TX' to bel 'X15/Y0/io0'
Info: constrained 'BTN_N' to bel 'X16/Y0/io0'
Info: constrained 'LEDR_N' to bel 'X17/Y0/io0'
Info: constrained 'LEDG_N' to bel 'X13/Y31/io0'
Info: constrained 'LED1' to bel 'X18/Y31/io0'
Info: constrained 'LED2' to bel 'X18/Y31/io1'
Info: constrained 'LED3' to bel 'X19/Y31/io1'
Info: constrained 'LED4' to bel 'X19/Y31/io0'
Info: constrained 'LED5' to bel 'X18/Y0/io1'
Info: constrained 'BTN1' to bel 'X19/Y0/io1'
Info: constrained 'BTN2' to bel 'X21/Y0/io1'
Info: constrained 'BTN3' to bel 'X22/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     3941 LCs used as LUT4 only
Info:      515 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      668 LCs used as DFF only
Info: Packing carries..
Info:       55 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info: Promoting globals..
Info: promoting CLK$SB_IO_IN (fanout 1239)
Info: promoting reset_SB_LUT4_I3_O [reset] (fanout 84)
Info: promoting cpu0.div_go [reset] (fanout 68)
Info: promoting cpu0.mem_data_in_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.mem_data_in_SB_DFFE_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I1_1_O_SB_LUT4_I2_O [reset] (fanout 24)
Info: promoting cpu0.div0.step_SB_LUT4_I1_O [cen] (fanout 66)
Info: promoting cpu0.div0.dividend_SB_DFFE_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CO_2_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFE_D_Q_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_I2_O [cen] (fanout 65)
Info: promoting cpu0.div0.result_SB_DFFE_Q_E [cen] (fanout 32)
Info: Constraining chains...
Info:       34 LCs used to legalise carry chains.
Info: Checksum: 0xbf003fa4

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x3d6f287b

Info: Device utilisation:
Info: 	         ICESTORM_LC:  5215/ 5280    98%
Info: 	        ICESTORM_RAM:    26/   30    86%
Info: 	               SB_IO:    14/   96    14%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     4/    8    50%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 14 cells based on constraints.
Info: Creating initial placement for remaining 5257 cells.
Info:   initial placement placed 500/5257 cells
Info:   initial placement placed 1000/5257 cells
Info:   initial placement placed 1500/5257 cells
Info:   initial placement placed 2000/5257 cells
Info:   initial placement placed 2500/5257 cells
Info:   initial placement placed 3000/5257 cells
Info:   initial placement placed 3500/5257 cells
Info:   initial placement placed 4000/5257 cells
Info:   initial placement placed 4500/5257 cells
Info:   initial placement placed 5000/5257 cells
Info:   initial placement placed 5257/5257 cells
Info: Initial placement time 2.40s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 6850, wirelen = 142919
Info:   at iteration #5: temp = 0.062500, timing cost = 8565, wirelen = 144948
Info:   at iteration #10: temp = 0.020503, timing cost = 6430, wirelen = 141465
Info:   at iteration #15: temp = 0.014239, timing cost = 6372, wirelen = 138812
Info:   at iteration #20: temp = 0.011018, timing cost = 6753, wirelen = 138584
Info:   at iteration #25: temp = 0.008974, timing cost = 6039, wirelen = 135545
Info:   at iteration #30: temp = 0.006944, timing cost = 7837, wirelen = 135180
Info:   at iteration #35: temp = 0.005656, timing cost = 6704, wirelen = 135984
Info:   at iteration #40: temp = 0.004376, timing cost = 7180, wirelen = 133968
Info:   at iteration #45: temp = 0.003386, timing cost = 7209, wirelen = 135058
Info:   at iteration #50: temp = 0.002620, timing cost = 6301, wirelen = 133942
Info:   at iteration #55: temp = 0.002028, timing cost = 7020, wirelen = 134533
Info:   at iteration #60: temp = 0.001651, timing cost = 7714, wirelen = 134353
Info:   at iteration #65: temp = 0.001278, timing cost = 7115, wirelen = 133874
Info:   at iteration #70: temp = 0.000989, timing cost = 6750, wirelen = 132076
Info:   at iteration #75: temp = 0.000765, timing cost = 7972, wirelen = 132682
Info:   at iteration #80: temp = 0.000623, timing cost = 7836, wirelen = 130889
Info:   at iteration #85: temp = 0.000482, timing cost = 7932, wirelen = 130398
Info:   at iteration #90: temp = 0.000413, timing cost = 6585, wirelen = 128781
Info:   at iteration #95: temp = 0.000320, timing cost = 7006, wirelen = 127836
Info:   at iteration #100: temp = 0.000261, timing cost = 7255, wirelen = 127172
Info:   at iteration #105: temp = 0.000223, timing cost = 5876, wirelen = 125347
Info:   at iteration #110: temp = 0.000182, timing cost = 6828, wirelen = 123531
Info:   at iteration #115: temp = 0.000156, timing cost = 7920, wirelen = 120069
Info:   at iteration #120: temp = 0.000134, timing cost = 7286, wirelen = 118546
Info:   at iteration #125: temp = 0.000109, timing cost = 7358, wirelen = 115525
Info:   at iteration #130: temp = 0.000098, timing cost = 6866, wirelen = 112031
Info:   at iteration #135: temp = 0.000089, timing cost = 7348, wirelen = 108538
Info:   at iteration #140: temp = 0.000080, timing cost = 6658, wirelen = 104415
Info:   at iteration #145: temp = 0.000076, timing cost = 8094, wirelen = 98860
Info:   at iteration #150: temp = 0.000069, timing cost = 7526, wirelen = 93643
Info:   at iteration #155: temp = 0.000069, timing cost = 5784, wirelen = 89584
Info:   at iteration #160: temp = 0.000062, timing cost = 7022, wirelen = 84916
Info:   at iteration #165: temp = 0.000062, timing cost = 7256, wirelen = 80957
Info:   at iteration #170: temp = 0.000059, timing cost = 5999, wirelen = 77069
Info:   at iteration #175: temp = 0.000053, timing cost = 7091, wirelen = 74490
Info:   at iteration #180: temp = 0.000053, timing cost = 6378, wirelen = 69667
Info:   at iteration #185: temp = 0.000048, timing cost = 6730, wirelen = 65364
Info:   at iteration #190: temp = 0.000046, timing cost = 7048, wirelen = 62993
Info: Legalising relative constraints...
Info:     moved 308 cells, 185 unplaced (after legalising chains)
Info:        average distance 1.815071
Info:        maximum distance 6.082763
Info:     moved 569 cells, 0 unplaced (after replacing ripped up cells)
Info:        average distance 3.365384
Info:        maximum distance 24.413111
Info:   at iteration #195: temp = 0.000043, timing cost = 5817, wirelen = 57251
Info:   at iteration #200: temp = 0.000043, timing cost = 5782, wirelen = 52706
Info:   at iteration #205: temp = 0.000043, timing cost = 6621, wirelen = 50386
Info:   at iteration #210: temp = 0.000041, timing cost = 6138, wirelen = 48097
Info:   at iteration #215: temp = 0.000039, timing cost = 5427, wirelen = 45579
Info:   at iteration #220: temp = 0.000037, timing cost = 5842, wirelen = 43569
Info:   at iteration #225: temp = 0.000035, timing cost = 5371, wirelen = 41305
Info:   at iteration #230: temp = 0.000033, timing cost = 5450, wirelen = 39656
Info:   at iteration #235: temp = 0.000032, timing cost = 6222, wirelen = 37947
Info:   at iteration #240: temp = 0.000029, timing cost = 5918, wirelen = 36665
Info:   at iteration #245: temp = 0.000026, timing cost = 5225, wirelen = 35442
Info:   at iteration #250: temp = 0.000023, timing cost = 5547, wirelen = 34570
Info:   at iteration #255: temp = 0.000021, timing cost = 5711, wirelen = 33447
Info:   at iteration #260: temp = 0.000018, timing cost = 5760, wirelen = 32452
Info:   at iteration #265: temp = 0.000014, timing cost = 5686, wirelen = 31138
Info:   at iteration #270: temp = 0.000009, timing cost = 5438, wirelen = 30145
Info:   at iteration #275: temp = 0.000006, timing cost = 5467, wirelen = 29100
Info:   at iteration #280: temp = 0.000002, timing cost = 5348, wirelen = 28724
Info:   at iteration #285: temp = 0.000001, timing cost = 5392, wirelen = 28637
Info:   at iteration #290: temp = 0.000000, timing cost = 5388, wirelen = 28594
Info:   at iteration #295: temp = 0.000000, timing cost = 5384, wirelen = 28586
Info:   at iteration #300: temp = 0.000000, timing cost = 5382, wirelen = 28567
Info:   at iteration #305: temp = 0.000000, timing cost = 5383, wirelen = 28568
Info:   at iteration #310: temp = 0.000000, timing cost = 5382, wirelen = 28564
Info:   at iteration #311: temp = 0.000000, timing cost = 5382, wirelen = 28563 
Info: SA placement time 104.55s

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.92 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 53.34 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 16.62 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 41.28 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 12.39 ns

Info: Slack histogram:
Info:  legend: * represents 12 endpoint(s)
Info:          + represents [1,12) endpoint(s)
Info: [ 11495,  14889) |******+
Info: [ 14889,  18283) |************+
Info: [ 18283,  21677) |*************** 
Info: [ 21677,  25071) |******+
Info: [ 25071,  28465) |+
Info: [ 28465,  31859) |********************+
Info: [ 31859,  35253) |*****************************+
Info: [ 35253,  38647) |*******************************************************+
Info: [ 38647,  42041) |*********************+
Info: [ 42041,  45435) |*********************+
Info: [ 45435,  48829) |*******+
Info: [ 48829,  52223) |*****+
Info: [ 52223,  55617) |***+
Info: [ 55617,  59011) |*********+
Info: [ 59011,  62405) |******************+
Info: [ 62405,  65799) |********************************+
Info: [ 65799,  69193) |********************+
Info: [ 69193,  72587) |*******************************************+
Info: [ 72587,  75981) |*********************************************+
Info: [ 75981,  79375) |************************************************************ 
Info: Checksum: 0xdd0e4dd6

Info: Routing..
Info: Setting up routing queue.
Info: Routing 18403 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs
Info:       1000 |       12        987 |   12   987 |     17433
Info:       2000 |       51       1948 |   39   961 |     16482
Info:       3000 |      110       2889 |   59   941 |     15598
Info:       4000 |      192       3807 |   82   918 |     14714
Info:       5000 |      324       4675 |  132   868 |     13958
Info:       6000 |      562       5437 |  238   762 |     13301
Info:       7000 |      810       6189 |  248   752 |     12688
Info:       8000 |     1080       6919 |  270   730 |     12061
Info:       9000 |     1414       7585 |  334   666 |     11611
Info:      10000 |     1810       8189 |  396   604 |     11251
Info:      11000 |     1976       9023 |  166   834 |     10558
Info:      12000 |     2423       9576 |  447   553 |     10346
Info:      13000 |     2863      10136 |  440   560 |     10165
Info:      14000 |     3038      10961 |  175   825 |      9441
Info:      15000 |     3517      11482 |  479   521 |      9256
Info:      16000 |     3995      12004 |  478   522 |      9126
Info:      17000 |     4397      12602 |  402   598 |      8863
Info:      18000 |     4904      13095 |  507   493 |      8778
Info:      19000 |     5404      13595 |  500   500 |      8677
Info:      20000 |     5870      14129 |  466   534 |      8455
Info:      21000 |     6315      14684 |  445   555 |      8226
Info:      22000 |     6775      15224 |  460   540 |      8001
Info:      23000 |     7265      15734 |  490   510 |      7764
Info:      24000 |     7772      16227 |  507   493 |      7533
Info:      25000 |     8293      16706 |  521   479 |      7370
Info:      26000 |     8846      17153 |  553   447 |      7282
Info:      27000 |     9321      17678 |  475   525 |      7052
Info:      28000 |     9897      18102 |  576   424 |      6949
Info:      29000 |    10348      18651 |  451   549 |      6721
Info:      30000 |    10870      19129 |  522   478 |      6597
Info:      31000 |    11481      19518 |  611   389 |      6552
Info:      32000 |    11983      20016 |  502   498 |      6307
Info:      33000 |    12492      20507 |  509   491 |      6264
Info:      34000 |    13063      20936 |  571   429 |      6121
Info:      35000 |    13557      21442 |  494   506 |      5908
Info:      36000 |    14107      21892 |  550   450 |      5816
Info:      37000 |    14665      22334 |  558   442 |      5708
Info:      38000 |    15222      22777 |  557   443 |      5571
Info:      39000 |    15709      23290 |  487   513 |      5415
Info:      40000 |    16171      23828 |  462   538 |      5106
Info:      41000 |    16666      24333 |  495   505 |      4947
Info:      42000 |    17222      24777 |  556   444 |      4810
Info:      43000 |    17716      25283 |  494   506 |      4724
Info:      44000 |    18248      25751 |  532   468 |      4625
Info:      45000 |    18795      26204 |  547   453 |      4467
Info:      46000 |    19342      26657 |  547   453 |      4320
Info:      47000 |    19929      27070 |  587   413 |      4184
Info:      48000 |    20486      27513 |  557   443 |      4100
Info:      49000 |    20974      28025 |  488   512 |      3905
Info:      50000 |    21487      28512 |  513   487 |      3684
Info:      51000 |    22015      28984 |  528   472 |      3457
Info:      52000 |    22570      29429 |  555   445 |      3319
Info:      53000 |    23142      29857 |  572   428 |      3226
Info:      54000 |    23706      30293 |  564   436 |      3097
Info:      55000 |    24252      30747 |  546   454 |      2899
Info:      56000 |    24854      31145 |  602   398 |      2819
Info:      57000 |    25493      31506 |  639   361 |      2866
Info:      58000 |    26044      31955 |  551   449 |      2767
Info:      59000 |    26581      32418 |  537   463 |      2639
Info:      60000 |    27222      32777 |  641   359 |      2657
Info:      61000 |    27851      33148 |  629   371 |      2639
Info:      62000 |    28445      33554 |  594   406 |      2577
Info:      63000 |    29046      33953 |  601   399 |      2548
Info:      64000 |    29675      34324 |  629   371 |      2541
Info:      65000 |    30245      34754 |  570   430 |      2520
Info:      66000 |    30774      35225 |  529   471 |      2472
Info:      67000 |    31376      35623 |  602   398 |      2417
Info:      68000 |    31985      36014 |  609   391 |      2348
Info:      69000 |    32615      36384 |  630   370 |      2369
Info:      70000 |    33197      36802 |  582   418 |      2319
Info:      71000 |    33754      37245 |  557   443 |      2317
Info:      72000 |    34371      37628 |  617   383 |      2232
Info:      73000 |    34884      38115 |  513   487 |      2169
Info:      74000 |    35449      38550 |  565   435 |      2118
Info:      75000 |    36060      38939 |  611   389 |      2108
Info:      76000 |    36614      39385 |  554   446 |      2056
Info:      77000 |    37211      39788 |  597   403 |      1999
Info:      78000 |    37688      40311 |  477   523 |      1945
Info:      79000 |    38192      40807 |  504   496 |      1801
Info:      80000 |    38794      41205 |  602   398 |      1861
Info:      81000 |    39470      41529 |  676   324 |      1833
Info:      82000 |    40065      41934 |  595   405 |      1774
Info:      83000 |    40612      42387 |  547   453 |      1758
Info:      84000 |    41172      42827 |  560   440 |      1595
Info:      85000 |    41766      43233 |  594   406 |      1478
Info:      86000 |    42386      43613 |  620   380 |      1453
Info:      87000 |    43004      43995 |  618   382 |      1418
Info:      88000 |    43622      44377 |  618   382 |      1380
Info:      89000 |    44188      44811 |  566   434 |      1366
Info:      90000 |    44811      45188 |  623   377 |      1359
Info:      91000 |    45460      45539 |  649   351 |      1348
Info:      92000 |    46064      45935 |  604   396 |      1324
Info:      93000 |    46646      46353 |  582   418 |      1292
Info:      94000 |    47178      46821 |  532   468 |      1295
Info:      95000 |    47748      47251 |  570   430 |      1242
Info:      96000 |    48346      47653 |  598   402 |      1224
Info:      97000 |    48905      48094 |  559   441 |      1205
Info:      98000 |    49494      48505 |  589   411 |      1149
Info:      99000 |    49962      49037 |  468   532 |       835
Info:     100000 |    50438      49561 |  476   524 |       555
Info:     101000 |    51004      49995 |  566   434 |       485
Info:     102000 |    51482      50517 |  478   522 |       237
Info:     103000 |    52021      50978 |  539   461 |       140
Info:     103425 |    52204      51221 |  183   243 |         0
Info: Routing complete.
Info: Route time 60.76s
Info: Checksum: 0xaa061527

Info: Critical path report for clock 'CLK$SB_IO_IN_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_DFFLC.O
Info:  5.4  6.8    Net cpu0.R0[2] budget -3.586000 ns (20,23) -> (22,10)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2  8.1  Source cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8  9.8    Net cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_I0 budget -3.096000 ns (22,10) -> (21,11)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.I0
Info:  1.3 11.1  Source cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 12.9    Net cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_I3 budget -3.283000 ns (21,11) -> (21,12)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_LC.I3
Info:  0.9 13.7  Source cpu0.alu0.b_SB_LUT4_O_25_I3_SB_LUT4_O_LC.O
Info:  1.8 15.5    Net cpu0.alu0.b_SB_LUT4_O_25_I3 budget -2.823000 ns (21,12) -> (20,12)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_25_LC.I3
Info:  0.9 16.4  Source cpu0.alu0.b_SB_LUT4_O_25_LC.O
Info:  3.5 19.9    Net cpu0.alu_b[2] budget -1.527000 ns (20,12) -> (13,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.7  Source cpu0.alu0.sub_SB_LUT4_O_8_I2_SB_LUT4_O_LC.O
Info:  2.3 23.0    Net cpu0.alu0.sub_SB_LUT4_O_8_I2 budget -1.491000 ns (13,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_8_LC.I2
Info:  0.6 23.7  Source cpu0.alu0.sub_SB_LUT4_O_8_LC.COUT
Info:  0.0 23.7    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[3] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_6_LC.CIN
Info:  0.3 23.9  Source cpu0.alu0.sub_SB_LUT4_O_6_LC.COUT
Info:  0.0 23.9    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[4] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_5_LC.CIN
Info:  0.3 24.2  Source cpu0.alu0.sub_SB_LUT4_O_5_LC.COUT
Info:  0.0 24.2    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[5] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_4_LC.CIN
Info:  0.3 24.5  Source cpu0.alu0.sub_SB_LUT4_O_4_LC.COUT
Info:  0.0 24.5    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[6] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_3_LC.CIN
Info:  0.3 24.8  Source cpu0.alu0.sub_SB_LUT4_O_3_LC.COUT
Info:  0.0 24.8    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[7] budget 0.000000 ns (12,9) -> (12,9)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.0  Source cpu0.alu0.sub_SB_LUT4_O_2_LC.COUT
Info:  0.6 25.6    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[8] budget 0.560000 ns (12,9) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_1_LC.CIN
Info:  0.3 25.9  Source cpu0.alu0.sub_SB_LUT4_O_1_LC.COUT
Info:  0.0 25.9    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[9] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_LC.CIN
Info:  0.3 26.2  Source cpu0.alu0.sub_SB_LUT4_O_LC.COUT
Info:  0.0 26.2    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[10] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_29_LC.CIN
Info:  0.3 26.4  Source cpu0.alu0.sub_SB_LUT4_O_29_LC.COUT
Info:  0.0 26.4    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[11] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_28_LC.CIN
Info:  0.3 26.7  Source cpu0.alu0.sub_SB_LUT4_O_28_LC.COUT
Info:  0.0 26.7    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[12] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_27_LC.CIN
Info:  0.3 27.0  Source cpu0.alu0.sub_SB_LUT4_O_27_LC.COUT
Info:  0.0 27.0    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[13] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_26_LC.CIN
Info:  0.3 27.3  Source cpu0.alu0.sub_SB_LUT4_O_26_LC.COUT
Info:  0.0 27.3    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[14] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_25_LC.CIN
Info:  0.3 27.5  Source cpu0.alu0.sub_SB_LUT4_O_25_LC.COUT
Info:  0.0 27.5    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[15] budget 0.000000 ns (12,10) -> (12,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_24_LC.CIN
Info:  0.3 27.8  Source cpu0.alu0.sub_SB_LUT4_O_24_LC.COUT
Info:  0.6 28.4    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[16] budget 0.560000 ns (12,10) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_23_LC.CIN
Info:  0.3 28.7  Source cpu0.alu0.sub_SB_LUT4_O_23_LC.COUT
Info:  0.0 28.7    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[17] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_22_LC.CIN
Info:  0.3 28.9  Source cpu0.alu0.sub_SB_LUT4_O_22_LC.COUT
Info:  0.0 28.9    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[18] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_21_LC.CIN
Info:  0.3 29.2  Source cpu0.alu0.sub_SB_LUT4_O_21_LC.COUT
Info:  0.0 29.2    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[19] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_20_LC.CIN
Info:  0.3 29.5  Source cpu0.alu0.sub_SB_LUT4_O_20_LC.COUT
Info:  0.0 29.5    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[20] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_18_LC.CIN
Info:  0.3 29.8  Source cpu0.alu0.sub_SB_LUT4_O_18_LC.COUT
Info:  0.0 29.8    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[21] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_17_LC.CIN
Info:  0.3 30.1  Source cpu0.alu0.sub_SB_LUT4_O_17_LC.COUT
Info:  0.0 30.1    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[22] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_16_LC.CIN
Info:  0.3 30.3  Source cpu0.alu0.sub_SB_LUT4_O_16_LC.COUT
Info:  0.0 30.3    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[23] budget 0.000000 ns (12,11) -> (12,11)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_15_LC.CIN
Info:  0.3 30.6  Source cpu0.alu0.sub_SB_LUT4_O_15_LC.COUT
Info:  0.6 31.2    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[24] budget 0.560000 ns (12,11) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_14_LC.CIN
Info:  0.3 31.4  Source cpu0.alu0.sub_SB_LUT4_O_14_LC.COUT
Info:  0.0 31.4    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[25] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_13_LC.CIN
Info:  0.3 31.7  Source cpu0.alu0.sub_SB_LUT4_O_13_LC.COUT
Info:  0.0 31.7    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[26] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_12_LC.CIN
Info:  0.3 32.0  Source cpu0.alu0.sub_SB_LUT4_O_12_LC.COUT
Info:  0.0 32.0    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[27] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_11_LC.CIN
Info:  0.3 32.3  Source cpu0.alu0.sub_SB_LUT4_O_11_LC.COUT
Info:  0.0 32.3    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[28] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_10_LC.CIN
Info:  0.3 32.6  Source cpu0.alu0.sub_SB_LUT4_O_10_LC.COUT
Info:  0.0 32.6    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[29] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_9_LC.CIN
Info:  0.3 32.8  Source cpu0.alu0.sub_SB_LUT4_O_9_LC.COUT
Info:  0.0 32.8    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[30] budget 0.000000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_7_LC.CIN
Info:  0.3 33.1  Source cpu0.alu0.sub_SB_LUT4_O_7_LC.COUT
Info:  0.7 33.8    Net cpu0.alu0.b_SB_LUT4_O_6_I3_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_CARRY_I1_1_CO[31] budget 0.660000 ns (12,12) -> (12,12)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_O_LC.I3
Info:  0.9 34.6  Source cpu0.alu0.cmp_SB_LUT4_O_LC.O
Info:  3.5 38.1    Net cpu0.alu0.cmp[10] budget -1.404000 ns (12,12) -> (5,10)
Info:                Sink cpu0.alu0.cmp_SB_LUT4_I2_LC.I2
Info:  1.2 39.3  Source cpu0.alu0.cmp_SB_LUT4_I2_LC.O
Info:  2.8 42.2    Net cpu0.alu0.cmp_SB_LUT4_I2_O budget -0.341000 ns (5,10) -> (9,10)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 43.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 45.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1 budget -0.638000 ns (9,10) -> (9,9)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I1
Info:  1.2 46.4  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  3.6 50.0    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.005000 ns (9,9) -> (5,8)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 51.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  1.8 53.1    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget -0.942000 ns (5,8) -> (4,8)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3 54.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.8 57.2    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0 budget 0.709000 ns (4,8) -> (11,8)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.I3
Info:  0.9 58.1  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_LC.O
Info:  3.7 61.8    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O budget 0.151000 ns (11,8) -> (11,16)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_LC.I1
Info:  1.2 63.0  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  4.2 67.2    Net cpu0.mem_waddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_I2 budget 0.262000 ns (11,16) -> (17,23)
Info:                Sink cpu0.mem_waddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC.I2
Info:  1.2 68.4  Source cpu0.mem_waddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  4.1 72.6    Net cpu0.mem_waddr_SB_DFFE_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I1_O budget 0.061000 ns (17,23) -> (22,24)
Info:                Sink cpu0.r[5]_SB_DFFESR_Q_23_DFFLC.I0
Info:  1.2 73.8  Setup cpu0.r[5]_SB_DFFESR_Q_23_DFFLC.I0
Info: 26.6 ns logic, 47.2 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.1  0.1  Source cpu0.alu0.mult_al_bl_SB_MAC16_O_DSP.O_17
Info:  3.6  3.7    Net cpu0.alu0.mult_al_bl[17] budget 0.000000 ns (0,5) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.I1
Info:  0.7  4.4  Source cpu0.alu0.mult64_SB_LUT4_O_43_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[2] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.7  Source cpu0.alu0.mult64_SB_LUT4_O_42_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  4.9  Source cpu0.alu0.mult64_SB_LUT4_O_41_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  4.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[4] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.2  Source cpu0.alu0.mult64_SB_LUT4_O_40_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[5] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.5  Source cpu0.alu0.mult64_SB_LUT4_O_39_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[6] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  5.8  Source cpu0.alu0.mult64_SB_LUT4_O_38_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  5.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[7] budget 0.000000 ns (1,12) -> (1,12)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.0  Source cpu0.alu0.mult64_SB_LUT4_O_37_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  6.6    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[8] budget 0.560000 ns (1,12) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  6.9  Source cpu0.alu0.mult64_SB_LUT4_O_36_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  6.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[9] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.2  Source cpu0.alu0.mult64_SB_LUT4_O_35_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[10] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.4  Source cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[11] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  7.7  Source cpu0.alu0.mult64_SB_LUT4_O_33_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  7.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[12] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.0  Source cpu0.alu0.mult64_SB_LUT4_O_32_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[13] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.3  Source cpu0.alu0.mult64_SB_LUT4_O_31_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[14] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.5  Source cpu0.alu0.mult64_SB_LUT4_O_31_I1_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.0  8.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[15] budget 0.000000 ns (1,13) -> (1,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.CIN
Info:  0.3  8.8  Source cpu0.alu0.mult64_SB_LUT4_O_30_I2_SB_LUT4_O_I3_SB_LUT4_O_LC.COUT
Info:  0.6  9.4    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[16] budget 0.560000 ns (1,13) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.7  Source cpu0.alu0.mult64_SB_LUT4_O_29_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.7    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[17] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3  9.9  Source cpu0.alu0.mult64_SB_LUT4_O_28_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0  9.9    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[18] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.2  Source cpu0.alu0.mult64_SB_LUT4_O_27_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.2    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[19] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.5  Source cpu0.alu0.mult64_SB_LUT4_O_26_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.5    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[20] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 10.8  Source cpu0.alu0.mult64_SB_LUT4_O_25_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 10.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[21] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.0  Source cpu0.alu0.mult64_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.0    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[22] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.3  Source cpu0.alu0.mult64_SB_LUT4_O_23_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  0.0 11.3    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[23] budget 0.000000 ns (1,14) -> (1,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.CIN
Info:  0.3 11.6  Source cpu0.alu0.mult64_SB_LUT4_O_22_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.COUT
Info:  1.2 12.8    Net cpu0.alu0.mult64_SB_LUT4_O_34_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[24] budget 1.220000 ns (1,14) -> (1,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I3
Info:  0.9 13.7  Source cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.0 16.7    Net cpu0.alu0.mult64_SB_LUT4_O_21_I2_SB_LUT4_O_I2 budget 1.316000 ns (1,15) -> (1,18)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.I2
Info:  1.2 17.9  Source cpu0.alu0.mult64_SB_LUT4_O_22_I1_SB_LUT4_O_LC.O
Info:  3.1 20.9    Net cpu0.alu0.mult64_SB_LUT4_O_22_I1 budget 2.366000 ns (1,18) -> (2,13)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_22_LC.I1
Info:  0.7 21.6  Source cpu0.alu0.mult64_SB_LUT4_O_22_LC.COUT
Info:  0.6 22.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[41] budget 0.560000 ns (2,13) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_21_LC.CIN
Info:  0.3 22.5  Source cpu0.alu0.mult64_SB_LUT4_O_21_LC.COUT
Info:  0.0 22.5    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[42] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_20_LC.CIN
Info:  0.3 22.7  Source cpu0.alu0.mult64_SB_LUT4_O_20_LC.COUT
Info:  0.0 22.7    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[43] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_19_LC.CIN
Info:  0.3 23.0  Source cpu0.alu0.mult64_SB_LUT4_O_19_LC.COUT
Info:  0.0 23.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[44] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_18_LC.CIN
Info:  0.3 23.3  Source cpu0.alu0.mult64_SB_LUT4_O_18_LC.COUT
Info:  0.0 23.3    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[45] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_17_LC.CIN
Info:  0.3 23.6  Source cpu0.alu0.mult64_SB_LUT4_O_17_LC.COUT
Info:  0.0 23.6    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[46] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_16_LC.CIN
Info:  0.3 23.8  Source cpu0.alu0.mult64_SB_LUT4_O_16_LC.COUT
Info:  0.0 23.8    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[47] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_15_LC.CIN
Info:  0.3 24.1  Source cpu0.alu0.mult64_SB_LUT4_O_15_LC.COUT
Info:  0.0 24.1    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[48] budget 0.000000 ns (2,14) -> (2,14)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_14_LC.CIN
Info:  0.3 24.4  Source cpu0.alu0.mult64_SB_LUT4_O_14_LC.COUT
Info:  0.6 25.0    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[49] budget 0.560000 ns (2,14) -> (2,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_13_LC.CIN
Info:  0.3 25.2  Source cpu0.alu0.mult64_SB_LUT4_O_13_LC.COUT
Info:  0.0 25.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[50] budget 0.000000 ns (2,15) -> (2,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_12_LC.CIN
Info:  0.3 25.5  Source cpu0.alu0.mult64_SB_LUT4_O_12_LC.COUT
Info:  0.7 26.2    Net cpu0.alu0.mult64_SB_LUT4_O_44_I1_SB_CARRY_I0_CO[51] budget 0.660000 ns (2,15) -> (2,15)
Info:                Sink cpu0.alu0.mult64_SB_LUT4_O_11_LC.I3
Info:  0.9 27.1  Source cpu0.alu0.mult64_SB_LUT4_O_11_LC.O
Info:  3.0 30.0    Net cpu0.alu0.mult64[51] budget 1.450000 ns (2,15) -> (3,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I0
Info:  1.3 31.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 33.0    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I1 budget -1.048000 ns (3,11) -> (3,11)
Info:                Sink cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 34.3  Source cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  4.1 38.4    Net cpu0.r[13]_SB_DFFE_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1 budget 0.287000 ns (3,11) -> (9,16)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.I3
Info:  0.9 39.3  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 41.1    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 budget 1.139000 ns (9,16) -> (9,16)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.I1
Info:  1.2 42.3  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 44.0    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_I1 budget 0.209000 ns (9,16) -> (10,16)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_LC.I1
Info:  1.2 45.3  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  5.6 50.9    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2 budget 0.526000 ns (10,16) -> (17,29)
Info:                Sink cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.I2
Info:  1.2 52.1  Source cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_LC.O
Info:  4.2 56.3    Net cpu0.r[15]_SB_DFFE_Q_12_D_SB_LUT4_O_I2_SB_LUT4_I2_O budget 0.055000 ns (17,29) -> (16,21)
Info:                Sink cpu0.r[11]_SB_DFFESR_Q_12_DFFLC.I0
Info:  1.2 57.5  Setup cpu0.r[11]_SB_DFFESR_Q_12_DFFLC.I0
Info: 21.6 ns logic, 35.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge CLK$SB_IO_IN_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source RX$sb_io.D_IN_0
Info:  4.7  4.7    Net RX$SB_IO_IN budget 16.888000 ns (13,0) -> (23,5)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.I1
Info:  1.2  5.9  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  3.0  8.9    Net uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O budget 8.559000 ns (23,5) -> (21,3)
Info:                Sink uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.I2
Info:  1.2 10.1  Source uart0.recv_state_SB_DFF_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I0_O_SB_LUT4_I2_LC.O
Info:  3.0 13.0    Net uart0.rx_clk_SB_DFF_Q_D_SB_LUT4_O_I2 budget 9.836000 ns (21,3) -> (23,2)
Info:                Sink uart0.rx_clk_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_LC.I2
Info:  1.2 14.2  Source uart0.rx_clk_SB_DFF_Q_9_D_SB_LUT4_O_I1_SB_LUT4_O_LC.O
Info:  1.8 16.0    Net uart0.rx_clk_SB_DFF_Q_9_D_SB_LUT4_O_I1 budget 7.770000 ns (23,2) -> (23,2)
Info:                Sink uart0.rx_clk_SB_DFF_Q_9_D_SB_LUT4_O_LC.I1
Info:  1.2 17.2  Setup uart0.rx_clk_SB_DFF_Q_9_D_SB_LUT4_O_LC.I1
Info: 4.8 ns logic, 12.4 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> 'posedge $PACKER_GND_NET':
Info: curr total
Info:  1.4  1.4  Source cpu0.instruction_SB_DFFESR_Q_2_DFFLC.O
Info:  3.7  5.1    Net cpu0.R0[0] budget -2.656000 ns (20,23) -> (20,13)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.I0
Info:  1.3  6.4  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_LC.O
Info:  2.3  8.7    Net cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_I0 budget -3.516000 ns (20,13) -> (20,13)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 10.0  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  1.8 11.7    Net cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_I2 budget -2.177000 ns (20,13) -> (20,13)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_LC.I2
Info:  1.2 12.9  Source cpu0.alu0.b_SB_LUT4_O_24_I2_SB_LUT4_O_LC.O
Info:  1.8 14.7    Net cpu0.alu0.b_SB_LUT4_O_24_I2 budget -2.347000 ns (20,13) -> (20,14)
Info:                Sink cpu0.alu0.b_SB_LUT4_O_24_LC.I2
Info:  1.2 15.9  Source cpu0.alu0.b_SB_LUT4_O_24_LC.O
Info:  3.5 19.4    Net cpu0.alu_b[1] budget -2.083000 ns (20,14) -> (13,10)
Info:                Sink cpu0.alu0.sub_SB_LUT4_O_19_I2_SB_LUT4_O_LC.I3
Info:  0.9 20.3  Source cpu0.alu0.sub_SB_LUT4_O_19_I2_SB_LUT4_O_LC.O
Info:  4.6 24.8    Net cpu0.alu0.sub_SB_LUT4_O_19_I2 budget 3.046000 ns (13,10) -> (2,6)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.I2
Info:  0.6 25.5  Source cpu0.alu0.invertshift_SB_LUT4_O_I3_SB_CARRY_CO_2$CARRY.COUT
Info:  0.0 25.5    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[2] budget 0.000000 ns (2,6) -> (2,6)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_2_LC.CIN
Info:  0.3 25.7  Source cpu0.alu0.invertshift_SB_LUT4_O_2_LC.COUT
Info:  0.7 26.4    Net cpu0.alu0.invertshift_SB_LUT4_O_I3[3] budget 0.660000 ns (2,6) -> (2,6)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_O_1_LC.I3
Info:  0.9 27.3  Source cpu0.alu0.invertshift_SB_LUT4_O_1_LC.O
Info:  1.8 29.0    Net cpu0.alu0.invertshift[3] budget 4.166000 ns (2,6) -> (2,6)
Info:                Sink cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.I3
Info:  0.9 29.9  Source cpu0.alu0.invertshift_SB_LUT4_I3_4_LC.O
Info:  2.4 32.3    Net cpu0.alu0.invertshift_SB_LUT4_I3_4_O budget 3.762000 ns (2,6) -> (2,8)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2_SB_LUT4_O_LC.I0
Info:  1.3 33.6  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2_SB_LUT4_O_LC.O
Info:  3.6 37.2    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_I2 budget 3.968000 ns (2,8) -> (3,15)
Info:                Sink cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_LC.I2
Info:  1.2 38.4  Source cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8_SB_LUT4_O_LC.O
Info:  4.2 42.7    Net cpu0.alu0.mult_al_bh_SB_MAC16_O_B_8 budget 3.853000 ns (3,15) -> (0,23)
Info:                Sink cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_7
Info:  0.1 42.8  Setup cpu0.alu0.mult_ah_bh_SB_MAC16_O_DSP.B_7
Info: 12.5 ns logic, 30.3 ns routing

Info: Critical path report for cross-domain path 'posedge CLK$SB_IO_IN_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source TX_SB_LUT4_O_I3_SB_LUT4_I0_LC.O
Info:  7.4  8.8    Net TX_SB_LUT4_O_I3 budget 38.068001 ns (1,27) -> (9,1)
Info:                Sink TX_SB_LUT4_O_LC.I3
Info:  0.9  9.6  Source TX_SB_LUT4_O_LC.O
Info:  3.8 13.4    Net TX$SB_IO_OUT budget 37.675999 ns (9,1) -> (15,0)
Info:                Sink TX$sb_io.D_OUT_0
Info: 2.3 ns logic, 11.2 ns routing

Info: Max frequency for clock 'CLK$SB_IO_IN_$glb_clk': 13.55 MHz (PASS at 12.00 MHz)
Info: Clock '$PACKER_GND_NET' has no interior paths

Info: Max delay posedge $PACKER_GND_NET       -> posedge CLK$SB_IO_IN_$glb_clk: 57.52 ns
Info: Max delay <async>                       -> posedge CLK$SB_IO_IN_$glb_clk: 17.17 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> posedge $PACKER_GND_NET      : 42.75 ns
Info: Max delay posedge CLK$SB_IO_IN_$glb_clk -> <async>                      : 13.44 ns

Info: Slack histogram:
Info:  legend: * represents 11 endpoint(s)
Info:          + represents [1,11) endpoint(s)
Info: [  9527,  13028) |*********+
Info: [ 13028,  16529) |****************+
Info: [ 16529,  20030) |*************+
Info: [ 20030,  23531) |*****+
Info: [ 23531,  27032) |*+
Info: [ 27032,  30533) |******************************+
Info: [ 30533,  34034) |***********************************************+
Info: [ 34034,  37535) |*********************************************+
Info: [ 37535,  41036) |********************+
Info: [ 41036,  44537) |***************+
Info: [ 44537,  48038) |*************+
Info: [ 48038,  51539) |**+
Info: [ 51539,  55040) |****+
Info: [ 55040,  58541) |************+
Info: [ 58541,  62042) |***************+
Info: [ 62042,  65543) |***********************+
Info: [ 65543,  69044) |****************************+
Info: [ 69044,  72545) |*******************************************************+
Info: [ 72545,  76046) |*******************************************************+
Info: [ 76046,  79547) |************************************************************ 
