-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2017.4
-- Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity dct_step is
port (
    ap_ready : OUT STD_LOGIC;
    src_0_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_0_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_0_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_0_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_1_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_1_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_1_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_1_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_2_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_2_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_2_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_2_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_3_0_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_3_1_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_3_2_read : IN STD_LOGIC_VECTOR (15 downto 0);
    src_3_3_read : IN STD_LOGIC_VECTOR (15 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of dct_step is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_logic_0 : STD_LOGIC := '0';

    signal tmp2_fu_140_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp1_fu_134_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp4_fu_158_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp3_fu_152_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp6_fu_176_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp5_fu_170_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp8_fu_194_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp7_fu_188_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_fu_206_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_28_fu_218_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_29_fu_224_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_75_fu_212_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_76_fu_236_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_s_fu_248_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_32_fu_254_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_77_fu_242_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_78_fu_266_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_33_fu_278_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_34_fu_284_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_79_fu_272_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_80_fu_296_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_35_fu_308_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_36_fu_314_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_81_fu_302_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_37_fu_326_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_38_fu_332_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_39_fu_344_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_40_fu_350_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_41_fu_362_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_42_fu_368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_43_fu_380_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_44_fu_386_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_82_fu_398_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_45_fu_410_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_83_fu_404_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_46_fu_416_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_84_fu_428_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_47_fu_440_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_85_fu_434_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_48_fu_446_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_86_fu_458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_49_fu_470_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_87_fu_464_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_50_fu_476_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_88_fu_488_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_51_fu_500_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_89_fu_494_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_52_fu_506_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_0_0_write_assi_fu_146_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_0_1_write_assi_fu_230_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_0_2_write_assi_fu_338_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_0_3_write_assi_fu_422_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_1_0_write_assi_fu_164_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_1_1_write_assi_fu_260_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_1_2_write_assi_fu_356_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_1_3_write_assi_fu_452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_2_0_write_assi_fu_182_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_2_1_write_assi_fu_290_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_2_2_write_assi_fu_374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_2_3_write_assi_fu_482_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_3_0_write_assi_fu_200_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_3_1_write_assi_fu_320_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_3_2_write_assi_fu_392_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal dst_3_3_write_assi_fu_512_p2 : STD_LOGIC_VECTOR (15 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= dst_0_0_write_assi_fu_146_p2;
    ap_return_1 <= dst_0_1_write_assi_fu_230_p2;
    ap_return_10 <= dst_2_2_write_assi_fu_374_p2;
    ap_return_11 <= dst_2_3_write_assi_fu_482_p2;
    ap_return_12 <= dst_3_0_write_assi_fu_200_p2;
    ap_return_13 <= dst_3_1_write_assi_fu_320_p2;
    ap_return_14 <= dst_3_2_write_assi_fu_392_p2;
    ap_return_15 <= dst_3_3_write_assi_fu_512_p2;
    ap_return_2 <= dst_0_2_write_assi_fu_338_p2;
    ap_return_3 <= dst_0_3_write_assi_fu_422_p2;
    ap_return_4 <= dst_1_0_write_assi_fu_164_p2;
    ap_return_5 <= dst_1_1_write_assi_fu_260_p2;
    ap_return_6 <= dst_1_2_write_assi_fu_356_p2;
    ap_return_7 <= dst_1_3_write_assi_fu_452_p2;
    ap_return_8 <= dst_2_0_write_assi_fu_182_p2;
    ap_return_9 <= dst_2_1_write_assi_fu_290_p2;
    dst_0_0_write_assi_fu_146_p2 <= std_logic_vector(unsigned(tmp2_fu_140_p2) + unsigned(tmp1_fu_134_p2));
    dst_0_1_write_assi_fu_230_p2 <= std_logic_vector(unsigned(tmp_29_fu_224_p2) - unsigned(tmp_75_fu_212_p2));
    dst_0_2_write_assi_fu_338_p2 <= std_logic_vector(unsigned(src_3_0_read) + unsigned(tmp_38_fu_332_p2));
    dst_0_3_write_assi_fu_422_p2 <= std_logic_vector(unsigned(tmp_46_fu_416_p2) - unsigned(src_3_0_read));
    dst_1_0_write_assi_fu_164_p2 <= std_logic_vector(unsigned(tmp4_fu_158_p2) + unsigned(tmp3_fu_152_p2));
    dst_1_1_write_assi_fu_260_p2 <= std_logic_vector(unsigned(tmp_32_fu_254_p2) - unsigned(tmp_77_fu_242_p2));
    dst_1_2_write_assi_fu_356_p2 <= std_logic_vector(unsigned(src_3_1_read) + unsigned(tmp_40_fu_350_p2));
    dst_1_3_write_assi_fu_452_p2 <= std_logic_vector(unsigned(tmp_48_fu_446_p2) - unsigned(src_3_1_read));
    dst_2_0_write_assi_fu_182_p2 <= std_logic_vector(unsigned(tmp6_fu_176_p2) + unsigned(tmp5_fu_170_p2));
    dst_2_1_write_assi_fu_290_p2 <= std_logic_vector(unsigned(tmp_34_fu_284_p2) - unsigned(tmp_79_fu_272_p2));
    dst_2_2_write_assi_fu_374_p2 <= std_logic_vector(unsigned(src_3_2_read) + unsigned(tmp_42_fu_368_p2));
    dst_2_3_write_assi_fu_482_p2 <= std_logic_vector(unsigned(tmp_50_fu_476_p2) - unsigned(src_3_2_read));
    dst_3_0_write_assi_fu_200_p2 <= std_logic_vector(unsigned(tmp8_fu_194_p2) + unsigned(tmp7_fu_188_p2));
    dst_3_1_write_assi_fu_320_p2 <= std_logic_vector(unsigned(tmp_36_fu_314_p2) - unsigned(tmp_81_fu_302_p2));
    dst_3_2_write_assi_fu_392_p2 <= std_logic_vector(unsigned(src_3_3_read) + unsigned(tmp_44_fu_386_p2));
    dst_3_3_write_assi_fu_512_p2 <= std_logic_vector(unsigned(tmp_52_fu_506_p2) - unsigned(src_3_3_read));
    tmp1_fu_134_p2 <= std_logic_vector(unsigned(src_1_0_read) + unsigned(src_0_0_read));
    tmp2_fu_140_p2 <= std_logic_vector(unsigned(src_2_0_read) + unsigned(src_3_0_read));
    tmp3_fu_152_p2 <= std_logic_vector(unsigned(src_1_1_read) + unsigned(src_0_1_read));
    tmp4_fu_158_p2 <= std_logic_vector(unsigned(src_2_1_read) + unsigned(src_3_1_read));
    tmp5_fu_170_p2 <= std_logic_vector(unsigned(src_1_2_read) + unsigned(src_0_2_read));
    tmp6_fu_176_p2 <= std_logic_vector(unsigned(src_2_2_read) + unsigned(src_3_2_read));
    tmp7_fu_188_p2 <= std_logic_vector(unsigned(src_1_3_read) + unsigned(src_0_3_read));
    tmp8_fu_194_p2 <= std_logic_vector(unsigned(src_2_3_read) + unsigned(src_3_3_read));
    tmp_28_fu_218_p2 <= std_logic_vector(unsigned(src_1_0_read) + unsigned(tmp_fu_206_p2));
    tmp_29_fu_224_p2 <= std_logic_vector(unsigned(tmp_28_fu_218_p2) - unsigned(src_2_0_read));
    tmp_32_fu_254_p2 <= std_logic_vector(unsigned(tmp_s_fu_248_p2) - unsigned(src_2_1_read));
    tmp_33_fu_278_p2 <= std_logic_vector(unsigned(src_1_2_read) + unsigned(tmp_78_fu_266_p2));
    tmp_34_fu_284_p2 <= std_logic_vector(unsigned(tmp_33_fu_278_p2) - unsigned(src_2_2_read));
    tmp_35_fu_308_p2 <= std_logic_vector(unsigned(src_1_3_read) + unsigned(tmp_80_fu_296_p2));
    tmp_36_fu_314_p2 <= std_logic_vector(unsigned(tmp_35_fu_308_p2) - unsigned(src_2_3_read));
    tmp_37_fu_326_p2 <= std_logic_vector(unsigned(src_0_0_read) - unsigned(src_1_0_read));
    tmp_38_fu_332_p2 <= std_logic_vector(unsigned(tmp_37_fu_326_p2) - unsigned(src_2_0_read));
    tmp_39_fu_344_p2 <= std_logic_vector(unsigned(src_0_1_read) - unsigned(src_1_1_read));
    tmp_40_fu_350_p2 <= std_logic_vector(unsigned(tmp_39_fu_344_p2) - unsigned(src_2_1_read));
    tmp_41_fu_362_p2 <= std_logic_vector(unsigned(src_0_2_read) - unsigned(src_1_2_read));
    tmp_42_fu_368_p2 <= std_logic_vector(unsigned(tmp_41_fu_362_p2) - unsigned(src_2_2_read));
    tmp_43_fu_380_p2 <= std_logic_vector(unsigned(src_0_3_read) - unsigned(src_1_3_read));
    tmp_44_fu_386_p2 <= std_logic_vector(unsigned(tmp_43_fu_380_p2) - unsigned(src_2_3_read));
    tmp_45_fu_410_p2 <= std_logic_vector(unsigned(src_0_0_read) - unsigned(tmp_82_fu_398_p2));
    tmp_46_fu_416_p2 <= std_logic_vector(unsigned(tmp_45_fu_410_p2) + unsigned(tmp_83_fu_404_p2));
    tmp_47_fu_440_p2 <= std_logic_vector(unsigned(src_0_1_read) - unsigned(tmp_84_fu_428_p2));
    tmp_48_fu_446_p2 <= std_logic_vector(unsigned(tmp_47_fu_440_p2) + unsigned(tmp_85_fu_434_p2));
    tmp_49_fu_470_p2 <= std_logic_vector(unsigned(src_0_2_read) - unsigned(tmp_86_fu_458_p2));
    tmp_50_fu_476_p2 <= std_logic_vector(unsigned(tmp_49_fu_470_p2) + unsigned(tmp_87_fu_464_p2));
    tmp_51_fu_500_p2 <= std_logic_vector(unsigned(src_0_3_read) - unsigned(tmp_88_fu_488_p2));
    tmp_52_fu_506_p2 <= std_logic_vector(unsigned(tmp_51_fu_500_p2) + unsigned(tmp_89_fu_494_p2));
    tmp_75_fu_212_p2 <= std_logic_vector(shift_left(unsigned(src_3_0_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_76_fu_236_p2 <= std_logic_vector(shift_left(unsigned(src_0_1_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_77_fu_242_p2 <= std_logic_vector(shift_left(unsigned(src_3_1_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_78_fu_266_p2 <= std_logic_vector(shift_left(unsigned(src_0_2_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_79_fu_272_p2 <= std_logic_vector(shift_left(unsigned(src_3_2_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_80_fu_296_p2 <= std_logic_vector(shift_left(unsigned(src_0_3_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_81_fu_302_p2 <= std_logic_vector(shift_left(unsigned(src_3_3_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_82_fu_398_p2 <= std_logic_vector(shift_left(unsigned(src_1_0_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_83_fu_404_p2 <= std_logic_vector(shift_left(unsigned(src_2_0_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_84_fu_428_p2 <= std_logic_vector(shift_left(unsigned(src_1_1_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_85_fu_434_p2 <= std_logic_vector(shift_left(unsigned(src_2_1_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_86_fu_458_p2 <= std_logic_vector(shift_left(unsigned(src_1_2_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_87_fu_464_p2 <= std_logic_vector(shift_left(unsigned(src_2_2_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_88_fu_488_p2 <= std_logic_vector(shift_left(unsigned(src_1_3_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_89_fu_494_p2 <= std_logic_vector(shift_left(unsigned(src_2_3_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_fu_206_p2 <= std_logic_vector(shift_left(unsigned(src_0_0_read),to_integer(unsigned('0' & ap_const_lv16_1(16-1 downto 0)))));
    tmp_s_fu_248_p2 <= std_logic_vector(unsigned(src_1_1_read) + unsigned(tmp_76_fu_236_p2));
end behav;
