<stg><name>ode_fpga_Pipeline_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %loop_index17_t = alloca i32 1

]]></Node>
<StgValue><ssdm name="loop_index17_t"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:1 %tmp = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:2 %dr_dt_V_2_06_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_2_06

]]></Node>
<StgValue><ssdm name="dr_dt_V_2_06_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:3 %dr_dt_V_1_05_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_1_05

]]></Node>
<StgValue><ssdm name="dr_dt_V_1_05_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
newFuncRoot:4 %dr_dt_V_0_04_read = read i85 @_ssdm_op_Read.ap_auto.i85, i85 %dr_dt_V_0_04

]]></Node>
<StgValue><ssdm name="dr_dt_V_0_04_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i2 0, i2 %loop_index17_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %load-store-loop16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
load-store-loop16:0 %loop_index17_t_load = load i2 %loop_index17_t

]]></Node>
<StgValue><ssdm name="loop_index17_t_load"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
load-store-loop16:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop16:2 %exitcond72 = icmp_eq  i2 %loop_index17_t_load, i2 3

]]></Node>
<StgValue><ssdm name="exitcond72"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
load-store-loop16:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
load-store-loop16:4 %empty_76 = add i2 %loop_index17_t_load, i2 1

]]></Node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
load-store-loop16:5 %br_ln0 = br i1 %exitcond72, void %load-store-loop16.split, void %load-store-loop.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="2">
<![CDATA[
load-store-loop16.split:0 %loop_index17_t_cast1 = zext i2 %loop_index17_t_load

]]></Node>
<StgValue><ssdm name="loop_index17_t_cast1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="85" op_0_bw="85" op_1_bw="85" op_2_bw="85" op_3_bw="85" op_4_bw="2">
<![CDATA[
load-store-loop16.split:1 %tmp_6 = mux i85 @_ssdm_op_Mux.ap_auto.3i85.i2, i85 %dr_dt_V_0_04_read, i85 %dr_dt_V_1_05_read, i85 %dr_dt_V_2_06_read, i2 %loop_index17_t_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
load-store-loop16.split:2 %empty_77 = add i6 %tmp, i6 %loop_index17_t_cast1

]]></Node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="6">
<![CDATA[
load-store-loop16.split:3 %p_cast = zext i6 %empty_77

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
load-store-loop16.split:4 %out_addr = getelementptr i85 %out_r, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="85" op_1_bw="6">
<![CDATA[
load-store-loop16.split:5 %store_ln0 = store i85 %tmp_6, i6 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
load-store-loop16.split:6 %store_ln0 = store i2 %empty_76, i2 %loop_index17_t

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
load-store-loop16.split:7 %br_ln0 = br void %load-store-loop16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0">
<![CDATA[
load-store-loop.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="32" name="dr_dt_V_0_04" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dr_dt_V_0_04"/></StgValue>
</port>
<port id="33" name="dr_dt_V_1_05" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dr_dt_V_1_05"/></StgValue>
</port>
<port id="34" name="dr_dt_V_2_06" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dr_dt_V_2_06"/></StgValue>
</port>
<port id="35" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="36" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="38" from="StgValue_37" to="loop_index17_t" fromId="37" toId="4">
</dataflow>
<dataflow id="40" from="_ssdm_op_Read.ap_auto.i6" to="tmp" fromId="39" toId="5">
</dataflow>
<dataflow id="41" from="empty" to="tmp" fromId="35" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i85" to="dr_dt_V_2_06_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="dr_dt_V_2_06" to="dr_dt_V_2_06_read" fromId="34" toId="6">
</dataflow>
<dataflow id="45" from="_ssdm_op_Read.ap_auto.i85" to="dr_dt_V_1_05_read" fromId="42" toId="7">
</dataflow>
<dataflow id="46" from="dr_dt_V_1_05" to="dr_dt_V_1_05_read" fromId="33" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_Read.ap_auto.i85" to="dr_dt_V_0_04_read" fromId="42" toId="8">
</dataflow>
<dataflow id="48" from="dr_dt_V_0_04" to="dr_dt_V_0_04_read" fromId="32" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="store_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="51" from="loop_index17_t" to="store_ln0" fromId="4" toId="9">
</dataflow>
<dataflow id="52" from="loop_index17_t" to="loop_index17_t_load" fromId="4" toId="11">
</dataflow>
<dataflow id="54" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="56" from="StgValue_55" to="specpipeline_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="58" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="59" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_57" to="specpipeline_ln0" fromId="57" toId="12">
</dataflow>
<dataflow id="62" from="p_str" to="specpipeline_ln0" fromId="61" toId="12">
</dataflow>
<dataflow id="63" from="loop_index17_t_load" to="exitcond72" fromId="11" toId="13">
</dataflow>
<dataflow id="65" from="StgValue_64" to="exitcond72" fromId="64" toId="13">
</dataflow>
<dataflow id="67" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="66" toId="14">
</dataflow>
<dataflow id="69" from="StgValue_68" to="speclooptripcount_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="70" from="StgValue_68" to="speclooptripcount_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="71" from="StgValue_68" to="speclooptripcount_ln0" fromId="68" toId="14">
</dataflow>
<dataflow id="72" from="loop_index17_t_load" to="empty_76" fromId="11" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="empty_76" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="exitcond72" to="br_ln0" fromId="13" toId="16">
</dataflow>
<dataflow id="76" from="loop_index17_t_load" to="loop_index17_t_cast1" fromId="11" toId="17">
</dataflow>
<dataflow id="78" from="_ssdm_op_Mux.ap_auto.3i85.i2" to="tmp_6" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="dr_dt_V_0_04_read" to="tmp_6" fromId="8" toId="18">
</dataflow>
<dataflow id="80" from="dr_dt_V_1_05_read" to="tmp_6" fromId="7" toId="18">
</dataflow>
<dataflow id="81" from="dr_dt_V_2_06_read" to="tmp_6" fromId="6" toId="18">
</dataflow>
<dataflow id="82" from="loop_index17_t_load" to="tmp_6" fromId="11" toId="18">
</dataflow>
<dataflow id="83" from="tmp" to="empty_77" fromId="5" toId="19">
</dataflow>
<dataflow id="84" from="loop_index17_t_cast1" to="empty_77" fromId="17" toId="19">
</dataflow>
<dataflow id="85" from="empty_77" to="p_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="out_r" to="out_addr" fromId="36" toId="21">
</dataflow>
<dataflow id="88" from="StgValue_87" to="out_addr" fromId="87" toId="21">
</dataflow>
<dataflow id="89" from="p_cast" to="out_addr" fromId="20" toId="21">
</dataflow>
<dataflow id="90" from="tmp_6" to="store_ln0" fromId="18" toId="22">
</dataflow>
<dataflow id="91" from="out_addr" to="store_ln0" fromId="21" toId="22">
</dataflow>
<dataflow id="92" from="empty_76" to="store_ln0" fromId="15" toId="23">
</dataflow>
<dataflow id="93" from="loop_index17_t" to="store_ln0" fromId="4" toId="23">
</dataflow>
<dataflow id="94" from="exitcond72" to="StgValue_2" fromId="13" toId="2">
</dataflow>
</dataflows>


</stg>
