[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Sat Nov 13 00:59:13 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/mem/mem.vcd"
[dumpfile_mtime] "Sat Nov 13 00:58:21 2021"
[dumpfile_size] 26933612
[savefile] "/Users/jeffdi/Projects/caravel_mgmt_soc_litex/verilog/dv/mem/mem.gtkw"
[timestart] 214154390
[size] 2305 1219
[pos] 144 46
*-14.108097 214190000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] mem_tb.
[treeopen] mem_tb.uut.
[treeopen] mem_tb.uut.core.
[sst_width] 298
[signals_width] 346
[sst_expanded] 1
[sst_vpaned_height] 326
@200
-
@28
mem_tb.core_clk
mem_tb.core_rstn
mem_tb.flash_clk
mem_tb.flash_csb
mem_tb.flash_io0
mem_tb.flash_io1
mem_tb.gpio
@200
-
@22
mem_tb.la_output[37:0]
@23
mem_tb.checkbits[15:0]
@200
-
-DFFRAM
@22
mem_tb.uut.DFFRAM.A[7:0]
mem_tb.uut.DFFRAM.Di[31:0]
mem_tb.uut.DFFRAM.Do[31:0]
@28
mem_tb.uut.DFFRAM.EN
@200
-
-SRAM
@22
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.addr0[8:0]
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.addr0_reg[8:0]
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.din0[31:0]
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.din0_reg[31:0]
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.dout0[31:0]
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.dout1[31:0]
@28
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.web0
@22
mem_tb.uut.core.sky130_sram_2kbyte_1rw1r_32x512_8.wmask0[3:0]
@200
-
@28
mem_tb.uut.core.trap
mem_tb.uut.core.main_picorv32_trap
@200
-
@22
mem_tb.uut.core.picorv32.reg_pc[31:0]
@200
-
@22
mem_tb.uut.core.main_dff_bus_adr[29:0]
mem_tb.uut.core.main_dff_bus_dat_w[31:0]
mem_tb.uut.core.main_dff_bus_dat_r[31:0]
@28
mem_tb.uut.core.main_dff_bus_err
@22
mem_tb.uut.core.main_dff_bus_sel[3:0]
@28
mem_tb.uut.core.main_dff_bus_stb
mem_tb.uut.core.main_dff_bus_we
mem_tb.uut.core.main_dff_bus_cyc
mem_tb.uut.core.main_dff_bus_ack
mem_tb.uut.core.main_dff_en
@200
-
@22
mem_tb.uut.core.main_sram_bus_adr[29:0]
mem_tb.uut.core.main_sram_bus_dat_r[31:0]
mem_tb.uut.core.main_sram_bus_dat_w[31:0]
mem_tb.uut.core.main_sram_bus_sel[3:0]
@28
mem_tb.uut.core.main_sram_bus_we
mem_tb.uut.core.main_sram_bus_stb
mem_tb.uut.core.main_sram_bus_ack
@200
-
@800022
mem_tb.uut.core.builder_slave_sel[5:0]
@28
(0)mem_tb.uut.core.builder_slave_sel[5:0]
(1)mem_tb.uut.core.builder_slave_sel[5:0]
(2)mem_tb.uut.core.builder_slave_sel[5:0]
(3)mem_tb.uut.core.builder_slave_sel[5:0]
(4)mem_tb.uut.core.builder_slave_sel[5:0]
(5)mem_tb.uut.core.builder_slave_sel[5:0]
@1001200
-group_end
@200
-
@800022
mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
@28
(0)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(1)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(2)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(3)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(4)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(5)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(6)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(7)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(8)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(9)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(10)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(11)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(12)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(13)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(14)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(15)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(16)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(17)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(18)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(19)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(20)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(21)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(22)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(23)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(24)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(25)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(26)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(27)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(28)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
(29)mem_tb.uut.core.main_picorv32_idbus_adr[29:0]
@1001200
-group_end
@22
mem_tb.uut.core.main_picorv32_idbus_dat_w[31:0]
@28
mem_tb.uut.core.main_picorv32_idbus_err
@22
mem_tb.uut.core.main_picorv32_idbus_sel[3:0]
@28
mem_tb.uut.core.main_picorv32_idbus_stb
mem_tb.uut.core.main_picorv32_idbus_we
mem_tb.uut.core.main_picorv32_idbus_cyc
mem_tb.uut.core.main_picorv32_idbus_ack
@200
-
@22
mem_tb.uut.core.picorv32.dbg_reg_x0[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x1[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x2[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x3[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x4[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x5[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x6[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x7[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x8[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x9[31:0]
mem_tb.uut.core.picorv32.dbg_reg_x10[31:0]
[pattern_trace] 1
[pattern_trace] 0
