0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sim_1/new/BRAM_Test_tb.sv,1702041303,systemVerilog,,,,BRAM_Test_tb,,,,,,,,
C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_sim_netlist.v,1703337170,verilog,,,,Block_RAM;Block_RAM_blk_mem_gen_generic_cstr;Block_RAM_blk_mem_gen_prim_width;Block_RAM_blk_mem_gen_prim_width__parameterized0;Block_RAM_blk_mem_gen_prim_width__parameterized1;Block_RAM_blk_mem_gen_prim_width__parameterized10;Block_RAM_blk_mem_gen_prim_width__parameterized11;Block_RAM_blk_mem_gen_prim_width__parameterized12;Block_RAM_blk_mem_gen_prim_width__parameterized13;Block_RAM_blk_mem_gen_prim_width__parameterized14;Block_RAM_blk_mem_gen_prim_width__parameterized2;Block_RAM_blk_mem_gen_prim_width__parameterized3;Block_RAM_blk_mem_gen_prim_width__parameterized4;Block_RAM_blk_mem_gen_prim_width__parameterized5;Block_RAM_blk_mem_gen_prim_width__parameterized6;Block_RAM_blk_mem_gen_prim_width__parameterized7;Block_RAM_blk_mem_gen_prim_width__parameterized8;Block_RAM_blk_mem_gen_prim_width__parameterized9;Block_RAM_blk_mem_gen_prim_wrapper;Block_RAM_blk_mem_gen_prim_wrapper__parameterized0;Block_RAM_blk_mem_gen_prim_wrapper__parameterized1;Block_RAM_blk_mem_gen_prim_wrapper__parameterized10;Block_RAM_blk_mem_gen_prim_wrapper__parameterized11;Block_RAM_blk_mem_gen_prim_wrapper__parameterized12;Block_RAM_blk_mem_gen_prim_wrapper__parameterized13;Block_RAM_blk_mem_gen_prim_wrapper__parameterized14;Block_RAM_blk_mem_gen_prim_wrapper__parameterized2;Block_RAM_blk_mem_gen_prim_wrapper__parameterized3;Block_RAM_blk_mem_gen_prim_wrapper__parameterized4;Block_RAM_blk_mem_gen_prim_wrapper__parameterized5;Block_RAM_blk_mem_gen_prim_wrapper__parameterized6;Block_RAM_blk_mem_gen_prim_wrapper__parameterized7;Block_RAM_blk_mem_gen_prim_wrapper__parameterized8;Block_RAM_blk_mem_gen_prim_wrapper__parameterized9;Block_RAM_blk_mem_gen_top;Block_RAM_blk_mem_gen_v8_4_2;Block_RAM_blk_mem_gen_v8_4_2_synth,,,,,,,,
C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sources_1/new/BRAM_Test.sv,1702037909,systemVerilog,,C:/Users/Kithdara Hansamal/Downloads/SOC/SOC/SOC.srcs/sim_1/new/BRAM_Test_tb.sv,,BRAM_Test,,,,,,,,
