# 8 masters
lic_8x8-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=1+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_8x16-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=2+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_8x32-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=4+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_8x8-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=1+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_8x16-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=2+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_8x32-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=4+NUM_MASTER=8+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
# 16 masters
lic_16x16-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=1+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_16x32-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=2+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_16x64-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=4+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x16-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=1+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x32-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=2+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x64-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=4+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
# 32 masters
lic_32x32-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=1+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_32x64-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=2+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_32x128-+define+BATCH_SIM=1+MUT_IMPL=1+BANK_FACT=4+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x32-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=1+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x64-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=2+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x128-+define+BATCH_SIM=1+MUT_IMPL=2+BANK_FACT=4+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000