<profile>

<section name = "Vivado HLS Report for 'WriteOneBlock_f2r_entry_s2e_forEnd13'" level="0">
<item name = "Date">Fri May  4 18:09:27 2018
</item>
<item name = "Version">2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)</item>
<item name = "Project">WriteOneBlock</item>
<item name = "Solution">OPT</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00, 2.62, 0.38</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">208, 208, 13, -, -, 16, no</column>
<column name="- Loop 2">?, ?, ?, -, -, ?, no</column>
<column name=" + Loop 2.1">?, ?, 8, -, -, ?, no</column>
<column name=" + Loop 2.2">?, ?, 8, -, -, ?, no</column>
<column name=" + Loop 2.3">?, ?, 8, -, -, ?, no</column>
<column name=" + Loop 2.4">?, ?, 8, -, -, ?, no</column>
<column name="- Loop 3">?, ?, 12, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 3872, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, 16, 2114, 2460, -</column>
<column name="Memory">6, -, 64, 8, -</column>
<column name="Multiplexer">-, -, -, 1996, -</column>
<column name="Register">-, -, 2608, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi_U">WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_CTRL_s_axi, 0, 0, 176, 296</column>
<column name="WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi_U">WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_DST_m_axi, 2, 0, 548, 700</column>
<column name="WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi_U">WriteOneBlock_f2r_entry_s2e_forEnd13_BUS_SRC_m_axi, 2, 0, 548, 700</column>
<column name="WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi_U">WriteOneBlock_f2r_entry_s2e_forEnd13_CTRL_BUS_s_axi, 0, 0, 182, 296</column>
<column name="WriteOneBlock_f2rkbM_U1">WriteOneBlock_f2rkbM, 0, 4, 165, 49</column>
<column name="WriteOneBlock_f2rkbM_U6">WriteOneBlock_f2rkbM, 0, 4, 165, 49</column>
<column name="WriteOneBlock_f2rkbM_U11">WriteOneBlock_f2rkbM, 0, 4, 165, 49</column>
<column name="WriteOneBlock_f2rkbM_U16">WriteOneBlock_f2rkbM, 0, 4, 165, 49</column>
<column name="WriteOneBlock_f2rlbW_U2">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U3">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U4">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U5">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U7">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U8">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U9">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U10">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U12">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U13">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U14">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U15">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U17">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U18">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U19">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
<column name="WriteOneBlock_f2rlbW_U20">WriteOneBlock_f2rlbW, 0, 0, 0, 17</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="inp1_buf_0_U">WriteOneBlock_f2rbkb, 0, 16, 2, 16, 8, 1, 128</column>
<column name="inp1_buf_1_U">WriteOneBlock_f2rbkb, 0, 16, 2, 16, 8, 1, 128</column>
<column name="inp1_buf_2_U">WriteOneBlock_f2rbkb, 0, 16, 2, 16, 8, 1, 128</column>
<column name="inp1_buf_3_U">WriteOneBlock_f2rbkb, 0, 16, 2, 16, 8, 1, 128</column>
<column name="out1_buf_0_U">WriteOneBlock_f2rfYi, 1, 0, 0, 1328, 8, 1, 10624</column>
<column name="out1_buf_1_U">WriteOneBlock_f2rfYi, 1, 0, 0, 1328, 8, 1, 10624</column>
<column name="out1_buf_2_U">WriteOneBlock_f2rhbi, 1, 0, 0, 1327, 8, 1, 10616</column>
<column name="out1_buf_3_U">WriteOneBlock_f2rhbi, 1, 0, 0, 1327, 8, 1, 10616</column>
<column name="index_U">WriteOneBlock_f2rjbC, 2, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="e_1_0_1_fu_2128_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_0_2_fu_2210_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_0_3_fu_2304_p2">+, 0, 0, 39, 32, 3</column>
<column name="e_1_1_1_fu_2489_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_1_2_fu_2571_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_1_3_fu_2665_p2">+, 0, 0, 39, 32, 3</column>
<column name="e_1_1_fu_2407_p2">+, 0, 0, 39, 32, 1</column>
<column name="e_1_2_1_fu_2850_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_2_2_fu_2932_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_2_3_fu_3031_p2">+, 0, 0, 39, 32, 3</column>
<column name="e_1_2_fu_2768_p2">+, 0, 0, 39, 32, 1</column>
<column name="e_1_3_1_fu_3212_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_3_2_fu_3294_p2">+, 0, 0, 39, 32, 2</column>
<column name="e_1_3_3_fu_3389_p2">+, 0, 0, 39, 32, 3</column>
<column name="e_1_3_fu_3130_p2">+, 0, 0, 39, 32, 1</column>
<column name="e_1_fu_2046_p2">+, 0, 0, 39, 32, 1</column>
<column name="j_1_3_fu_1907_p2">+, 0, 0, 15, 3, 7</column>
<column name="k_1_1_fu_2605_p2">+, 0, 0, 39, 32, 2</column>
<column name="k_1_2_fu_2966_p2">+, 0, 0, 39, 32, 2</column>
<column name="k_1_3_fu_3329_p2">+, 0, 0, 39, 32, 3</column>
<column name="k_1_fu_2244_p2">+, 0, 0, 39, 32, 1</column>
<column name="l_2_0_1_fu_2134_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_0_2_fu_2216_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_0_3_fu_2298_p2">+, 0, 0, 39, 32, 3</column>
<column name="l_2_1_1_fu_2495_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_1_2_fu_2577_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_1_3_fu_2659_p2">+, 0, 0, 39, 32, 3</column>
<column name="l_2_1_fu_2413_p2">+, 0, 0, 39, 32, 1</column>
<column name="l_2_2_1_fu_2856_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_2_2_fu_2938_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_2_3_fu_3025_p2">+, 0, 0, 39, 32, 3</column>
<column name="l_2_2_fu_2774_p2">+, 0, 0, 39, 32, 1</column>
<column name="l_2_3_1_fu_3218_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_3_2_fu_3305_p2">+, 0, 0, 39, 32, 2</column>
<column name="l_2_3_3_fu_3383_p2">+, 0, 0, 39, 32, 3</column>
<column name="l_2_3_fu_3136_p2">+, 0, 0, 39, 32, 1</column>
<column name="l_2_fu_2052_p2">+, 0, 0, 39, 32, 1</column>
<column name="l_lcssa_op_op_fu_3403_p2">+, 0, 0, 39, 32, 2</column>
<column name="m_1_3_fu_3570_p2">+, 0, 0, 39, 3, 32</column>
<column name="out_buf4_sum1_fu_3709_p2">+, 0, 0, 71, 64, 64</column>
<column name="out_buf4_sum8_fu_3537_p2">+, 0, 0, 71, 64, 64</column>
<column name="out_buf4_sum9_fu_3682_p2">+, 0, 0, 71, 64, 64</column>
<column name="out_buf4_sum_fu_3510_p2">+, 0, 0, 71, 64, 64</column>
<column name="store2_sum5_fu_1842_p2">+, 0, 0, 70, 63, 63</column>
<column name="store2_sum6_fu_1867_p2">+, 0, 0, 70, 63, 63</column>
<column name="store2_sum7_fu_1892_p2">+, 0, 0, 70, 63, 63</column>
<column name="store2_sum_fu_1787_p2">+, 0, 0, 70, 63, 63</column>
<column name="tmp_11_0_1_fu_2101_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_0_2_fu_2183_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_0_3_fu_2271_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_1_1_fu_2462_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_1_2_fu_2544_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_1_3_fu_2632_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_1_fu_2379_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_2_1_fu_2823_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_2_2_fu_2905_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_2_3_fu_2998_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_2_fu_2740_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_3_1_fu_3185_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_3_2_fu_3267_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_3_3_fu_3356_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_11_3_fu_3102_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_1_fu_1813_p2">+, 0, 0, 39, 32, 4</column>
<column name="tmp_9_fu_2018_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_1808_p2">+, 0, 0, 39, 32, 4</column>
<column name="p_neg_fu_3417_p2">-, 0, 0, 39, 3, 32</column>
<column name="p_neg_t_fu_3433_p2">-, 0, 0, 37, 1, 30</column>
<column name="or_cond1_17_fu_1946_p2">and, 0, 0, 9, 1, 1</column>
<column name="or_cond2_19_fu_2328_p2">and, 0, 0, 9, 1, 1</column>
<column name="or_cond3_20_fu_2689_p2">and, 0, 0, 9, 1, 1</column>
<column name="or_cond4_fu_3051_p2">and, 0, 0, 9, 1, 1</column>
<column name="or_cond_18_fu_1967_p2">and, 0, 0, 9, 1, 1</column>
<column name="exitcond7_fu_1802_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="sel_tmp10_fu_3770_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp11_fu_3775_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="sel_tmp1_fu_3631_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="sel_tmp2_fu_3581_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp3_fu_3720_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp4_fu_3586_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="sel_tmp5_fu_3725_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp6_fu_3621_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp7_fu_3730_p2">icmp, 0, 0, 9, 2, 3</column>
<column name="sel_tmp8_fu_3626_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp9_fu_3765_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="sel_tmp_fu_3576_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_3_fu_1957_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_0_1_fu_2058_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_0_2_fu_2140_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_0_3_fu_2222_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_1_1_fu_2419_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_1_2_fu_2501_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_1_3_fu_2583_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_1_fu_2323_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_2_1_fu_2780_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_2_2_fu_2862_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_2_3_fu_2944_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_2_fu_2684_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_3_1_fu_3142_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_3_2_fu_3224_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_3_3_fu_3300_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_3_fu_3046_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_4_fu_1962_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_52_fu_3473_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_5_fu_1936_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_6_1_fu_2310_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_6_2_fu_2671_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_6_3_fu_2972_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_6_fu_1941_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_8_1_fu_2318_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_8_2_fu_2679_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="tmp_8_3_fu_3041_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state60_io">or, 0, 0, 9, 1, 1</column>
<column name="m_1_1_fu_3548_p2">or, 0, 0, 39, 32, 2</column>
<column name="m_1_2_fu_3559_p2">or, 0, 0, 39, 32, 2</column>
<column name="m_1_s_fu_3483_p2">or, 0, 0, 39, 32, 1</column>
<column name="or_cond1_fu_3644_p2">or, 0, 0, 9, 1, 1</column>
<column name="or_cond2_fu_3743_p2">or, 0, 0, 9, 1, 1</column>
<column name="or_cond3_fu_3788_p2">or, 0, 0, 9, 1, 1</column>
<column name="or_cond_fu_3599_p2">or, 0, 0, 9, 1, 1</column>
<column name="p_rec_1_fu_1857_p2">or, 0, 0, 13, 6, 2</column>
<column name="p_rec_2_fu_1882_p2">or, 0, 0, 13, 6, 2</column>
<column name="p_rec_s_fu_1822_p2">or, 0, 0, 13, 6, 1</column>
<column name="newSel10_fu_3794_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel11_fu_3802_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel1_fu_3605_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel2_fu_3613_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel3_fu_3636_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel4_fu_3650_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel5_fu_3658_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel6_fu_3735_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel7_fu_3749_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel8_fu_3757_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel9_fu_3780_p3">select, 0, 0, 8, 1, 8</column>
<column name="newSel_fu_3591_p3">select, 0, 0, 8, 1, 8</column>
<column name="tmp_49_fu_3449_p3">select, 0, 0, 30, 1, 30</column>
<column name="tmp_50_fu_3457_p3">select, 0, 0, 30, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="BUS_DST_AWADDR">27, 5, 64, 320</column>
<column name="BUS_DST_WDATA">27, 5, 8, 40</column>
<column name="BUS_DST_blk_n_AW">9, 2, 1, 2</column>
<column name="BUS_DST_blk_n_B">9, 2, 1, 2</column>
<column name="BUS_DST_blk_n_W">9, 2, 1, 2</column>
<column name="BUS_SRC_ARADDR">27, 5, 64, 320</column>
<column name="BUS_SRC_blk_n_AR">9, 2, 1, 2</column>
<column name="BUS_SRC_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">309, 69, 1, 69</column>
<column name="ap_sig_ioackin_BUS_DST_AWREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_BUS_DST_WREADY">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_BUS_SRC_ARREADY">9, 2, 1, 2</column>
<column name="e_2_reg_1658">9, 2, 32, 64</column>
<column name="e_3_reg_1694">9, 2, 32, 64</column>
<column name="e_reg_1586">9, 2, 32, 64</column>
<column name="e_s_reg_1622">9, 2, 32, 64</column>
<column name="index_address0">93, 19, 6, 114</column>
<column name="index_address1">15, 3, 6, 18</column>
<column name="index_d0">85, 17, 32, 544</column>
<column name="inp1_buf_0_address0">89, 18, 4, 72</column>
<column name="inp1_buf_1_address0">89, 18, 4, 72</column>
<column name="inp1_buf_2_address0">89, 18, 4, 72</column>
<column name="inp1_buf_3_address0">89, 18, 4, 72</column>
<column name="j_reg_1541">9, 2, 7, 14</column>
<column name="k_reg_1565">9, 2, 32, 64</column>
<column name="l_1_1_reg_1611">9, 2, 32, 64</column>
<column name="l_1_2_reg_1647">9, 2, 32, 64</column>
<column name="l_1_3_reg_1683">9, 2, 32, 64</column>
<column name="l_1_lcssa_1_reg_1632">21, 4, 32, 128</column>
<column name="l_1_lcssa_2_reg_1668">21, 4, 32, 128</column>
<column name="l_1_lcssa_3_reg_1704">21, 4, 32, 128</column>
<column name="l_1_lcssa_reg_1596">21, 4, 32, 128</column>
<column name="l_1_reg_1575">9, 2, 32, 64</column>
<column name="l_lcssa_reg_1720">21, 4, 32, 128</column>
<column name="l_reg_1553">9, 2, 32, 64</column>
<column name="m_reg_1737">9, 2, 32, 64</column>
<column name="out1_buf_0_address0">93, 19, 11, 209</column>
<column name="out1_buf_0_address1">15, 3, 11, 33</column>
<column name="out1_buf_0_d0">85, 17, 8, 136</column>
<column name="out1_buf_1_address0">93, 19, 11, 209</column>
<column name="out1_buf_1_address1">15, 3, 11, 33</column>
<column name="out1_buf_1_d0">85, 17, 8, 136</column>
<column name="out1_buf_2_address0">93, 19, 11, 209</column>
<column name="out1_buf_2_address1">15, 3, 11, 33</column>
<column name="out1_buf_2_d0">85, 17, 8, 136</column>
<column name="out1_buf_3_address0">93, 19, 11, 209</column>
<column name="out1_buf_3_address1">15, 3, 11, 33</column>
<column name="out1_buf_3_d0">85, 17, 8, 136</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="BUS_DST_addr_1_reg_4728">64, 0, 64, 0</column>
<column name="BUS_DST_addr_2_reg_4786">64, 0, 64, 0</column>
<column name="BUS_DST_addr_3_reg_4819">64, 0, 64, 0</column>
<column name="BUS_DST_addr_reg_4695">64, 0, 64, 0</column>
<column name="BUS_SRC_addr_1_reg_3900">63, 0, 64, 1</column>
<column name="BUS_SRC_addr_2_reg_3906">63, 0, 64, 1</column>
<column name="BUS_SRC_addr_3_reg_3912">63, 0, 64, 1</column>
<column name="BUS_SRC_addr_reg_3873">63, 0, 64, 1</column>
<column name="ap_CS_fsm">68, 0, 68, 0</column>
<column name="ap_reg_ioackin_BUS_DST_AWREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_BUS_DST_WREADY">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_BUS_SRC_ARREADY">1, 0, 1, 0</column>
<column name="diff_1_reg_4123">32, 0, 32, 0</column>
<column name="diff_2_reg_4300">32, 0, 32, 0</column>
<column name="diff_3_reg_4477">32, 0, 32, 0</column>
<column name="diff_reg_3946">32, 0, 32, 0</column>
<column name="e_1_0_1_reg_4027">32, 0, 32, 0</column>
<column name="e_1_0_2_reg_4066">32, 0, 32, 0</column>
<column name="e_1_1_1_reg_4204">32, 0, 32, 0</column>
<column name="e_1_1_2_reg_4243">32, 0, 32, 0</column>
<column name="e_1_1_reg_4165">32, 0, 32, 0</column>
<column name="e_1_2_1_reg_4381">32, 0, 32, 0</column>
<column name="e_1_2_2_reg_4420">32, 0, 32, 0</column>
<column name="e_1_2_reg_4342">32, 0, 32, 0</column>
<column name="e_1_3_1_reg_4558">32, 0, 32, 0</column>
<column name="e_1_3_2_reg_4597">32, 0, 32, 0</column>
<column name="e_1_3_reg_4519">32, 0, 32, 0</column>
<column name="e_1_reg_3988">32, 0, 32, 0</column>
<column name="e_2_reg_1658">32, 0, 32, 0</column>
<column name="e_3_reg_1694">32, 0, 32, 0</column>
<column name="e_reg_1586">32, 0, 32, 0</column>
<column name="e_s_reg_1622">32, 0, 32, 0</column>
<column name="height_read_reg_3825">32, 0, 32, 0</column>
<column name="hoffs_read_reg_3810">32, 0, 32, 0</column>
<column name="j_1_3_reg_3918">7, 0, 7, 0</column>
<column name="j_reg_1541">7, 0, 7, 0</column>
<column name="k_1_1_reg_4278">32, 0, 32, 0</column>
<column name="k_1_2_reg_4455">32, 0, 32, 0</column>
<column name="k_1_3_reg_4632">32, 0, 32, 0</column>
<column name="k_1_reg_4101">32, 0, 32, 0</column>
<column name="k_reg_1565">32, 0, 32, 0</column>
<column name="l_1_1_reg_1611">32, 0, 32, 0</column>
<column name="l_1_2_reg_1647">32, 0, 32, 0</column>
<column name="l_1_3_reg_1683">32, 0, 32, 0</column>
<column name="l_1_lcssa_1_reg_1632">32, 0, 32, 0</column>
<column name="l_1_lcssa_2_reg_1668">32, 0, 32, 0</column>
<column name="l_1_lcssa_3_reg_1704">32, 0, 32, 0</column>
<column name="l_1_lcssa_reg_1596">32, 0, 32, 0</column>
<column name="l_1_reg_1575">32, 0, 32, 0</column>
<column name="l_2_0_1_reg_4033">32, 0, 32, 0</column>
<column name="l_2_0_2_reg_4072">32, 0, 32, 0</column>
<column name="l_2_1_1_reg_4210">32, 0, 32, 0</column>
<column name="l_2_1_2_reg_4249">32, 0, 32, 0</column>
<column name="l_2_1_reg_4171">32, 0, 32, 0</column>
<column name="l_2_2_1_reg_4387">32, 0, 32, 0</column>
<column name="l_2_2_2_reg_4426">32, 0, 32, 0</column>
<column name="l_2_2_reg_4348">32, 0, 32, 0</column>
<column name="l_2_3_1_reg_4564">32, 0, 32, 0</column>
<column name="l_2_3_2_reg_4606">32, 0, 32, 0</column>
<column name="l_2_3_reg_4525">32, 0, 32, 0</column>
<column name="l_2_reg_3994">32, 0, 32, 0</column>
<column name="l_lcssa_reg_1720">32, 0, 32, 0</column>
<column name="l_reg_1553">32, 0, 32, 0</column>
<column name="m_1_3_reg_4744">32, 0, 32, 0</column>
<column name="m_reg_1737">32, 0, 32, 0</column>
<column name="newIndex1_reg_3895">5, 0, 5, 0</column>
<column name="newSel11_reg_4830">8, 0, 8, 0</column>
<column name="newSel2_reg_4749">8, 0, 8, 0</column>
<column name="newSel5_reg_4754">8, 0, 8, 0</column>
<column name="newSel8_reg_4825">8, 0, 8, 0</column>
<column name="or_cond2_19_reg_4131">1, 0, 1, 0</column>
<column name="or_cond3_20_reg_4308">1, 0, 1, 0</column>
<column name="or_cond4_reg_4485">1, 0, 1, 0</column>
<column name="or_cond_18_reg_3954">1, 0, 1, 0</column>
<column name="out_buf_read_reg_3857">64, 0, 64, 0</column>
<column name="tmp_1_reg_3887">32, 0, 32, 0</column>
<column name="tmp_27_cast_reg_3865">62, 0, 63, 1</column>
<column name="tmp_27_reg_3923">8, 0, 8, 0</column>
<column name="tmp_28_reg_3928">8, 0, 8, 0</column>
<column name="tmp_29_reg_3933">8, 0, 8, 0</column>
<column name="tmp_30_reg_3938">8, 0, 8, 0</column>
<column name="tmp_31_reg_3978">2, 0, 2, 0</column>
<column name="tmp_36_reg_4155">2, 0, 2, 0</column>
<column name="tmp_41_reg_4332">2, 0, 2, 0</column>
<column name="tmp_4_0_1_reg_4000">1, 0, 1, 0</column>
<column name="tmp_4_0_2_reg_4039">1, 0, 1, 0</column>
<column name="tmp_4_1_1_reg_4177">1, 0, 1, 0</column>
<column name="tmp_4_1_2_reg_4216">1, 0, 1, 0</column>
<column name="tmp_4_2_1_reg_4354">1, 0, 1, 0</column>
<column name="tmp_4_2_2_reg_4393">1, 0, 1, 0</column>
<column name="tmp_4_3_1_reg_4531">1, 0, 1, 0</column>
<column name="tmp_4_3_2_reg_4570">1, 0, 1, 0</column>
<column name="tmp_4_3_3_reg_4602">1, 0, 1, 0</column>
<column name="tmp_51_reg_4650">30, 0, 32, 2</column>
<column name="tmp_53_reg_4509">2, 0, 2, 0</column>
<column name="tmp_55_reg_4668">2, 0, 2, 0</column>
<column name="tmp_56_reg_4701">2, 0, 2, 0</column>
<column name="tmp_57_reg_4759">2, 0, 2, 0</column>
<column name="tmp_58_reg_4792">2, 0, 2, 0</column>
<column name="tmp_6_3_reg_4460">1, 0, 1, 0</column>
<column name="tmp_reg_3882">32, 0, 32, 0</column>
<column name="voffs_read_reg_3819">32, 0, 32, 0</column>
<column name="width_read_reg_3833">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS_CTRL_AWVALID">in, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_AWREADY">out, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_AWADDR">in, 6, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_WVALID">in, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_WREADY">out, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_WDATA">in, 32, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_WSTRB">in, 4, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_ARVALID">in, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_ARREADY">out, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_ARADDR">in, 6, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_RVALID">out, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_RREADY">in, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_RDATA">out, 32, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_RRESP">out, 2, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_BVALID">out, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_BREADY">in, 1, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_BUS_CTRL_BRESP">out, 2, s_axi, BUS_CTRL, scalar</column>
<column name="s_axi_CTRL_BUS_AWVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_AWADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WDATA">in, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_WSTRB">in, 4, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARVALID">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARREADY">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_ARADDR">in, 6, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RDATA">out, 32, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_RRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BVALID">out, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BREADY">in, 1, s_axi, CTRL_BUS, scalar</column>
<column name="s_axi_CTRL_BUS_BRESP">out, 2, s_axi, CTRL_BUS, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, WriteOneBlock_f2r_entry_s2e_forEnd13, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, WriteOneBlock_f2r_entry_s2e_forEnd13, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, WriteOneBlock_f2r_entry_s2e_forEnd13, return value</column>
<column name="m_axi_BUS_SRC_AWVALID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWREADY">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWADDR">out, 64, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWLEN">out, 8, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWSIZE">out, 3, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWBURST">out, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWLOCK">out, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWCACHE">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWPROT">out, 3, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWQOS">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWREGION">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_AWUSER">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WVALID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WREADY">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WDATA">out, 32, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WSTRB">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WLAST">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_WUSER">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARVALID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARREADY">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARADDR">out, 64, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARID">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARLEN">out, 8, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARSIZE">out, 3, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARBURST">out, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARLOCK">out, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARCACHE">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARPROT">out, 3, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARQOS">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARREGION">out, 4, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_ARUSER">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RVALID">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RREADY">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RDATA">in, 32, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RLAST">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RID">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RUSER">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_RRESP">in, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_BVALID">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_BREADY">out, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_BRESP">in, 2, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_BID">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_SRC_BUSER">in, 1, m_axi, BUS_SRC, pointer</column>
<column name="m_axi_BUS_DST_AWVALID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWREADY">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWADDR">out, 64, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWLEN">out, 8, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWSIZE">out, 3, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWBURST">out, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWLOCK">out, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWCACHE">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWPROT">out, 3, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWQOS">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWREGION">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_AWUSER">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WVALID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WREADY">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WDATA">out, 32, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WSTRB">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WLAST">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_WUSER">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARVALID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARREADY">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARADDR">out, 64, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARID">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARLEN">out, 8, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARSIZE">out, 3, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARBURST">out, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARLOCK">out, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARCACHE">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARPROT">out, 3, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARQOS">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARREGION">out, 4, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_ARUSER">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RVALID">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RREADY">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RDATA">in, 32, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RLAST">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RID">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RUSER">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_RRESP">in, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_BVALID">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_BREADY">out, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_BRESP">in, 2, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_BID">in, 1, m_axi, BUS_DST, pointer</column>
<column name="m_axi_BUS_DST_BUSER">in, 1, m_axi, BUS_DST, pointer</column>
</table>
</item>
</section>
</profile>
