============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Mar 03 2020  09:57:26 pm
  Module:                 INTER_4
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance                Module          Cells  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------
INTER_4                                         7690      43440     18728        62167 
  gen_filter[14].U_S0 filter_4_bit_width10_14    406       2100       863         2963 
  gen_filter[2].U_S0  filter_4_bit_width10_2     406       2100       863         2963 
  gen_filter[15].U_S0 filter_4_bit_width10_15    405       2098       861         2960 
  gen_filter[1].U_S0  filter_4_bit_width10_1     405       2098       861         2960 
  gen_filter[16].U_S0 filter_4_bit_width10_16    405       2098       861         2959 
  gen_filter[13].U_S0 filter_4_bit_width10_13    405       2098       861         2959 
  gen_filter[12].U_S0 filter_4_bit_width10_12    405       2098       861         2959 
  gen_filter[11].U_S0 filter_4_bit_width10_11    405       2098       861         2959 
  gen_filter[10].U_S0 filter_4_bit_width10_10    405       2098       861         2959 
  gen_filter[9].U_S0  filter_4_bit_width10_9     405       2098       861         2959 
  gen_filter[8].U_S0  filter_4_bit_width10_8     405       2098       861         2959 
  gen_filter[7].U_S0  filter_4_bit_width10_7     405       2098       861         2959 
  gen_filter[6].U_S0  filter_4_bit_width10_6     405       2098       861         2959 
  gen_filter[5].U_S0  filter_4_bit_width10_5     405       2098       861         2959 
  gen_filter[4].U_S0  filter_4_bit_width10_4     405       2098       861         2959 
  gen_filter[3].U_S0  filter_4_bit_width10_3     405       2098       861         2959 
  gen_filter[0].U_S0  filter_4_bit_width10       405       2098       861         2959 
