; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_add_mse_loss_mul_70(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3) local_unnamed_addr !dbg !7 {
  %5 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %6 = and i32 %5, 31, !dbg !10
  %7 = lshr i32 %5, 5, !dbg !10
  %8 = shl i32 %5, 2, !dbg !10
  %9 = and i32 %8, 192, !dbg !10
  %10 = and i32 %8, 252, !dbg !10
  %11 = lshr i32 %8, 4, !dbg !11
  %12 = and i32 %11, 3, !dbg !11
  %13 = zext nneg i32 %10 to i64, !dbg !12
  %14 = getelementptr float, ptr addrspace(1) %1, i64 %13, !dbg !12
  %15 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %14, i1 true) #3, !dbg !13
  %16 = extractvalue { i32, i32, i32, i32 } %15, 0, !dbg !13
  %17 = extractvalue { i32, i32, i32, i32 } %15, 1, !dbg !13
  %18 = extractvalue { i32, i32, i32, i32 } %15, 2, !dbg !13
  %19 = extractvalue { i32, i32, i32, i32 } %15, 3, !dbg !13
  %20 = shl i32 %5, 4, !dbg !14
  %21 = and i32 %20, 48, !dbg !14
  %22 = or disjoint i32 %9, %21, !dbg !15
  %23 = or disjoint i32 %22, %12, !dbg !16
  %24 = or disjoint i32 %23, 4, !dbg !16
  %25 = or disjoint i32 %23, 8, !dbg !16
  %26 = or disjoint i32 %23, 12, !dbg !16
  %27 = zext nneg i32 %23 to i64, !dbg !17
  %28 = getelementptr float, ptr addrspace(1) %2, i64 %27, !dbg !17
  %29 = zext nneg i32 %24 to i64, !dbg !17
  %30 = getelementptr float, ptr addrspace(1) %2, i64 %29, !dbg !17
  %31 = zext nneg i32 %25 to i64, !dbg !17
  %32 = getelementptr float, ptr addrspace(1) %2, i64 %31, !dbg !17
  %33 = zext nneg i32 %26 to i64, !dbg !17
  %34 = getelementptr float, ptr addrspace(1) %2, i64 %33, !dbg !17
  %35 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %28, i1 true) #3, !dbg !18
  %36 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %30, i1 true) #3, !dbg !18
  %37 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %32, i1 true) #3, !dbg !18
  %38 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %34, i1 true) #3, !dbg !18
  %39 = insertelement <2 x i32> poison, i32 %16, i64 0, !dbg !13
  %40 = insertelement <2 x i32> %39, i32 %17, i64 1, !dbg !13
  %41 = bitcast <2 x i32> %40 to <2 x float>, !dbg !13
  %42 = insertelement <2 x i32> poison, i32 %35, i64 0, !dbg !18
  %43 = insertelement <2 x i32> %42, i32 %36, i64 1, !dbg !18
  %44 = bitcast <2 x i32> %43 to <2 x float>, !dbg !18
  %45 = fsub <2 x float> %41, %44, !dbg !19
  %46 = fmul <2 x float> %45, %45, !dbg !20
  %47 = insertelement <2 x i32> poison, i32 %18, i64 0, !dbg !13
  %48 = insertelement <2 x i32> %47, i32 %19, i64 1, !dbg !13
  %49 = bitcast <2 x i32> %48 to <2 x float>, !dbg !13
  %50 = insertelement <2 x i32> poison, i32 %37, i64 0, !dbg !18
  %51 = insertelement <2 x i32> %50, i32 %38, i64 1, !dbg !18
  %52 = bitcast <2 x i32> %51 to <2 x float>, !dbg !18
  %53 = fsub <2 x float> %49, %52, !dbg !19
  %54 = fmul <2 x float> %53, %53, !dbg !20
  %shift = shufflevector <2 x float> %46, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !21
  %55 = fadd <2 x float> %46, %shift, !dbg !21
  %56 = fadd <2 x float> %55, %54, !dbg !21
  %shift1 = shufflevector <2 x float> %54, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !21
  %57 = fadd <2 x float> %56, %shift1, !dbg !21
  %58 = extractelement <2 x float> %57, i64 0, !dbg !21
  %59 = bitcast float %58 to i32, !dbg !26
  %60 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %59, i32 16, i32 31), !dbg !26
  %61 = bitcast i32 %60 to float, !dbg !26
  %62 = fadd float %58, %61, !dbg !21
  %63 = bitcast float %62 to i32, !dbg !26
  %64 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %63, i32 8, i32 31), !dbg !26
  %65 = bitcast i32 %64 to float, !dbg !26
  %66 = fadd float %62, %65, !dbg !21
  %67 = bitcast float %66 to i32, !dbg !26
  %68 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %67, i32 4, i32 31), !dbg !26
  %69 = bitcast i32 %68 to float, !dbg !26
  %70 = fadd float %66, %69, !dbg !21
  %71 = bitcast float %70 to i32, !dbg !26
  %72 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %71, i32 2, i32 31), !dbg !26
  %73 = bitcast i32 %72 to float, !dbg !26
  %74 = fadd float %70, %73, !dbg !21
  %75 = bitcast float %74 to i32, !dbg !26
  %76 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %75, i32 1, i32 31), !dbg !26
  %77 = bitcast i32 %76 to float, !dbg !26
  %78 = fadd float %74, %77, !dbg !21
  %79 = icmp eq i32 %6, 0, !dbg !26
  %80 = and i32 %7, 1, !dbg !26
  %81 = getelementptr float, ptr addrspace(3) @global_smem, i32 %80, !dbg !26
  %82 = bitcast float %78 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %81, <1 x i32> %82, i1 %79) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %83 = icmp slt i32 %5, 2, !dbg !26
  %84 = getelementptr float, ptr addrspace(3) @global_smem, i32 %5, !dbg !26
  %85 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %84, i1 %83) #3, !dbg !26
  %86 = bitcast i32 %85 to float, !dbg !26
  %87 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %85, i32 1, i32 31), !dbg !26
  %88 = bitcast i32 %87 to float, !dbg !26
  %89 = fadd float %86, %88, !dbg !21
  %90 = and i32 %5, 1, !dbg !26
  %91 = icmp eq i32 %90, 0, !dbg !26
  %92 = and i1 %83, %91, !dbg !26
  %93 = bitcast float %89 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %84, <1 x i32> %93, i1 %92) #3, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %94 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !26
  %95 = fadd float %94, 0.000000e+00, !dbg !27
  %96 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %95, float 2.560000e+02) #3, !dbg !31
  %97 = fmul float %96, 0x3FC99999A0000000, !dbg !32
  %98 = fadd float %96, %97, !dbg !33
  tail call void @llvm.nvvm.barrier0(), !dbg !34
  %urem = and i32 %5, 63, !dbg !35
  %99 = icmp eq i32 %urem, 0, !dbg !35
  %100 = bitcast float %98 to i32, !dbg !35
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %100, ptr addrspace(1) %0, i1 %99) #3, !dbg !35
  ret void, !dbg !36
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cvsrmml3atoq3ltt6obb4eb5l4ujh7mxdz7ekax2spszha6ngis4.py", directory: "inductor_cache/vs")
!4 = !{ptr @triton_per_fused_add_mse_loss_mul_70, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_add_mse_loss_mul_70, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_add_mse_loss_mul_70", linkageName: "triton_per_fused_add_mse_loss_mul_70", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 32, column: 21, scope: !7)
!12 = !DILocation(line: 34, column: 30, scope: !7)
!13 = !DILocation(line: 34, column: 35, scope: !7)
!14 = !DILocation(line: 35, column: 37, scope: !7)
!15 = !DILocation(line: 35, column: 35, scope: !7)
!16 = !DILocation(line: 35, column: 42, scope: !7)
!17 = !DILocation(line: 35, column: 30, scope: !7)
!18 = !DILocation(line: 35, column: 50, scope: !7)
!19 = !DILocation(line: 36, column: 18, scope: !7)
!20 = !DILocation(line: 37, column: 18, scope: !7)
!21 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 39, column: 57, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !25)
!27 = !DILocation(line: 73, column: 15, scope: !28, inlinedAt: !30)
!28 = distinct !DILexicalBlockFile(scope: !7, file: !29, discriminator: 0)
!29 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!30 = !DILocation(line: 39, column: 44, scope: !7)
!31 = !DILocation(line: 41, column: 18, scope: !7)
!32 = !DILocation(line: 43, column: 19, scope: !7)
!33 = !DILocation(line: 44, column: 19, scope: !7)
!34 = !DILocation(line: 45, column: 4, scope: !7)
!35 = !DILocation(line: 46, column: 63, scope: !7)
!36 = !DILocation(line: 46, column: 4, scope: !7)
