Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Wed Jul  9 04:25:14 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file ./report/fft1D_512_timing_synth.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (258)
6. checking no_output_delay (303)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (258)
--------------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (303)
---------------------------------
 There are 303 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.475        0.000                      0                27242        0.057        0.000                      0                27242        3.458        0.000                       0                 13279  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.475        0.000                      0                27242        0.057        0.000                      0                27242        3.458        0.000                       0                 13279  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.475ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.475ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/A[23]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 3.708ns (59.643%)  route 2.509ns (40.357%))
  Logic Levels:           21  (CARRY8=2 DSP_A_B_DATA=1 DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 8.043 - 8.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14668, unset)        0.030     0.030    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.076     0.106 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/Ex_1_reg_1331_reg[4]/Q
                         net (fo=12, unplaced)        0.135     0.241    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331[4]
                         LUT5 (Prop_LUT5_I0_O)        0.125     0.366 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[31]_i_11/O
                         net (fo=136, unplaced)       0.277     0.643    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/Ex_1_reg_1331_reg[4]_0
                         LUT4 (Prop_LUT4_I3_O)        0.070     0.713 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7/O
                         net (fo=4, unplaced)         0.197     0.910    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[38]_i_7_n_4
                         LUT6 (Prop_LUT6_I2_O)        0.038     0.948 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8/O
                         net (fo=1, unplaced)         0.185     1.133    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_8_n_4
                         LUT6 (Prop_LUT6_I0_O)        0.038     1.171 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6/O
                         net (fo=4, unplaced)         0.197     1.368    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[27]_i_6_n_4
                         LUT6 (Prop_LUT6_I1_O)        0.038     1.406 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8/O
                         net (fo=1, unplaced)         0.185     1.591    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_8_n_4
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.629 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4/O
                         net (fo=1, unplaced)         0.185     1.814    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_4_n_4
                         LUT6 (Prop_LUT6_I5_O)        0.038     1.852 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_56ns_52s_108_1_1_U38/zext_ln25_reg_1379[25]_i_1/O
                         net (fo=6, unplaced)         0.207     2.059    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/B_trunc_fu_722_p4[25]
                         LUT3 (Prop_LUT3_I2_O)        0.038     2.097 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product_i_24/O
                         net (fo=3, unplaced)         0.221     2.318    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/A[8]
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_A[8]_A2_DATA[8])
                                                      0.192     2.510 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA_INST/A2_DATA[8]
                         net (fo=1, unplaced)         0.000     2.510    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_A_B_DATA.A2_DATA<8>
                         DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_A2_DATA[8]_A2A1[8])
                                                      0.076     2.586 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA_INST/A2A1[8]
                         net (fo=1, unplaced)         0.000     2.586    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_PREADD_DATA.A2A1<8>
                         DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_A2A1[8]_U[29])
                                                      0.505     3.091 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER_INST/U[29]
                         net (fo=1, unplaced)         0.000     3.091    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_MULTIPLIER.U<29>
                         DSP_M_DATA (Prop_DSP_M_DATA_U[29]_U_DATA[29])
                                                      0.047     3.138 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA_INST/U_DATA[29]
                         net (fo=1, unplaced)         0.000     3.138    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_M_DATA.U_DATA<29>
                         DSP_ALU (Prop_DSP_ALU_U_DATA[29]_ALU_OUT[47])
                                                      0.585     3.723 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     3.723    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     3.845 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     3.859    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[47])
                                                      0.546     4.405 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, unplaced)         0.000     4.405    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_ALU.ALU_OUT<47>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PCOUT[47])
                                                      0.122     4.527 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__0/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, unplaced)         0.014     4.541    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/PCIN[47]
                         DSP_ALU (Prop_DSP_ALU_PCIN[47]_ALU_OUT[13])
                                                      0.546     5.087 f  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, unplaced)         0.000     5.087    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_ALU.ALU_OUT<13>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[13]_P[13])
                                                      0.109     5.196 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1/DSP_OUTPUT_INST/P[13]
                         net (fo=3, unplaced)         0.215     5.411    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/tmp_product__1_n_96
                         LUT4 (Prop_LUT4_I1_O)        0.116     5.527 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384[39]_i_2/O
                         net (fo=1, unplaced)         0.218     5.745    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829_n_136
                         CARRY8 (Prop_CARRY8_DI[1]_CO[7])
                                                      0.127     5.872 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1/CO[7]
                         net (fo=1, unplaced)         0.005     5.877    bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[39]_i_1_n_4
                         CARRY8 (Prop_CARRY8_CI_O[7])
                                                      0.116     5.993 r  bd_0_i/hls_inst/inst/mul_49ns_49ns_98_1_1_U36/B_squared_reg_1384_reg[47]_i_1/O[7]
                         net (fo=11, unplaced)        0.254     6.247    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/A[23]
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=14668, unset)        0.043     8.043    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/CLK
                         DSP_A_B_DATA                                 r  bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     8.043    
                         clock uncertainty           -0.035     8.008    
                         DSP_A_B_DATA (Setup_DSP_A_B_DATA_CLK_A[23])
                                                     -0.286     7.722    bd_0_i/hls_inst/inst/grp_twiddles8_fu_1829/grp_sin_or_cos_double_s_fu_109/mul_42ns_33ns_75_1_1_U34/tmp_product/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          7.722    
                         arrival time                          -6.247    
  -------------------------------------------------------------------
                         slack                                  1.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/din0_buf1_reg[53]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.056ns (51.376%)  route 0.053ns (48.624%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14668, unset)        0.013     0.013    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/din0_buf1_reg[53]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.038     0.051 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/din0_buf1_reg[53]/Q
                         net (fo=2, unplaced)         0.046     0.097    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/s_axis_a_tdata[1]
                         CARRY8 (Prop_CARRY8_S[1]_O[1])
                                                      0.018     0.115 r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_ADD.C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4_CARRY8/O[1]
                         net (fo=4, unplaced)         0.007     0.122    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/Q[1]
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=14668, unset)        0.019     0.019    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/aclk
                         FDRE                                         r  bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.000     0.019    
                         FDRE (Hold_FDRE_C_D)         0.046     0.065    bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_4_max_dsp_1_U96/fft1D_512_dmul_64ns_64ns_64_4_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/EXP_PRE_RND_DEL/i_pipe/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         8.000       6.431                bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         4.000       3.458                bd_0_i/hls_inst/inst/DATA_x_U/ram_reg_bram_0/CLKARDCLK



