Synopsys Lattice Technology Mapper, Version maplat, Build 1264R, Built Aug 18 2015 10:39:57
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03L-SP1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@W: MO171 :"c:\users\yjhxfy\google drive\mmc\hardware\board\code\cpld\cpld_pwm_db\cc_protection.vhd":59:2:59:3|Sequential instance PROTECTION.ERR_CLR_PLS reduced to a combinational gate by constant propagation 
@W: MO171 :"c:\users\yjhxfy\google drive\mmc\hardware\board\code\cpld\cpld_pwm_db\cc_protection.vhd":50:2:50:3|Sequential instance PROTECTION.ERR_LATCH reduced to a combinational gate by constant propagation 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 143MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 143MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 142MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 142MB peak: 144MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:05s		    -1.33ns		 529 /       288
   2		0h:00m:05s		    -1.33ns		 518 /       288



   3		0h:00m:05s		    -0.79ns		 538 /       288
   4		0h:00m:05s		    -0.26ns		 542 /       288


   5		0h:00m:05s		    -0.28ns		 589 /       288
   6		0h:00m:06s		    -0.31ns		 661 /       288

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 144MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 142MB peak: 144MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 288 clock pin(s) of sequential element(s)
0 instances converted, 288 sequential instances remain driven by gated/generated clocks

================================================================================================= Gated/Generated Clocks =================================================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       PLL.PLLInst_0       EHXPLLJ                288        CPWMA1_BPWM_Pio     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==========================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 109MB peak: 144MB)

Writing Analyst data base C:\Users\yjhxfy\Google Drive\MMC\Hardware\Board\Code\CPLD\CPLD_PWM_DB\Common_Controller\synwork\Common_Controller_Common_Controller_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 141MB peak: 144MB)

Writing EDIF Netlist and constraint files
J-2015.03L-SP1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 146MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 146MB)

@W: MT246 :"c:\users\yjhxfy\google drive\mmc\hardware\board\code\cpld\cpld_pwm_db\cc_pll.vhd":104:4:104:12|Blackbox EHXPLLJ is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock CC_PLL|CLKOP_inferred_clock with period 3.20ns. Please declare a user-defined clock on object "n:PLL.CLKOP"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Wed May 18 16:08:49 2016
#


Top view:               CC_CPLD_TOP
Requested Frequency:    312.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -0.565

                                Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                  Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------------------
CC_PLL|CLKOP_inferred_clock     312.4 MHz     265.6 MHz     3.201         3.765         -0.565     inferred     Autoconstr_clkgroup_0
System                          1.0 MHz       NA            1000.000      NA            NA         system       system_clkgroup      
=====================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------
Starting                     Ending                       |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------
CC_PLL|CLKOP_inferred_clock  CC_PLL|CLKOP_inferred_clock  |  3.201       -0.565  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CC_PLL|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                              Arrival           
Instance                 Reference                       Type        Pin     Net               Time        Slack 
                         Clock                                                                                   
-----------------------------------------------------------------------------------------------------------------
CPWMB8.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMA5.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB7.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB3.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB5.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMA2.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB1.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB2.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMA3.TIME_SET_1[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_1[5]     1.204       -0.565
CPWMB4.TIME_SET_2[5]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     Q       TIME_SET_2[5]     1.204       -0.565
=================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                       Required           
Instance                 Reference                       Type        Pin     Net        Time         Slack 
                         Clock                                                                             
-----------------------------------------------------------------------------------------------------------
CPWMA5.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMA2.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB3.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB2.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMA3.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB8.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB1.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB5.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB7.TIME_SET_1[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0_0     3.289        -0.565
CPWMB4.TIME_SET_2[6]     CC_PLL|CLKOP_inferred_clock     FD1S3IX     D       fb_0       3.289        -0.565
===========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.201
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.289

    - Propagation time:                      3.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.565

    Number of logic level(s):                3
    Starting point:                          CPWMB8.TIME_SET_1[5] / Q
    Ending point:                            CPWMB8.TIME_SET_1[6] / D
    The start point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
CPWMB8.TIME_SET_1[5]                      FD1S3IX      Q        Out     1.204     1.204       -         
TIME_SET_1[5]                             Net          -        -       -         -           7         
CPWMB8.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     C        In      0.000     1.204       -         
CPWMB8.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     Z        Out     1.017     2.221       -         
un1_TIME_SET_1_axbxc6_a0_N_2L1_3          Net          -        -       -         -           1         
CPWMB8.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     D        In      0.000     2.221       -         
CPWMB8.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     Z        Out     1.017     3.237       -         
un1_TIME_SET_1_axbxc6_a0_10               Net          -        -       -         -           1         
CPWMB8.TIME_SET_1_6_.fb                   ORCALUT4     B        In      0.000     3.237       -         
CPWMB8.TIME_SET_1_6_.fb                   ORCALUT4     Z        Out     0.617     3.854       -         
fb_0_0                                    Net          -        -       -         -           1         
CPWMB8.TIME_SET_1[6]                      FD1S3IX      D        In      0.000     3.854       -         
========================================================================================================


Path information for path number 2: 
      Requested Period:                      3.201
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.289

    - Propagation time:                      3.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.565

    Number of logic level(s):                3
    Starting point:                          CPWMA5.TIME_SET_1[5] / Q
    Ending point:                            CPWMA5.TIME_SET_1[6] / D
    The start point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
CPWMA5.TIME_SET_1[5]                      FD1S3IX      Q        Out     1.204     1.204       -         
TIME_SET_1[5]                             Net          -        -       -         -           7         
CPWMA5.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     C        In      0.000     1.204       -         
CPWMA5.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     Z        Out     1.017     2.221       -         
un1_TIME_SET_1_axbxc6_a0_N_2L1_4          Net          -        -       -         -           1         
CPWMA5.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     D        In      0.000     2.221       -         
CPWMA5.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     Z        Out     1.017     3.237       -         
un1_TIME_SET_1_axbxc6_a0_5                Net          -        -       -         -           1         
CPWMA5.TIME_SET_1_6_.fb                   ORCALUT4     B        In      0.000     3.237       -         
CPWMA5.TIME_SET_1_6_.fb                   ORCALUT4     Z        Out     0.617     3.854       -         
fb_0_0                                    Net          -        -       -         -           1         
CPWMA5.TIME_SET_1[6]                      FD1S3IX      D        In      0.000     3.854       -         
========================================================================================================


Path information for path number 3: 
      Requested Period:                      3.201
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.289

    - Propagation time:                      3.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.565

    Number of logic level(s):                3
    Starting point:                          CPWMB7.TIME_SET_1[5] / Q
    Ending point:                            CPWMB7.TIME_SET_1[6] / D
    The start point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
CPWMB7.TIME_SET_1[5]                      FD1S3IX      Q        Out     1.204     1.204       -         
TIME_SET_1[5]                             Net          -        -       -         -           7         
CPWMB7.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     C        In      0.000     1.204       -         
CPWMB7.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     Z        Out     1.017     2.221       -         
un1_TIME_SET_1_axbxc6_a0_N_2L1_1          Net          -        -       -         -           1         
CPWMB7.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     D        In      0.000     2.221       -         
CPWMB7.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     Z        Out     1.017     3.237       -         
un1_TIME_SET_1_axbxc6_a0_13               Net          -        -       -         -           1         
CPWMB7.TIME_SET_1_6_.fb                   ORCALUT4     B        In      0.000     3.237       -         
CPWMB7.TIME_SET_1_6_.fb                   ORCALUT4     Z        Out     0.617     3.854       -         
fb_0_0                                    Net          -        -       -         -           1         
CPWMB7.TIME_SET_1[6]                      FD1S3IX      D        In      0.000     3.854       -         
========================================================================================================


Path information for path number 4: 
      Requested Period:                      3.201
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.289

    - Propagation time:                      3.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.565

    Number of logic level(s):                3
    Starting point:                          CPWMB3.TIME_SET_1[5] / Q
    Ending point:                            CPWMB3.TIME_SET_1[6] / D
    The start point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
CPWMB3.TIME_SET_1[5]                      FD1S3IX      Q        Out     1.204     1.204       -         
TIME_SET_1[5]                             Net          -        -       -         -           7         
CPWMB3.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     C        In      0.000     1.204       -         
CPWMB3.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     Z        Out     1.017     2.221       -         
un1_TIME_SET_1_axbxc6_a0_N_2L1_10         Net          -        -       -         -           1         
CPWMB3.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     D        In      0.000     2.221       -         
CPWMB3.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     Z        Out     1.017     3.237       -         
un1_TIME_SET_1_axbxc6_a0_16               Net          -        -       -         -           1         
CPWMB3.TIME_SET_1_6_.fb                   ORCALUT4     B        In      0.000     3.237       -         
CPWMB3.TIME_SET_1_6_.fb                   ORCALUT4     Z        Out     0.617     3.854       -         
fb_0_0                                    Net          -        -       -         -           1         
CPWMB3.TIME_SET_1[6]                      FD1S3IX      D        In      0.000     3.854       -         
========================================================================================================


Path information for path number 5: 
      Requested Period:                      3.201
    - Setup time:                            -0.089
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.289

    - Propagation time:                      3.854
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.565

    Number of logic level(s):                3
    Starting point:                          CPWMB5.TIME_SET_1[5] / Q
    Ending point:                            CPWMB5.TIME_SET_1[6] / D
    The start point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            CC_PLL|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
CPWMB5.TIME_SET_1[5]                      FD1S3IX      Q        Out     1.204     1.204       -         
TIME_SET_1[5]                             Net          -        -       -         -           7         
CPWMB5.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     C        In      0.000     1.204       -         
CPWMB5.un1_TIME_SET_1_axbxc6_a0_N_2L1     ORCALUT4     Z        Out     1.017     2.221       -         
un1_TIME_SET_1_axbxc6_a0_N_2L1_2          Net          -        -       -         -           1         
CPWMB5.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     D        In      0.000     2.221       -         
CPWMB5.un1_TIME_SET_1_axbxc6_a0           ORCALUT4     Z        Out     1.017     3.237       -         
un1_TIME_SET_1_axbxc6_a0_12               Net          -        -       -         -           1         
CPWMB5.TIME_SET_1_6_.fb                   ORCALUT4     B        In      0.000     3.237       -         
CPWMB5.TIME_SET_1_6_.fb                   ORCALUT4     Z        Out     0.617     3.854       -         
fb_0_0                                    Net          -        -       -         -           1         
CPWMB5.TIME_SET_1[6]                      FD1S3IX      D        In      0.000     3.854       -         
========================================================================================================



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 147MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 145MB peak: 147MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_4000hc-4

Register bits: 288 of 4320 (7%)
PIC Latch:       0
I/O cells:       110


Details:
BB:             16
FD1S3IX:        254
GSR:            1
IB:             45
INV:            18
OB:             49
OFS1P3IX:       34
ORCALUT4:       643
PFUMX:          36
PUR:            1
VHI:            19
VLO:            20
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 54MB peak: 147MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Wed May 18 16:08:49 2016

###########################################################]
