|iir
rst => rst.IN2
clk => clk.IN2
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
dout[0] << Yin[0].DB_MAX_OUTPUT_PORT_TYPE
dout[1] << Yin[1].DB_MAX_OUTPUT_PORT_TYPE
dout[2] << Yin[2].DB_MAX_OUTPUT_PORT_TYPE
dout[3] << Yin[3].DB_MAX_OUTPUT_PORT_TYPE
dout[4] << Yin[4].DB_MAX_OUTPUT_PORT_TYPE
dout[5] << Yin[5].DB_MAX_OUTPUT_PORT_TYPE
dout[6] << Yin[6].DB_MAX_OUTPUT_PORT_TYPE
dout[7] << Yin[7].DB_MAX_OUTPUT_PORT_TYPE
dout[8] << Yin[8].DB_MAX_OUTPUT_PORT_TYPE
dout[9] << Yin[9].DB_MAX_OUTPUT_PORT_TYPE
dout[10] << Yin[10].DB_MAX_OUTPUT_PORT_TYPE
dout[11] << Yin[11].DB_MAX_OUTPUT_PORT_TYPE


|iir|zero:zeroparallel
rst => Xin_reg[0][0].ACLR
rst => Xin_reg[0][1].ACLR
rst => Xin_reg[0][2].ACLR
rst => Xin_reg[0][3].ACLR
rst => Xin_reg[0][4].ACLR
rst => Xin_reg[0][5].ACLR
rst => Xin_reg[0][6].ACLR
rst => Xin_reg[0][7].ACLR
rst => Xin_reg[0][8].ACLR
rst => Xin_reg[0][9].ACLR
rst => Xin_reg[0][10].ACLR
rst => Xin_reg[0][11].ACLR
rst => Xin_reg[1][0].ACLR
rst => Xin_reg[1][1].ACLR
rst => Xin_reg[1][2].ACLR
rst => Xin_reg[1][3].ACLR
rst => Xin_reg[1][4].ACLR
rst => Xin_reg[1][5].ACLR
rst => Xin_reg[1][6].ACLR
rst => Xin_reg[1][7].ACLR
rst => Xin_reg[1][8].ACLR
rst => Xin_reg[1][9].ACLR
rst => Xin_reg[1][10].ACLR
rst => Xin_reg[1][11].ACLR
rst => Xin_reg[2][0].ACLR
rst => Xin_reg[2][1].ACLR
rst => Xin_reg[2][2].ACLR
rst => Xin_reg[2][3].ACLR
rst => Xin_reg[2][4].ACLR
rst => Xin_reg[2][5].ACLR
rst => Xin_reg[2][6].ACLR
rst => Xin_reg[2][7].ACLR
rst => Xin_reg[2][8].ACLR
rst => Xin_reg[2][9].ACLR
rst => Xin_reg[2][10].ACLR
rst => Xin_reg[2][11].ACLR
rst => Xin_reg[3][0].ACLR
rst => Xin_reg[3][1].ACLR
rst => Xin_reg[3][2].ACLR
rst => Xin_reg[3][3].ACLR
rst => Xin_reg[3][4].ACLR
rst => Xin_reg[3][5].ACLR
rst => Xin_reg[3][6].ACLR
rst => Xin_reg[3][7].ACLR
rst => Xin_reg[3][8].ACLR
rst => Xin_reg[3][9].ACLR
rst => Xin_reg[3][10].ACLR
rst => Xin_reg[3][11].ACLR
rst => Xin_reg[4][0].ACLR
rst => Xin_reg[4][1].ACLR
rst => Xin_reg[4][2].ACLR
rst => Xin_reg[4][3].ACLR
rst => Xin_reg[4][4].ACLR
rst => Xin_reg[4][5].ACLR
rst => Xin_reg[4][6].ACLR
rst => Xin_reg[4][7].ACLR
rst => Xin_reg[4][8].ACLR
rst => Xin_reg[4][9].ACLR
rst => Xin_reg[4][10].ACLR
rst => Xin_reg[4][11].ACLR
rst => Xin_reg[5][0].ACLR
rst => Xin_reg[5][1].ACLR
rst => Xin_reg[5][2].ACLR
rst => Xin_reg[5][3].ACLR
rst => Xin_reg[5][4].ACLR
rst => Xin_reg[5][5].ACLR
rst => Xin_reg[5][6].ACLR
rst => Xin_reg[5][7].ACLR
rst => Xin_reg[5][8].ACLR
rst => Xin_reg[5][9].ACLR
rst => Xin_reg[5][10].ACLR
rst => Xin_reg[5][11].ACLR
rst => Xin_reg[6][0].ACLR
rst => Xin_reg[6][1].ACLR
rst => Xin_reg[6][2].ACLR
rst => Xin_reg[6][3].ACLR
rst => Xin_reg[6][4].ACLR
rst => Xin_reg[6][5].ACLR
rst => Xin_reg[6][6].ACLR
rst => Xin_reg[6][7].ACLR
rst => Xin_reg[6][8].ACLR
rst => Xin_reg[6][9].ACLR
rst => Xin_reg[6][10].ACLR
rst => Xin_reg[6][11].ACLR
clk => Xin_reg[0][0].CLK
clk => Xin_reg[0][1].CLK
clk => Xin_reg[0][2].CLK
clk => Xin_reg[0][3].CLK
clk => Xin_reg[0][4].CLK
clk => Xin_reg[0][5].CLK
clk => Xin_reg[0][6].CLK
clk => Xin_reg[0][7].CLK
clk => Xin_reg[0][8].CLK
clk => Xin_reg[0][9].CLK
clk => Xin_reg[0][10].CLK
clk => Xin_reg[0][11].CLK
clk => Xin_reg[1][0].CLK
clk => Xin_reg[1][1].CLK
clk => Xin_reg[1][2].CLK
clk => Xin_reg[1][3].CLK
clk => Xin_reg[1][4].CLK
clk => Xin_reg[1][5].CLK
clk => Xin_reg[1][6].CLK
clk => Xin_reg[1][7].CLK
clk => Xin_reg[1][8].CLK
clk => Xin_reg[1][9].CLK
clk => Xin_reg[1][10].CLK
clk => Xin_reg[1][11].CLK
clk => Xin_reg[2][0].CLK
clk => Xin_reg[2][1].CLK
clk => Xin_reg[2][2].CLK
clk => Xin_reg[2][3].CLK
clk => Xin_reg[2][4].CLK
clk => Xin_reg[2][5].CLK
clk => Xin_reg[2][6].CLK
clk => Xin_reg[2][7].CLK
clk => Xin_reg[2][8].CLK
clk => Xin_reg[2][9].CLK
clk => Xin_reg[2][10].CLK
clk => Xin_reg[2][11].CLK
clk => Xin_reg[3][0].CLK
clk => Xin_reg[3][1].CLK
clk => Xin_reg[3][2].CLK
clk => Xin_reg[3][3].CLK
clk => Xin_reg[3][4].CLK
clk => Xin_reg[3][5].CLK
clk => Xin_reg[3][6].CLK
clk => Xin_reg[3][7].CLK
clk => Xin_reg[3][8].CLK
clk => Xin_reg[3][9].CLK
clk => Xin_reg[3][10].CLK
clk => Xin_reg[3][11].CLK
clk => Xin_reg[4][0].CLK
clk => Xin_reg[4][1].CLK
clk => Xin_reg[4][2].CLK
clk => Xin_reg[4][3].CLK
clk => Xin_reg[4][4].CLK
clk => Xin_reg[4][5].CLK
clk => Xin_reg[4][6].CLK
clk => Xin_reg[4][7].CLK
clk => Xin_reg[4][8].CLK
clk => Xin_reg[4][9].CLK
clk => Xin_reg[4][10].CLK
clk => Xin_reg[4][11].CLK
clk => Xin_reg[5][0].CLK
clk => Xin_reg[5][1].CLK
clk => Xin_reg[5][2].CLK
clk => Xin_reg[5][3].CLK
clk => Xin_reg[5][4].CLK
clk => Xin_reg[5][5].CLK
clk => Xin_reg[5][6].CLK
clk => Xin_reg[5][7].CLK
clk => Xin_reg[5][8].CLK
clk => Xin_reg[5][9].CLK
clk => Xin_reg[5][10].CLK
clk => Xin_reg[5][11].CLK
clk => Xin_reg[6][0].CLK
clk => Xin_reg[6][1].CLK
clk => Xin_reg[6][2].CLK
clk => Xin_reg[6][3].CLK
clk => Xin_reg[6][4].CLK
clk => Xin_reg[6][5].CLK
clk => Xin_reg[6][6].CLK
clk => Xin_reg[6][7].CLK
clk => Xin_reg[6][8].CLK
clk => Xin_reg[6][9].CLK
clk => Xin_reg[6][10].CLK
clk => Xin_reg[6][11].CLK
Xin[0] => Add0.IN13
Xin[0] => Xin_reg[0][0].DATAIN
Xin[1] => Add0.IN12
Xin[1] => Xin_reg[0][1].DATAIN
Xin[2] => Add0.IN11
Xin[2] => Xin_reg[0][2].DATAIN
Xin[3] => Add0.IN10
Xin[3] => Xin_reg[0][3].DATAIN
Xin[4] => Add0.IN9
Xin[4] => Xin_reg[0][4].DATAIN
Xin[5] => Add0.IN8
Xin[5] => Xin_reg[0][5].DATAIN
Xin[6] => Add0.IN7
Xin[6] => Xin_reg[0][6].DATAIN
Xin[7] => Add0.IN6
Xin[7] => Xin_reg[0][7].DATAIN
Xin[8] => Add0.IN5
Xin[8] => Xin_reg[0][8].DATAIN
Xin[9] => Add0.IN4
Xin[9] => Xin_reg[0][9].DATAIN
Xin[10] => Add0.IN3
Xin[10] => Xin_reg[0][10].DATAIN
Xin[11] => Add0.IN1
Xin[11] => Add0.IN2
Xin[11] => Xin_reg[0][11].DATAIN
Xout[0] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[1] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[2] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[3] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[4] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[5] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[6] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[7] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[8] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[9] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[10] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[11] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[12] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[13] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[14] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[15] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[16] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[17] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[18] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[19] <= Add14.DB_MAX_OUTPUT_PORT_TYPE
Xout[20] <= Add14.DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole
rst => Yin_reg[0][0].ACLR
rst => Yin_reg[0][1].ACLR
rst => Yin_reg[0][2].ACLR
rst => Yin_reg[0][3].ACLR
rst => Yin_reg[0][4].ACLR
rst => Yin_reg[0][5].ACLR
rst => Yin_reg[0][6].ACLR
rst => Yin_reg[0][7].ACLR
rst => Yin_reg[0][8].ACLR
rst => Yin_reg[0][9].ACLR
rst => Yin_reg[0][10].ACLR
rst => Yin_reg[0][11].ACLR
rst => Yin_reg[1][0].ACLR
rst => Yin_reg[1][1].ACLR
rst => Yin_reg[1][2].ACLR
rst => Yin_reg[1][3].ACLR
rst => Yin_reg[1][4].ACLR
rst => Yin_reg[1][5].ACLR
rst => Yin_reg[1][6].ACLR
rst => Yin_reg[1][7].ACLR
rst => Yin_reg[1][8].ACLR
rst => Yin_reg[1][9].ACLR
rst => Yin_reg[1][10].ACLR
rst => Yin_reg[1][11].ACLR
rst => Yin_reg[2][0].ACLR
rst => Yin_reg[2][1].ACLR
rst => Yin_reg[2][2].ACLR
rst => Yin_reg[2][3].ACLR
rst => Yin_reg[2][4].ACLR
rst => Yin_reg[2][5].ACLR
rst => Yin_reg[2][6].ACLR
rst => Yin_reg[2][7].ACLR
rst => Yin_reg[2][8].ACLR
rst => Yin_reg[2][9].ACLR
rst => Yin_reg[2][10].ACLR
rst => Yin_reg[2][11].ACLR
rst => Yin_reg[3][0].ACLR
rst => Yin_reg[3][1].ACLR
rst => Yin_reg[3][2].ACLR
rst => Yin_reg[3][3].ACLR
rst => Yin_reg[3][4].ACLR
rst => Yin_reg[3][5].ACLR
rst => Yin_reg[3][6].ACLR
rst => Yin_reg[3][7].ACLR
rst => Yin_reg[3][8].ACLR
rst => Yin_reg[3][9].ACLR
rst => Yin_reg[3][10].ACLR
rst => Yin_reg[3][11].ACLR
rst => Yin_reg[4][0].ACLR
rst => Yin_reg[4][1].ACLR
rst => Yin_reg[4][2].ACLR
rst => Yin_reg[4][3].ACLR
rst => Yin_reg[4][4].ACLR
rst => Yin_reg[4][5].ACLR
rst => Yin_reg[4][6].ACLR
rst => Yin_reg[4][7].ACLR
rst => Yin_reg[4][8].ACLR
rst => Yin_reg[4][9].ACLR
rst => Yin_reg[4][10].ACLR
rst => Yin_reg[4][11].ACLR
rst => Yin_reg[5][0].ACLR
rst => Yin_reg[5][1].ACLR
rst => Yin_reg[5][2].ACLR
rst => Yin_reg[5][3].ACLR
rst => Yin_reg[5][4].ACLR
rst => Yin_reg[5][5].ACLR
rst => Yin_reg[5][6].ACLR
rst => Yin_reg[5][7].ACLR
rst => Yin_reg[5][8].ACLR
rst => Yin_reg[5][9].ACLR
rst => Yin_reg[5][10].ACLR
rst => Yin_reg[5][11].ACLR
rst => Yin_reg[6][0].ACLR
rst => Yin_reg[6][1].ACLR
rst => Yin_reg[6][2].ACLR
rst => Yin_reg[6][3].ACLR
rst => Yin_reg[6][4].ACLR
rst => Yin_reg[6][5].ACLR
rst => Yin_reg[6][6].ACLR
rst => Yin_reg[6][7].ACLR
rst => Yin_reg[6][8].ACLR
rst => Yin_reg[6][9].ACLR
rst => Yin_reg[6][10].ACLR
rst => Yin_reg[6][11].ACLR
clk => Yin_reg[0][0].CLK
clk => Yin_reg[0][1].CLK
clk => Yin_reg[0][2].CLK
clk => Yin_reg[0][3].CLK
clk => Yin_reg[0][4].CLK
clk => Yin_reg[0][5].CLK
clk => Yin_reg[0][6].CLK
clk => Yin_reg[0][7].CLK
clk => Yin_reg[0][8].CLK
clk => Yin_reg[0][9].CLK
clk => Yin_reg[0][10].CLK
clk => Yin_reg[0][11].CLK
clk => Yin_reg[1][0].CLK
clk => Yin_reg[1][1].CLK
clk => Yin_reg[1][2].CLK
clk => Yin_reg[1][3].CLK
clk => Yin_reg[1][4].CLK
clk => Yin_reg[1][5].CLK
clk => Yin_reg[1][6].CLK
clk => Yin_reg[1][7].CLK
clk => Yin_reg[1][8].CLK
clk => Yin_reg[1][9].CLK
clk => Yin_reg[1][10].CLK
clk => Yin_reg[1][11].CLK
clk => Yin_reg[2][0].CLK
clk => Yin_reg[2][1].CLK
clk => Yin_reg[2][2].CLK
clk => Yin_reg[2][3].CLK
clk => Yin_reg[2][4].CLK
clk => Yin_reg[2][5].CLK
clk => Yin_reg[2][6].CLK
clk => Yin_reg[2][7].CLK
clk => Yin_reg[2][8].CLK
clk => Yin_reg[2][9].CLK
clk => Yin_reg[2][10].CLK
clk => Yin_reg[2][11].CLK
clk => Yin_reg[3][0].CLK
clk => Yin_reg[3][1].CLK
clk => Yin_reg[3][2].CLK
clk => Yin_reg[3][3].CLK
clk => Yin_reg[3][4].CLK
clk => Yin_reg[3][5].CLK
clk => Yin_reg[3][6].CLK
clk => Yin_reg[3][7].CLK
clk => Yin_reg[3][8].CLK
clk => Yin_reg[3][9].CLK
clk => Yin_reg[3][10].CLK
clk => Yin_reg[3][11].CLK
clk => Yin_reg[4][0].CLK
clk => Yin_reg[4][1].CLK
clk => Yin_reg[4][2].CLK
clk => Yin_reg[4][3].CLK
clk => Yin_reg[4][4].CLK
clk => Yin_reg[4][5].CLK
clk => Yin_reg[4][6].CLK
clk => Yin_reg[4][7].CLK
clk => Yin_reg[4][8].CLK
clk => Yin_reg[4][9].CLK
clk => Yin_reg[4][10].CLK
clk => Yin_reg[4][11].CLK
clk => Yin_reg[5][0].CLK
clk => Yin_reg[5][1].CLK
clk => Yin_reg[5][2].CLK
clk => Yin_reg[5][3].CLK
clk => Yin_reg[5][4].CLK
clk => Yin_reg[5][5].CLK
clk => Yin_reg[5][6].CLK
clk => Yin_reg[5][7].CLK
clk => Yin_reg[5][8].CLK
clk => Yin_reg[5][9].CLK
clk => Yin_reg[5][10].CLK
clk => Yin_reg[5][11].CLK
clk => Yin_reg[6][0].CLK
clk => Yin_reg[6][1].CLK
clk => Yin_reg[6][2].CLK
clk => Yin_reg[6][3].CLK
clk => Yin_reg[6][4].CLK
clk => Yin_reg[6][5].CLK
clk => Yin_reg[6][6].CLK
clk => Yin_reg[6][7].CLK
clk => Yin_reg[6][8].CLK
clk => Yin_reg[6][9].CLK
clk => Yin_reg[6][10].CLK
clk => Yin_reg[6][11].CLK
Yin[0] => Yin_reg[0][0].DATAIN
Yin[1] => Yin_reg[0][1].DATAIN
Yin[2] => Yin_reg[0][2].DATAIN
Yin[3] => Yin_reg[0][3].DATAIN
Yin[4] => Yin_reg[0][4].DATAIN
Yin[5] => Yin_reg[0][5].DATAIN
Yin[6] => Yin_reg[0][6].DATAIN
Yin[7] => Yin_reg[0][7].DATAIN
Yin[8] => Yin_reg[0][8].DATAIN
Yin[9] => Yin_reg[0][9].DATAIN
Yin[10] => Yin_reg[0][10].DATAIN
Yin[11] => Yin_reg[0][11].DATAIN
Yout[0] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[1] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[2] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[3] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[4] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[5] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[6] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[7] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[8] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[9] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[10] <= Add5.DB_MAX_OUTPUT_PORT_TYPE
Yout[11] <= Add5.DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult1
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult1|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult2
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult2|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult3
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult3|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult4
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult4|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult5
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult5|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult6
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult6|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult7
clock0 => clock0.IN1
dataa_0[0] => dataa_0[0].IN1
dataa_0[1] => dataa_0[1].IN1
dataa_0[2] => dataa_0[2].IN1
dataa_0[3] => dataa_0[3].IN1
dataa_0[4] => dataa_0[4].IN1
dataa_0[5] => dataa_0[5].IN1
dataa_0[6] => dataa_0[6].IN1
dataa_0[7] => dataa_0[7].IN1
dataa_0[8] => dataa_0[8].IN1
dataa_0[9] => dataa_0[9].IN1
dataa_0[10] => dataa_0[10].IN1
dataa_0[11] => dataa_0[11].IN1
datab_0[0] => datab_0[0].IN1
datab_0[1] => datab_0[1].IN1
datab_0[2] => datab_0[2].IN1
datab_0[3] => datab_0[3].IN1
datab_0[4] => datab_0[4].IN1
datab_0[5] => datab_0[5].IN1
datab_0[6] => datab_0[6].IN1
datab_0[7] => datab_0[7].IN1
datab_0[8] => datab_0[8].IN1
datab_0[9] => datab_0[9].IN1
datab_0[10] => datab_0[10].IN1
datab_0[11] => datab_0[11].IN1
result[0] <= altmult_add:ALTMULT_ADD_component.result
result[1] <= altmult_add:ALTMULT_ADD_component.result
result[2] <= altmult_add:ALTMULT_ADD_component.result
result[3] <= altmult_add:ALTMULT_ADD_component.result
result[4] <= altmult_add:ALTMULT_ADD_component.result
result[5] <= altmult_add:ALTMULT_ADD_component.result
result[6] <= altmult_add:ALTMULT_ADD_component.result
result[7] <= altmult_add:ALTMULT_ADD_component.result
result[8] <= altmult_add:ALTMULT_ADD_component.result
result[9] <= altmult_add:ALTMULT_ADD_component.result
result[10] <= altmult_add:ALTMULT_ADD_component.result
result[11] <= altmult_add:ALTMULT_ADD_component.result
result[12] <= altmult_add:ALTMULT_ADD_component.result
result[13] <= altmult_add:ALTMULT_ADD_component.result
result[14] <= altmult_add:ALTMULT_ADD_component.result
result[15] <= altmult_add:ALTMULT_ADD_component.result
result[16] <= altmult_add:ALTMULT_ADD_component.result
result[17] <= altmult_add:ALTMULT_ADD_component.result
result[18] <= altmult_add:ALTMULT_ADD_component.result
result[19] <= altmult_add:ALTMULT_ADD_component.result
result[20] <= altmult_add:ALTMULT_ADD_component.result
result[21] <= altmult_add:ALTMULT_ADD_component.result
result[22] <= altmult_add:ALTMULT_ADD_component.result


|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component
accum_sload => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
aclr2 => ~NO_FANOUT~
aclr3 => ~NO_FANOUT~
addnsub1 => ~NO_FANOUT~
addnsub1_round => ~NO_FANOUT~
addnsub3 => ~NO_FANOUT~
addnsub3_round => ~NO_FANOUT~
chainin[0] => ~NO_FANOUT~
chainout_round => ~NO_FANOUT~
chainout_sat_overflow <= chainout_sat_overflow.DB_MAX_OUTPUT_PORT_TYPE
chainout_saturate => ~NO_FANOUT~
clock0 => mult_add_6ha2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clock2 => ~NO_FANOUT~
clock3 => ~NO_FANOUT~
dataa[0] => mult_add_6ha2:auto_generated.dataa[0]
dataa[1] => mult_add_6ha2:auto_generated.dataa[1]
dataa[2] => mult_add_6ha2:auto_generated.dataa[2]
dataa[3] => mult_add_6ha2:auto_generated.dataa[3]
dataa[4] => mult_add_6ha2:auto_generated.dataa[4]
dataa[5] => mult_add_6ha2:auto_generated.dataa[5]
dataa[6] => mult_add_6ha2:auto_generated.dataa[6]
dataa[7] => mult_add_6ha2:auto_generated.dataa[7]
dataa[8] => mult_add_6ha2:auto_generated.dataa[8]
dataa[9] => mult_add_6ha2:auto_generated.dataa[9]
dataa[10] => mult_add_6ha2:auto_generated.dataa[10]
dataa[11] => mult_add_6ha2:auto_generated.dataa[11]
datab[0] => mult_add_6ha2:auto_generated.datab[0]
datab[1] => mult_add_6ha2:auto_generated.datab[1]
datab[2] => mult_add_6ha2:auto_generated.datab[2]
datab[3] => mult_add_6ha2:auto_generated.datab[3]
datab[4] => mult_add_6ha2:auto_generated.datab[4]
datab[5] => mult_add_6ha2:auto_generated.datab[5]
datab[6] => mult_add_6ha2:auto_generated.datab[6]
datab[7] => mult_add_6ha2:auto_generated.datab[7]
datab[8] => mult_add_6ha2:auto_generated.datab[8]
datab[9] => mult_add_6ha2:auto_generated.datab[9]
datab[10] => mult_add_6ha2:auto_generated.datab[10]
datab[11] => mult_add_6ha2:auto_generated.datab[11]
ena0 => ~NO_FANOUT~
ena1 => ~NO_FANOUT~
ena2 => ~NO_FANOUT~
ena3 => ~NO_FANOUT~
mult01_round => ~NO_FANOUT~
mult01_saturation => ~NO_FANOUT~
mult0_is_saturated <= mult0_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult1_is_saturated <= mult1_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult23_round => ~NO_FANOUT~
mult23_saturation => ~NO_FANOUT~
mult2_is_saturated <= mult2_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
mult3_is_saturated <= mult3_is_saturated.DB_MAX_OUTPUT_PORT_TYPE
output_round => ~NO_FANOUT~
output_saturate => ~NO_FANOUT~
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= mult_add_6ha2:auto_generated.result[0]
result[1] <= mult_add_6ha2:auto_generated.result[1]
result[2] <= mult_add_6ha2:auto_generated.result[2]
result[3] <= mult_add_6ha2:auto_generated.result[3]
result[4] <= mult_add_6ha2:auto_generated.result[4]
result[5] <= mult_add_6ha2:auto_generated.result[5]
result[6] <= mult_add_6ha2:auto_generated.result[6]
result[7] <= mult_add_6ha2:auto_generated.result[7]
result[8] <= mult_add_6ha2:auto_generated.result[8]
result[9] <= mult_add_6ha2:auto_generated.result[9]
result[10] <= mult_add_6ha2:auto_generated.result[10]
result[11] <= mult_add_6ha2:auto_generated.result[11]
result[12] <= mult_add_6ha2:auto_generated.result[12]
result[13] <= mult_add_6ha2:auto_generated.result[13]
result[14] <= mult_add_6ha2:auto_generated.result[14]
result[15] <= mult_add_6ha2:auto_generated.result[15]
result[16] <= mult_add_6ha2:auto_generated.result[16]
result[17] <= mult_add_6ha2:auto_generated.result[17]
result[18] <= mult_add_6ha2:auto_generated.result[18]
result[19] <= mult_add_6ha2:auto_generated.result[19]
result[20] <= mult_add_6ha2:auto_generated.result[20]
result[21] <= mult_add_6ha2:auto_generated.result[21]
result[22] <= mult_add_6ha2:auto_generated.result[22]
rotate => ~NO_FANOUT~
scanina[0] => ~NO_FANOUT~
scanina[1] => ~NO_FANOUT~
scanina[2] => ~NO_FANOUT~
scanina[3] => ~NO_FANOUT~
scanina[4] => ~NO_FANOUT~
scanina[5] => ~NO_FANOUT~
scanina[6] => ~NO_FANOUT~
scanina[7] => ~NO_FANOUT~
scanina[8] => ~NO_FANOUT~
scanina[9] => ~NO_FANOUT~
scanina[10] => ~NO_FANOUT~
scanina[11] => ~NO_FANOUT~
scaninb[0] => ~NO_FANOUT~
scaninb[1] => ~NO_FANOUT~
scaninb[2] => ~NO_FANOUT~
scaninb[3] => ~NO_FANOUT~
scaninb[4] => ~NO_FANOUT~
scaninb[5] => ~NO_FANOUT~
scaninb[6] => ~NO_FANOUT~
scaninb[7] => ~NO_FANOUT~
scaninb[8] => ~NO_FANOUT~
scaninb[9] => ~NO_FANOUT~
scaninb[10] => ~NO_FANOUT~
scaninb[11] => ~NO_FANOUT~
scanouta[0] <= scanouta[0].DB_MAX_OUTPUT_PORT_TYPE
scanouta[1] <= scanouta[1].DB_MAX_OUTPUT_PORT_TYPE
scanouta[2] <= scanouta[2].DB_MAX_OUTPUT_PORT_TYPE
scanouta[3] <= scanouta[3].DB_MAX_OUTPUT_PORT_TYPE
scanouta[4] <= scanouta[4].DB_MAX_OUTPUT_PORT_TYPE
scanouta[5] <= scanouta[5].DB_MAX_OUTPUT_PORT_TYPE
scanouta[6] <= scanouta[6].DB_MAX_OUTPUT_PORT_TYPE
scanouta[7] <= scanouta[7].DB_MAX_OUTPUT_PORT_TYPE
scanouta[8] <= scanouta[8].DB_MAX_OUTPUT_PORT_TYPE
scanouta[9] <= scanouta[9].DB_MAX_OUTPUT_PORT_TYPE
scanouta[10] <= scanouta[10].DB_MAX_OUTPUT_PORT_TYPE
scanouta[11] <= scanouta[11].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[0] <= scanoutb[0].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[1] <= scanoutb[1].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[2] <= scanoutb[2].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[3] <= scanoutb[3].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[4] <= scanoutb[4].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[5] <= scanoutb[5].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[6] <= scanoutb[6].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[7] <= scanoutb[7].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[8] <= scanoutb[8].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[9] <= scanoutb[9].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[10] <= scanoutb[10].DB_MAX_OUTPUT_PORT_TYPE
scanoutb[11] <= scanoutb[11].DB_MAX_OUTPUT_PORT_TYPE
shift_right => ~NO_FANOUT~
signa => ~NO_FANOUT~
signb => ~NO_FANOUT~
sourcea[0] => ~NO_FANOUT~
sourceb[0] => ~NO_FANOUT~
zero_chainout => ~NO_FANOUT~
zero_loopback => ~NO_FANOUT~
coefsel0[0] => ~NO_FANOUT~
coefsel0[1] => ~NO_FANOUT~
coefsel0[2] => ~NO_FANOUT~
coefsel1[0] => ~NO_FANOUT~
coefsel1[1] => ~NO_FANOUT~
coefsel1[2] => ~NO_FANOUT~
coefsel2[0] => ~NO_FANOUT~
coefsel2[1] => ~NO_FANOUT~
coefsel2[2] => ~NO_FANOUT~
coefsel3[0] => ~NO_FANOUT~
coefsel3[1] => ~NO_FANOUT~
coefsel3[2] => ~NO_FANOUT~
datac[0] => ~NO_FANOUT~
datac[1] => ~NO_FANOUT~
datac[2] => ~NO_FANOUT~
datac[3] => ~NO_FANOUT~
datac[4] => ~NO_FANOUT~
datac[5] => ~NO_FANOUT~
datac[6] => ~NO_FANOUT~
datac[7] => ~NO_FANOUT~
datac[8] => ~NO_FANOUT~
datac[9] => ~NO_FANOUT~
datac[10] => ~NO_FANOUT~
datac[11] => ~NO_FANOUT~
datac[12] => ~NO_FANOUT~
datac[13] => ~NO_FANOUT~
datac[14] => ~NO_FANOUT~
datac[15] => ~NO_FANOUT~
datac[16] => ~NO_FANOUT~
datac[17] => ~NO_FANOUT~
datac[18] => ~NO_FANOUT~
datac[19] => ~NO_FANOUT~
datac[20] => ~NO_FANOUT~
datac[21] => ~NO_FANOUT~


|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated
clock0 => ded_mult_6qa1:ded_mult1.clock[0]
clock0 => dffe2a[23].CLK
clock0 => dffe2a[22].CLK
clock0 => dffe2a[21].CLK
clock0 => dffe2a[20].CLK
clock0 => dffe2a[19].CLK
clock0 => dffe2a[18].CLK
clock0 => dffe2a[17].CLK
clock0 => dffe2a[16].CLK
clock0 => dffe2a[15].CLK
clock0 => dffe2a[14].CLK
clock0 => dffe2a[13].CLK
clock0 => dffe2a[12].CLK
clock0 => dffe2a[11].CLK
clock0 => dffe2a[10].CLK
clock0 => dffe2a[9].CLK
clock0 => dffe2a[8].CLK
clock0 => dffe2a[7].CLK
clock0 => dffe2a[6].CLK
clock0 => dffe2a[5].CLK
clock0 => dffe2a[4].CLK
clock0 => dffe2a[3].CLK
clock0 => dffe2a[2].CLK
clock0 => dffe2a[1].CLK
clock0 => dffe2a[0].CLK
dataa[0] => ded_mult_6qa1:ded_mult1.dataa[0]
dataa[1] => ded_mult_6qa1:ded_mult1.dataa[1]
dataa[2] => ded_mult_6qa1:ded_mult1.dataa[2]
dataa[3] => ded_mult_6qa1:ded_mult1.dataa[3]
dataa[4] => ded_mult_6qa1:ded_mult1.dataa[4]
dataa[5] => ded_mult_6qa1:ded_mult1.dataa[5]
dataa[6] => ded_mult_6qa1:ded_mult1.dataa[6]
dataa[7] => ded_mult_6qa1:ded_mult1.dataa[7]
dataa[8] => ded_mult_6qa1:ded_mult1.dataa[8]
dataa[9] => ded_mult_6qa1:ded_mult1.dataa[9]
dataa[10] => ded_mult_6qa1:ded_mult1.dataa[10]
dataa[11] => ded_mult_6qa1:ded_mult1.dataa[11]
datab[0] => ded_mult_6qa1:ded_mult1.datab[0]
datab[1] => ded_mult_6qa1:ded_mult1.datab[1]
datab[2] => ded_mult_6qa1:ded_mult1.datab[2]
datab[3] => ded_mult_6qa1:ded_mult1.datab[3]
datab[4] => ded_mult_6qa1:ded_mult1.datab[4]
datab[5] => ded_mult_6qa1:ded_mult1.datab[5]
datab[6] => ded_mult_6qa1:ded_mult1.datab[6]
datab[7] => ded_mult_6qa1:ded_mult1.datab[7]
datab[8] => ded_mult_6qa1:ded_mult1.datab[8]
datab[9] => ded_mult_6qa1:ded_mult1.datab[9]
datab[10] => ded_mult_6qa1:ded_mult1.datab[10]
datab[11] => ded_mult_6qa1:ded_mult1.datab[11]
result[0] <= dffe2a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= dffe2a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= dffe2a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= dffe2a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= dffe2a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= dffe2a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= dffe2a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= dffe2a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= dffe2a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= dffe2a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= dffe2a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= dffe2a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= dffe2a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= dffe2a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= dffe2a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= dffe2a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= dffe2a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= dffe2a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= dffe2a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= dffe2a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= dffe2a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= dffe2a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= dffe2a[22].DB_MAX_OUTPUT_PORT_TYPE


|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1
aclr[0] => mac_mult3.ACLR
aclr[0] => mac_out4.ACLR
aclr[1] => ~NO_FANOUT~
aclr[2] => ~NO_FANOUT~
aclr[3] => ~NO_FANOUT~
clock[0] => mac_mult3.CLK
clock[0] => mac_out4.CLK
clock[1] => ~NO_FANOUT~
clock[2] => ~NO_FANOUT~
clock[3] => ~NO_FANOUT~
dataa[0] => mac_mult3.DATAA
dataa[1] => mac_mult3.DATAA1
dataa[2] => mac_mult3.DATAA2
dataa[3] => mac_mult3.DATAA3
dataa[4] => mac_mult3.DATAA4
dataa[5] => mac_mult3.DATAA5
dataa[6] => mac_mult3.DATAA6
dataa[7] => mac_mult3.DATAA7
dataa[8] => mac_mult3.DATAA8
dataa[9] => mac_mult3.DATAA9
dataa[10] => mac_mult3.DATAA10
dataa[11] => mac_mult3.DATAA11
datab[0] => mac_mult3.DATAB
datab[1] => mac_mult3.DATAB1
datab[2] => mac_mult3.DATAB2
datab[3] => mac_mult3.DATAB3
datab[4] => mac_mult3.DATAB4
datab[5] => mac_mult3.DATAB5
datab[6] => mac_mult3.DATAB6
datab[7] => mac_mult3.DATAB7
datab[8] => mac_mult3.DATAB8
datab[9] => mac_mult3.DATAB9
datab[10] => mac_mult3.DATAB10
datab[11] => mac_mult3.DATAB11
ena[0] => mac_mult3.ENA
ena[0] => mac_out4.ENA
ena[1] => ~NO_FANOUT~
ena[2] => ~NO_FANOUT~
ena[3] => ~NO_FANOUT~
result[0] <= dffpipe_a3c:pre_result.q[0]
result[1] <= dffpipe_a3c:pre_result.q[1]
result[2] <= dffpipe_a3c:pre_result.q[2]
result[3] <= dffpipe_a3c:pre_result.q[3]
result[4] <= dffpipe_a3c:pre_result.q[4]
result[5] <= dffpipe_a3c:pre_result.q[5]
result[6] <= dffpipe_a3c:pre_result.q[6]
result[7] <= dffpipe_a3c:pre_result.q[7]
result[8] <= dffpipe_a3c:pre_result.q[8]
result[9] <= dffpipe_a3c:pre_result.q[9]
result[10] <= dffpipe_a3c:pre_result.q[10]
result[11] <= dffpipe_a3c:pre_result.q[11]
result[12] <= dffpipe_a3c:pre_result.q[12]
result[13] <= dffpipe_a3c:pre_result.q[13]
result[14] <= dffpipe_a3c:pre_result.q[14]
result[15] <= dffpipe_a3c:pre_result.q[15]
result[16] <= dffpipe_a3c:pre_result.q[16]
result[17] <= dffpipe_a3c:pre_result.q[17]
result[18] <= dffpipe_a3c:pre_result.q[18]
result[19] <= dffpipe_a3c:pre_result.q[19]
result[20] <= dffpipe_a3c:pre_result.q[20]
result[21] <= dffpipe_a3c:pre_result.q[21]
result[22] <= dffpipe_a3c:pre_result.q[22]
result[23] <= dffpipe_a3c:pre_result.q[23]


|iir|pole:pole|multc12:Umult7|altmult_add:ALTMULT_ADD_component|mult_add_6ha2:auto_generated|ded_mult_6qa1:ded_mult1|dffpipe_a3c:pre_result
d[0] => q[0].DATAIN
d[1] => q[1].DATAIN
d[2] => q[2].DATAIN
d[3] => q[3].DATAIN
d[4] => q[4].DATAIN
d[5] => q[5].DATAIN
d[6] => q[6].DATAIN
d[7] => q[7].DATAIN
d[8] => q[8].DATAIN
d[9] => q[9].DATAIN
d[10] => q[10].DATAIN
d[11] => q[11].DATAIN
d[12] => q[12].DATAIN
d[13] => q[13].DATAIN
d[14] => q[14].DATAIN
d[15] => q[15].DATAIN
d[16] => q[16].DATAIN
d[17] => q[17].DATAIN
d[18] => q[18].DATAIN
d[19] => q[19].DATAIN
d[20] => q[20].DATAIN
d[21] => q[21].DATAIN
d[22] => q[22].DATAIN
d[23] => q[23].DATAIN
q[0] <= d[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= d[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= d[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= d[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= d[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= d[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= d[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= d[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= d[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= d[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= d[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= d[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= d[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= d[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= d[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= d[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= d[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= d[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= d[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= d[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= d[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= d[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= d[23].DB_MAX_OUTPUT_PORT_TYPE


