#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 25 14:09:22 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:14:20 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.772s wall, 0.000s user + 0.078s system = 0.078s CPU (4.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
E: Verilog-4088: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 112)] Index 63 of shifted_op1 is out of range
Program Error Out.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:14:23 2024
Action compile: Peak memory pool usage is 129 MB
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:15:31 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.708s wall, 0.000s user + 0.016s system = 0.016s CPU (0.9%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.061s wall, 0.031s user + 0.016s system = 0.047s CPU (76.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N194 (bmsWIDEMUX).
I: Constant propagation done on N274 (bmsPMUX).
I: Constant propagation done on N254 (bmsPMUX).
I: Constant propagation done on N182 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.014s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:15:34 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:15:34 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.025s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.054s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.475s wall, 0.016s user + 0.016s system = 0.031s CPU (6.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.193s wall, 0.016s user + 0.000s system = 0.016s CPU (8.1%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.043s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                    32 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT5                     55 uses
GTP_LUT6                     15 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    35 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 208 of 35800 (0.58%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 208
Total Registers: 104 of 71600 (0.15%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 32
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:15:36 2024
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:20:55 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.682s wall, 0.000s user + 0.125s system = 0.125s CPU (7.4%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.063s wall, 0.031s user + 0.016s system = 0.047s CPU (74.5%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N194 (bmsWIDEMUX).
I: Constant propagation done on N274 (bmsPMUX).
I: Constant propagation done on N254 (bmsPMUX).
I: Constant propagation done on N182 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:20:58 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:20:58 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.024s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.055s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.465s wall, 0.109s user + 0.000s system = 0.109s CPU (23.5%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.188s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.046s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                    32 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT5                     55 uses
GTP_LUT6                     15 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    35 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 208 of 35800 (0.58%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 208
Total Registers: 104 of 71600 (0.15%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 32
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:21:00 2024
Action synthesize: Peak memory pool usage is 170 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:27:12 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.715s wall, 0.016s user + 0.062s system = 0.078s CPU (4.6%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.066s wall, 0.016s user + 0.000s system = 0.016s CPU (23.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N194 (bmsWIDEMUX).
I: Constant propagation done on N274 (bmsPMUX).
I: Constant propagation done on N254 (bmsPMUX).
I: Constant propagation done on N182 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.012s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:27:15 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:27:16 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.029s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.057s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.474s wall, 0.094s user + 0.016s system = 0.109s CPU (23.1%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.234s wall, 0.078s user + 0.000s system = 0.078s CPU (33.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.046s wall, 0.016s user + 0.000s system = 0.016s CPU (33.6%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                    32 uses
GTP_GRS                       1 use
GTP_LUT3                      4 uses
GTP_LUT5                     55 uses
GTP_LUT6                     15 uses
GTP_LUT6CARRY                99 uses
GTP_LUT6D                    35 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 208 of 35800 (0.58%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 208
Total Registers: 104 of 71600 (0.15%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 3

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 1                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 32
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:27:18 2024
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:31:36 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.703s wall, 0.000s user + 0.062s system = 0.062s CPU (3.7%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 66)] Feedback mux created for signal 'Operand2_minus1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.053s wall, 0.047s user + 0.000s system = 0.047s CPU (88.1%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N197 (bmsWIDEMUX).
I: Constant propagation done on N264 (bmsPMUX).
I: Constant propagation done on N185 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.014s wall, 0.016s user + 0.000s system = 0.016s CPU (108.1%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:31:39 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:31:39 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.045s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.077s wall, 0.047s user + 0.000s system = 0.047s CPU (60.7%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.241s wall, 0.125s user + 0.016s system = 0.141s CPU (58.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.020s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.250s wall, 0.172s user + 0.000s system = 0.172s CPU (68.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.047s wall, 0.031s user + 0.000s system = 0.031s CPU (66.1%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                     3 uses
GTP_GRS                       1 use
GTP_LUT3                      3 uses
GTP_LUT4                      3 uses
GTP_LUT5                     30 uses
GTP_LUT6                     33 uses
GTP_LUT6CARRY               195 uses
GTP_LUT6D                    35 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 299 of 35800 (0.84%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 299
Total Registers: 75 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 3
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Nov 25 14:31:42 2024
Action synthesize: Peak memory pool usage is 170 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:37:52 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.696s wall, 0.000s user + 0.078s system = 0.078s CPU (4.6%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.005s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 66)] Feedback mux created for signal 'Operand2_minus1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.055s wall, 0.047s user + 0.016s system = 0.062s CPU (113.7%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N204 (bmsWIDEMUX).
I: Constant propagation done on N271 (bmsPMUX).
I: Constant propagation done on N192 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.016s wall, 0.016s user + 0.000s system = 0.016s CPU (96.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:37:55 2024
Action compile: Peak memory pool usage is 133 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:37:55 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.042s wall, 0.016s user + 0.000s system = 0.016s CPU (37.5%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.075s wall, 0.031s user + 0.000s system = 0.031s CPU (41.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.231s wall, 0.047s user + 0.000s system = 0.047s CPU (20.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.018s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.257s wall, 0.078s user + 0.000s system = 0.078s CPU (30.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (110.4%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                     3 uses
GTP_GRS                       1 use
GTP_LUT3                      3 uses
GTP_LUT4                     31 uses
GTP_LUT5                     33 uses
GTP_LUT6                      3 uses
GTP_LUT6CARRY               196 uses
GTP_LUT6D                    21 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 287 of 35800 (0.80%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 287
Total Registers: 75 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 3
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:37:57 2024
Action synthesize: Peak memory pool usage is 170 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:39:23 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.705s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (410.8%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 66)] Feedback mux created for signal 'Operand2_minus1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.059s wall, 0.016s user + 0.000s system = 0.016s CPU (26.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.016s user + 0.000s system = 0.016s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N204 (bmsWIDEMUX).
I: Constant propagation done on N291 (bmsPMUX).
I: Constant propagation done on N271 (bmsPMUX).
I: Constant propagation done on N192 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:39:26 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:39:26 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.041s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.057s wall, 0.031s user + 0.000s system = 0.031s CPU (54.6%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.218s wall, 0.062s user + 0.000s system = 0.062s CPU (28.6%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'shifted_op2[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.159s wall, 0.031s user + 0.016s system = 0.047s CPU (29.4%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.034s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                     3 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT4                     30 uses
GTP_LUT5                     33 uses
GTP_LUT6                      5 uses
GTP_LUT6CARRY               195 uses
GTP_LUT6D                     5 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 270 of 35800 (0.75%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 270
Total Registers: 75 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 3
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:2s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:39:28 2024
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:43:51 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.708s wall, 0.000s user + 0.094s system = 0.094s CPU (5.5%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 66)] Feedback mux created for signal 'Operand2_minus1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.066s wall, 0.000s user + 0.031s system = 0.031s CPU (47.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N205 (bmsWIDEMUX).
I: Constant propagation done on N292 (bmsPMUX).
I: Constant propagation done on N272 (bmsPMUX).
I: Constant propagation done on N193 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (102.8%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:43:54 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:43:54 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.037s wall, 0.047s user + 0.000s system = 0.047s CPU (125.4%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.054s wall, 0.016s user + 0.000s system = 0.016s CPU (29.2%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.217s wall, 0.125s user + 0.016s system = 0.141s CPU (64.9%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'shifted_op2[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.159s wall, 0.031s user + 0.000s system = 0.031s CPU (19.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.033s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                     3 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT4                     30 uses
GTP_LUT5                     33 uses
GTP_LUT6                      5 uses
GTP_LUT6CARRY               195 uses
GTP_LUT6D                     5 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 270 of 35800 (0.75%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 270
Total Registers: 75 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 3
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:43:56 2024
Action synthesize: Peak memory pool usage is 169 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 14:45:32 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.695s wall, 0.000s user + 0.094s system = 0.094s CPU (5.5%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.006s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (432.6%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 66)] Feedback mux created for signal 'Operand2_minus1'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 64)] Feedback mux created for signal 'shifted_op2'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 65)] Feedback mux created for signal 'summer'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.048s wall, 0.016s user + 0.031s system = 0.047s CPU (97.4%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N197 (bmsWIDEMUX).
I: Constant propagation done on N123 (bmsWIDEMUX).
I: Constant propagation done on N185 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.015s wall, 0.016s user + 0.000s system = 0.016s CPU (107.0%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:3s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 14:45:35 2024
Action compile: Peak memory pool usage is 132 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 14:45:36 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 33 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 34 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 35 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 36 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 37 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 38 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 39 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 40 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 41 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 42 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 43 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 44 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 45 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 46 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 47 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 48 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 49 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 50 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 51 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 52 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 53 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 54 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 55 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 56 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 57 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 58 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 59 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 60 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 61 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 62 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 63 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 2 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 3 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 4 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 5 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 6 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 7 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 8 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 9 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 10 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 11 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 12 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 13 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 14 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 15 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 16 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 17 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 18 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 19 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 20 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 21 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 22 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 23 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 24 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 25 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 26 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 27 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 28 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 29 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 30 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 31 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 32 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 0 that is stuck at constant 0.
W: Removed bmsWIDEDFFRSE inst summer[63:0] at 1 that is stuck at constant 0.
I: Constant propagation done on summer[63:0] (bmsWIDEDFFRSE).
Executing : pre-mapping successfully. Time elapsed: 0.025s wall, 0.016s user + 0.000s system = 0.016s CPU (61.5%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
Executing : mod-gen successfully. Time elapsed: 0.056s wall, 0.047s user + 0.000s system = 0.047s CPU (84.0%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.197s wall, 0.109s user + 0.016s system = 0.125s CPU (63.4%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[1]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[2]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[3]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[4]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[5]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[6]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[7]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[8]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[9]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[10]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[11]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[12]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[13]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[14]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[15]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[16]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[17]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[18]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[19]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[20]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[21]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[22]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[23]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[24]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[25]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[26]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[27]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[28]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[29]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'shifted_op2[30]' of 'bmsWIDEDFFRSE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.016s wall, 0.031s user + 0.000s system = 0.031s CPU (199.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.134s wall, 0.109s user + 0.000s system = 0.109s CPU (81.7%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.031s wall, 0.031s user + 0.000s system = 0.031s CPU (99.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_DFF_E                     3 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT4                      3 uses
GTP_LUT5                     55 uses
GTP_LUT6                      9 uses
GTP_LUT6CARRY               194 uses
GTP_LUT6D                     5 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 268 of 35800 (0.75%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 268
Total Registers: 75 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 4

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 1                 0
  [2, 4)      | 2        | 1                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 3
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:1s
Action synthesize: Process CPU time elapsed is 0h:0m:1s
Current time: Mon Nov 25 14:45:38 2024
Action synthesize: Peak memory pool usage is 168 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v". 


Process "Compile" started.
Current time: Mon Nov 25 15:11:18 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 120)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 136)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "MCycle" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.700s wall, 0.000s user + 0.047s system = 0.047s CPU (2.8%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {MCycle} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.003s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
Executing : rtl-infer successfully. Time elapsed: 0.043s wall, 0.031s user + 0.016s system = 0.047s CPU (110.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N54[63:32] (bmsWIDEMUX).
I: Constant propagation done on N213 (bmsPMUX).
I: Constant propagation done on N142 (bmsPMUX).
I: Constant propagation done on N191 (bmsPMUX).
Executing : sdm2adm successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 15:11:22 2024
Action compile: Peak memory pool usage is 131 MB
Process "Compile" done.


Process "Synthesize" started.
Current time: Mon Nov 25 15:11:22 2024
Compiling architecture definition.
Analyzing project file 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/lab3.pds'.
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 149883

Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.026s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N42_sum0 (bmsREDXOR).
I: Constant propagation done on N42_ab0 (bmsREDAND).
I: Constant propagation done on N42_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.038s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.251s wall, 0.047s user + 0.109s system = 0.156s CPU (62.3%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.076s wall, 0.062s user + 0.000s system = 0.062s CPU (81.8%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.030s wall, 0.016s user + 0.000s system = 0.016s CPU (51.3%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT5                     32 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY               132 uses
GTP_LUT6D                    19 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 221 of 35800 (0.62%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 221
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 15:11:24 2024
Action synthesize: Peak memory pool usage is 166 MB
Process "Synthesize" done.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 48)] Syntax error near default
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 26)] Identifier ExInstr is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 27)] Identifier ExInstr is not declared
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 30)] Identifier ExInstr is not declared
E: Parsing ERROR.
