{
  "Top": "kernel_wrapper",
  "RtlTop": "kernel_wrapper",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_wrapper_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplushbm",
    "Device": "xcu55c",
    "Package": "-fsvh2892",
    "Speed": "-2L-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<16, 6, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "interface",
          "interface": "s_axi_control",
          "name": "",
          "usage": "address",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=1",
      "config_interface -m_axi_offset=slave",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=kernel_wrapper"
    ],
    "DirectiveTcl": [
      "set_directive_top kernel_wrapper -name kernel_wrapper",
      "set_directive_top kernel_wrapper -name kernel_wrapper"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_wrapper"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "25788444",
    "Latency": "25788443"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_wrapper",
    "Version": "1.0",
    "DisplayName": "Kernel_wrapper",
    "Revision": "2113631104",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_wrapper_1_0.zip"
  },
  "Files": {
    "CSource": [
      "\/home\/ayvol\/vitis-accel-CNN\/vitis_accel_prj\/firmware\/myproject.cpp",
      "\/home\/ayvol\/vitis-accel-CNN\/vitis_accel_prj\/kernel_wrapper.cpp"
    ],
    "Vhdl": [
      "impl\/vhdl\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd",
      "impl\/vhdl\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd",
      "impl\/vhdl\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd",
      "impl\/vhdl\/kernel_wrapper_control_s_axi.vhd",
      "impl\/vhdl\/kernel_wrapper_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.vhd",
      "impl\/vhdl\/kernel_wrapper_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd",
      "impl\/vhdl\/kernel_wrapper_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dataflow_in_loop_VITIS_LOOP_36_1.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.vhd",
      "impl\/vhdl\/kernel_wrapper_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.vhd",
      "impl\/vhdl\/kernel_wrapper_entry_proc.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w13_d3_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w48_d1024_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w64_d4_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w96_d169_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w96_d900_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w144_d16_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w160_d1_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w160_d1_S_x.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w252_d1_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w256_d36_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w256_d169_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w256_d225_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w256_d900_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w384_d1_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w384_d4_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w384_d16_A.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w672_d1_S.vhd",
      "impl\/vhdl\/kernel_wrapper_fifo_w1024_d1_S.vhd",
      "impl\/vhdl\/kernel_wrapper_flow_control_loop_pipe.vhd",
      "impl\/vhdl\/kernel_wrapper_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_wrapper_gmem0_m_axi.vhd",
      "impl\/vhdl\/kernel_wrapper_gmem1_m_axi.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_5ns_10_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_5s_11_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_6ns_11_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_6s_12_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_7ns_12_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_7s_13_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_8ns_13_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_8s_14_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_9ns_14_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_9s_15_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_10ns_15_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_10s_16_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_11ns_15_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_11ns_16_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_6ns_11s_17_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_5ns_21_1_0.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_5s_21_1_0.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_6ns_21_1_0.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_6s_21_1_0.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_12ns_26_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_13ns_26_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_16s_14ns_26_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_mul_18s_17ns_26_1_1.vhd",
      "impl\/vhdl\/kernel_wrapper_myproject.vhd",
      "impl\/vhdl\/kernel_wrapper_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.vhd",
      "impl\/vhdl\/kernel_wrapper_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.vhd",
      "impl\/vhdl\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq.vhd",
      "impl\/vhdl\/kernel_wrapper_read_input.vhd",
      "impl\/vhdl\/kernel_wrapper_read_input_Pipeline_VITIS_LOOP_5_1.vhd",
      "impl\/vhdl\/kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.vhd",
      "impl\/vhdl\/kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.vhd",
      "impl\/vhdl\/kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.vhd",
      "impl\/vhdl\/kernel_wrapper_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.vhd",
      "impl\/vhdl\/kernel_wrapper_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet17conv_2d_bkb.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_p_ZZN4nnet17conv_2dxdS.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.vhd",
      "impl\/vhdl\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_p_ZZN4nnet17conv_2bjl.vhd",
      "impl\/vhdl\/kernel_wrapper_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd",
      "impl\/vhdl\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.vhd",
      "impl\/vhdl\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.vhd",
      "impl\/vhdl\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_myproject_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_start_for_write_result_U0.vhd",
      "impl\/vhdl\/kernel_wrapper_write_result.vhd",
      "impl\/vhdl\/kernel_wrapper.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s.v",
      "impl\/verilog\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s.v",
      "impl\/verilog\/kernel_wrapper_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s.v",
      "impl\/verilog\/kernel_wrapper_control_s_axi.v",
      "impl\/verilog\/kernel_wrapper_conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s.v",
      "impl\/verilog\/kernel_wrapper_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s.v",
      "impl\/verilog\/kernel_wrapper_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s.v",
      "impl\/verilog\/kernel_wrapper_dataflow_in_loop_VITIS_LOOP_36_1.v",
      "impl\/verilog\/kernel_wrapper_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s.v",
      "impl\/verilog\/kernel_wrapper_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s.v",
      "impl\/verilog\/kernel_wrapper_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s.v",
      "impl\/verilog\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s.v",
      "impl\/verilog\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s.v",
      "impl\/verilog\/kernel_wrapper_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s.v",
      "impl\/verilog\/kernel_wrapper_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s.v",
      "impl\/verilog\/kernel_wrapper_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s.v",
      "impl\/verilog\/kernel_wrapper_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s.v",
      "impl\/verilog\/kernel_wrapper_entry_proc.v",
      "impl\/verilog\/kernel_wrapper_fifo_w13_d3_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w48_d1024_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w64_d4_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w96_d169_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w96_d900_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w144_d16_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w160_d1_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w160_d1_S_x.v",
      "impl\/verilog\/kernel_wrapper_fifo_w252_d1_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w256_d36_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w256_d169_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w256_d225_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w256_d900_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w384_d1_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w384_d4_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w384_d16_A.v",
      "impl\/verilog\/kernel_wrapper_fifo_w672_d1_S.v",
      "impl\/verilog\/kernel_wrapper_fifo_w1024_d1_S.v",
      "impl\/verilog\/kernel_wrapper_flow_control_loop_pipe.v",
      "impl\/verilog\/kernel_wrapper_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_wrapper_gmem0_m_axi.v",
      "impl\/verilog\/kernel_wrapper_gmem1_m_axi.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_5ns_10_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_5s_11_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_6ns_11_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_6s_12_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_7ns_12_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_7s_13_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_8ns_13_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_8s_14_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_9ns_14_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_9s_15_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_10ns_15_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_10s_16_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_11ns_15_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_11ns_16_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_6ns_11s_17_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_5ns_21_1_0.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_5s_21_1_0.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_6ns_21_1_0.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_6s_21_1_0.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_12ns_26_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_13ns_26_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_16s_14ns_26_1_1.v",
      "impl\/verilog\/kernel_wrapper_mul_18s_17ns_26_1_1.v",
      "impl\/verilog\/kernel_wrapper_myproject.v",
      "impl\/verilog\/kernel_wrapper_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s.v",
      "impl\/verilog\/kernel_wrapper_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s_void_pooling2d_bufhbi.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s_void_pooling2d_buf3i2.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s.v",
      "impl\/verilog\/kernel_wrapper_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s_void_pooling2d_bubPq.v",
      "impl\/verilog\/kernel_wrapper_read_input.v",
      "impl\/verilog\/kernel_wrapper_read_input_Pipeline_VITIS_LOOP_5_1.v",
      "impl\/verilog\/kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s.v",
      "impl\/verilog\/kernel_wrapper_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s.v",
      "impl\/verilog\/kernel_wrapper_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s.v",
      "impl\/verilog\/kernel_wrapper_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s.v",
      "impl\/verilog\/kernel_wrapper_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_p_ZZN4nnet17conv_2d_bkb.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_p_ZZN4nnet17conv_2dxdS.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s.v",
      "impl\/verilog\/kernel_wrapper_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_p_ZZN4nnet17conv_2bjl.v",
      "impl\/verilog\/kernel_wrapper_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.v",
      "impl\/verilog\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s.v",
      "impl\/verilog\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.dat",
      "impl\/verilog\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_exp_tabcdu.v",
      "impl\/verilog\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.dat",
      "impl\/verilog\/kernel_wrapper_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_invert_ceu.v",
      "impl\/verilog\/kernel_wrapper_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6cfu.v",
      "impl\/verilog\/kernel_wrapper_start_for_conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config1cgu.v",
      "impl\/verilog\/kernel_wrapper_start_for_dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_myproject_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17civ.v",
      "impl\/verilog\/kernel_wrapper_start_for_normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21ckv.v",
      "impl\/verilog\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12chv.v",
      "impl\/verilog\/kernel_wrapper_start_for_relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18cjv.v",
      "impl\/verilog\/kernel_wrapper_start_for_relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22clv.v",
      "impl\/verilog\/kernel_wrapper_start_for_softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0.v",
      "impl\/verilog\/kernel_wrapper_start_for_write_result_U0.v",
      "impl\/verilog\/kernel_wrapper_write_result.v",
      "impl\/verilog\/kernel_wrapper.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/data\/kernel_wrapper.mdd",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/data\/kernel_wrapper.tcl",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/xkernel_wrapper.c",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/xkernel_wrapper.h",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/xkernel_wrapper_hw.h",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/xkernel_wrapper_linux.c",
      "impl\/misc\/drivers\/kernel_wrapper_v1_0\/src\/xkernel_wrapper_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/kernel_wrapper.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out_r_1",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 31 to 0 of out_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "out_r_2",
          "access": "W",
          "description": "Data signal of out_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_r",
              "access": "W",
              "description": "Bit 63 to 32 of out_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "in"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "out"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "32",
          "argName": "out"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_wrapper",
      "Instances": [{
          "ModuleName": "dataflow_in_loop_VITIS_LOOP_36_1",
          "InstanceName": "dataflow_in_loop_VITIS_LOOP_36_1_U0",
          "Instances": [
            {
              "ModuleName": "read_input",
              "InstanceName": "read_input_U0",
              "Instances": [{
                  "ModuleName": "read_input_Pipeline_VITIS_LOOP_5_1",
                  "InstanceName": "grp_read_input_Pipeline_VITIS_LOOP_5_1_fu_97"
                }]
            },
            {
              "ModuleName": "myproject",
              "InstanceName": "myproject_U0",
              "Instances": [
                {
                  "ModuleName": "conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s",
                  "InstanceName": "conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_U0",
                  "Instances": [{
                      "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s",
                      "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s_fu_134",
                      "Instances": [
                        {
                          "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s",
                          "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_149"
                        },
                        {
                          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s",
                          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_225"
                        }
                      ]
                    }]
                },
                {
                  "ModuleName": "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s",
                  "InstanceName": "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_U0"
                },
                {
                  "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s",
                  "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0"
                },
                {
                  "ModuleName": "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s",
                  "InstanceName": "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_U0",
                  "Instances": [{
                      "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s",
                      "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_472",
                      "Instances": [
                        {
                          "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s",
                          "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s_fu_540"
                        },
                        {
                          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s",
                          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s_fu_928"
                        }
                      ]
                    }]
                },
                {
                  "ModuleName": "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s",
                  "InstanceName": "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_U0"
                },
                {
                  "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s",
                  "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_U0"
                },
                {
                  "ModuleName": "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s",
                  "InstanceName": "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_U0",
                  "Instances": [{
                      "ModuleName": "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s",
                      "InstanceName": "grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s_fu_468",
                      "Instances": [
                        {
                          "ModuleName": "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s",
                          "InstanceName": "call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s_fu_539"
                        },
                        {
                          "ModuleName": "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s",
                          "InstanceName": "grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s_fu_927"
                        }
                      ]
                    }]
                },
                {
                  "ModuleName": "relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s",
                  "InstanceName": "relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_U0"
                },
                {
                  "ModuleName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s",
                  "InstanceName": "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_U0"
                },
                {
                  "ModuleName": "dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s",
                  "InstanceName": "dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_U0",
                  "Instances": [{
                      "ModuleName": "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s",
                      "InstanceName": "grp_dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s_fu_539"
                    }]
                },
                {
                  "ModuleName": "normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s",
                  "InstanceName": "normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_U0"
                },
                {
                  "ModuleName": "relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s",
                  "InstanceName": "relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_U0"
                },
                {
                  "ModuleName": "dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s",
                  "InstanceName": "dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_U0",
                  "Instances": [{
                      "ModuleName": "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s",
                      "InstanceName": "grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s_fu_201"
                    }]
                },
                {
                  "ModuleName": "normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s",
                  "InstanceName": "normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_U0"
                },
                {
                  "ModuleName": "relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s",
                  "InstanceName": "relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_U0"
                },
                {
                  "ModuleName": "dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s",
                  "InstanceName": "dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_U0",
                  "Instances": [{
                      "ModuleName": "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s",
                      "InstanceName": "grp_dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s_fu_289"
                    }]
                },
                {
                  "ModuleName": "softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s",
                  "InstanceName": "softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_U0",
                  "Instances": [{
                      "ModuleName": "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s",
                      "InstanceName": "grp_softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s_fu_20"
                    }]
                }
              ]
            },
            {
              "ModuleName": "entry_proc",
              "InstanceName": "entry_proc_U0"
            },
            {
              "ModuleName": "write_result",
              "InstanceName": "write_result_U0"
            }
          ]
        }]
    },
    "Info": {
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "read_input_Pipeline_VITIS_LOOP_5_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_result": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_36_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_wrapper": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.410"
        },
        "Area": {
          "FF": "3",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_input_Pipeline_VITIS_LOOP_5_1": {
        "Latency": {
          "LatencyBest": "3075",
          "LatencyAvg": "3075",
          "LatencyWorst": "3075",
          "PipelineII": "3075",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_5_1",
            "TripCount": "1024",
            "Latency": "3073",
            "PipelineII": "3",
            "PipelineDepth": "5"
          }],
        "Area": {
          "FF": "66",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "132",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "read_input": {
        "Latency": {
          "LatencyBest": "3147",
          "LatencyAvg": "3147",
          "LatencyWorst": "3147",
          "PipelineII": "3147",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "FF": "205",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "753",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.222"
        },
        "Area": {
          "FF": "385",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "354",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.625"
        },
        "Area": {
          "DSP": "29",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "929",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "6797",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "3",
          "PipelineDepth": "3",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.625"
        },
        "Area": {
          "DSP": "29",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2007",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "7587",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_16u_config2_s": {
        "Latency": {
          "LatencyBest": "3074",
          "LatencyAvg": "3074",
          "LatencyWorst": "3074",
          "PipelineII": "3074",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.625"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "1024",
            "Latency": "3072",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "29",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "2027",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "7741",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config4_s": {
        "Latency": {
          "LatencyBest": "903",
          "LatencyAvg": "903",
          "LatencyWorst": "903",
          "PipelineII": "903",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.781"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "900",
            "Latency": "901",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "112",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1281",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s": {
        "Latency": {
          "LatencyBest": "903",
          "LatencyAvg": "903",
          "LatencyWorst": "903",
          "PipelineII": "903",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.043"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "900",
            "Latency": "901",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1592",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2072",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.222"
        },
        "Area": {
          "FF": "2049",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1888",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_mult_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Area": {
          "DSP": "111",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "3489",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "40208",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "3",
          "LatencyWorst": "3",
          "PipelineII": "3",
          "PipelineDepth": "4",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Area": {
          "DSP": "111",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "8266",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "42557",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_config6_s": {
        "Latency": {
          "LatencyBest": "678",
          "LatencyAvg": "678",
          "LatencyWorst": "678",
          "PipelineII": "678",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "225",
            "Latency": "676",
            "PipelineII": "3",
            "PipelineDepth": "5"
          }],
        "Area": {
          "DSP": "111",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "8283",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "42705",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_16u_array_ap_ufixed_6_0_4_0_0_16u_relu_config8_s": {
        "Latency": {
          "LatencyBest": "172",
          "LatencyAvg": "172",
          "LatencyWorst": "172",
          "PipelineII": "172",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.020"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "169",
            "Latency": "170",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "110",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1279",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config9_s": {
        "Latency": {
          "LatencyBest": "172",
          "LatencyAvg": "172",
          "LatencyWorst": "172",
          "PipelineII": "172",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.643"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "169",
            "Latency": "170",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "1494",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2070",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "shift_line_buffer_array_ap_fixed_16_6_5_3_0_16u_config10_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "1.222"
        },
        "Area": {
          "FF": "2049",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1888",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_mult_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "2",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Area": {
          "DSP": "25",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "4128",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "48355",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_24u_config10_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Area": {
          "DSP": "25",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "8614",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "50663",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_24u_config10_s": {
        "Latency": {
          "LatencyBest": "145",
          "LatencyAvg": "145",
          "LatencyWorst": "145",
          "PipelineII": "145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.637"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "36",
            "Latency": "144",
            "PipelineII": "",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "25",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "8882",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "50755",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_24u_array_ap_ufixed_6_0_4_0_0_24u_relu_config12_s": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.025"
        },
        "Loops": [{
            "Name": "ReLUActLoop",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "155",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1867",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_24u_config13_s": {
        "Latency": {
          "LatencyBest": "19",
          "LatencyAvg": "19",
          "LatencyWorst": "19",
          "PipelineII": "19",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.632"
        },
        "Loops": [{
            "Name": "ReadInputHeight_ReadInputWidth",
            "TripCount": "16",
            "Latency": "17",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "2147",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2874",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config15_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.400"
        },
        "Area": {
          "DSP": "19",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "5824",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "51920",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_fixed_24u_array_ap_fixed_16_6_5_3_0_42u_config15_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.460"
        },
        "Loops": [{
            "Name": "DataPrepare",
            "TripCount": "4",
            "Latency": "4",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "DSP": "19",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "7370",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "52014",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "normalize_array_ap_fixed_42u_array_ap_fixed_16_6_5_3_0_42u_config17_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.275"
        },
        "Area": {
          "DSP": "42",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1096",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1648",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_42u_array_ap_ufixed_6_0_4_0_0_42u_relu_config18_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.127"
        },
        "Area": {
          "FF": "256",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "3160",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config19_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.638"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "FF": "3109",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "26866",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_ufixed_42u_array_ap_fixed_16_6_5_3_0_64u_config19_s": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "4",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.638"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "FF": "4392",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "26930",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "normalize_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_config21_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.275"
        },
        "Area": {
          "DSP": "63",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "1658",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "2498",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_array_ap_fixed_64u_array_ap_ufixed_6_0_4_0_0_64u_relu_config22_s": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.127"
        },
        "Area": {
          "FF": "388",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "4788",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_wrapper_ap_ufixed_6_0_4_0_0_ap_fixed_16_6_5_3_0_config23_s": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.636"
        },
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "1969",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "37292",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_array_ap_ufixed_64u_array_ap_fixed_16_6_5_3_0_10u_config23_s": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "5",
          "LatencyWorst": "5",
          "PipelineII": "5",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.636"
        },
        "Area": {
          "DSP": "144",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "1",
          "FF": "2520",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "37356",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "softmax_stable_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "7",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.559"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "665",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1680",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config25_s": {
        "Latency": {
          "LatencyBest": "8",
          "LatencyAvg": "8",
          "LatencyWorst": "8",
          "PipelineII": "8",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.559"
        },
        "Area": {
          "BRAM_18K": "10",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "~0",
          "DSP": "10",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "~0",
          "FF": "669",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "1723",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "3097",
          "LatencyAvg": "3097",
          "LatencyWorst": "3097",
          "PipelineII": "3075",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.643"
        },
        "Area": {
          "BRAM_18K": "50",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "443",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "4",
          "FF": "60056",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "251536",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "write_result": {
        "Latency": {
          "LatencyBest": "74",
          "LatencyAvg": "74",
          "LatencyWorst": "74",
          "PipelineII": "74",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "FF": "300",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "~0",
          "LUT": "542",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_36_1": {
        "Latency": {
          "LatencyBest": "3172",
          "LatencyAvg": "3172",
          "LatencyWorst": "3172",
          "PipelineII": "3148",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "52",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "443",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "4",
          "FF": "61251",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "253323",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_wrapper": {
        "Latency": {
          "LatencyBest": "25788443",
          "LatencyAvg": "25788443",
          "LatencyWorst": "25788443",
          "PipelineII": "25788444",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_36_1",
            "TripCount": "8192",
            "Latency": "25788442",
            "PipelineII": "",
            "PipelineDepth": "25788442"
          }],
        "Area": {
          "BRAM_18K": "52",
          "AVAIL_BRAM": "4032",
          "UTIL_BRAM": "1",
          "DSP": "443",
          "AVAIL_DSP": "9024",
          "UTIL_DSP": "4",
          "FF": "63116",
          "AVAIL_FF": "2607360",
          "UTIL_FF": "2",
          "LUT": "255785",
          "AVAIL_LUT": "1303680",
          "UTIL_LUT": "19",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-07-04 19:04:44 UTC",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
