# ALU Design

Final lab assignment from ENGG 2410, Digital Systems Design, to design an n-bit arithmetic-logic unit in VHDL.

This design was implemented onto the Xilinx Spartan 6 FPGA to demonstrate the operations given in the project outline.

Files with a '_tb' concatenated to the filename indicate that the file is a test bench.
