<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Software Ontwikkeling: Peripheral clocks configuration functions</title>
<link rel="icon" href="canvas logo icoon.ico" type="image/x-icon" />
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript" src="darkmode_toggle.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="doxygen-awesome-sidebar-only.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="logo_hogeschool_utrecht-removebg-preview.png"/></td>
  <td id="projectalign">
   <div id="projectname">Software Ontwikkeling
   </div>
   <div id="projectbrief">VGA Dirver API Development</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('group___r_c_c___group3.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">Peripheral clocks configuration functions<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___std_periph___driver.html">STM32F4xx_StdPeriph_Driver</a> &raquo; <a class="el" href="group___r_c_c.html">RCC</a> &raquo; <a class="el" href="group___r_c_c___private___functions.html">RCC_Private_Functions</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Peripheral clocks configuration functions.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga1473d8a5a020642966359611c44181b0" id="r_ga1473d8a5a020642966359611c44181b0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1473d8a5a020642966359611c44181b0">RCC_RTCCLKConfig</a> (uint32_t RCC_RTCCLKSource)</td></tr>
<tr class="memdesc:ga1473d8a5a020642966359611c44181b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga1473d8a5a020642966359611c44181b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9802f84846df2cea8e369234ed13b159" id="r_ga9802f84846df2cea8e369234ed13b159"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9802f84846df2cea8e369234ed13b159">RCC_RTCCLKCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga9802f84846df2cea8e369234ed13b159"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the RTC clock.  <br /></td></tr>
<tr class="separator:ga9802f84846df2cea8e369234ed13b159"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636c3b72f35391e67f12a551b15fa54a" id="r_ga636c3b72f35391e67f12a551b15fa54a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga636c3b72f35391e67f12a551b15fa54a">RCC_BackupResetCmd</a> (<a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga636c3b72f35391e67f12a551b15fa54a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga636c3b72f35391e67f12a551b15fa54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c56f8529988fcc8f4dbffbc1bab27d0" id="r_ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga6c56f8529988fcc8f4dbffbc1bab27d0">RCC_I2SCLKConfig</a> (uint32_t RCC_I2SCLKSource)</td></tr>
<tr class="memdesc:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configures the I2S clock source (I2SCLK).  <br /></td></tr>
<tr class="separator:ga6c56f8529988fcc8f4dbffbc1bab27d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c89116820d48bb38db2e7d5e5a49b9" id="r_ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga80c89116820d48bb38db2e7d5e5a49b9">RCC_AHB1PeriphClockCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga80c89116820d48bb38db2e7d5e5a49b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadffedbd87e796f01d9776b8ee01ff5e" id="r_gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaadffedbd87e796f01d9776b8ee01ff5e">RCC_AHB2PeriphClockCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:gaadffedbd87e796f01d9776b8ee01ff5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb8c119f2e9bf2bd2e042d27f151338" id="r_ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4eb8c119f2e9bf2bd2e042d27f151338">RCC_AHB3PeriphClockCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock.  <br /></td></tr>
<tr class="separator:ga4eb8c119f2e9bf2bd2e042d27f151338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee7cc5d73af7fe1986fceff8afd3973e" id="r_gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee7cc5d73af7fe1986fceff8afd3973e">RCC_APB1PeriphClockCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the Low Speed APB (APB1) peripheral clock.  <br /></td></tr>
<tr class="separator:gaee7cc5d73af7fe1986fceff8afd3973e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ff55caf8d835351916b40dd030bc87" id="r_ga56ff55caf8d835351916b40dd030bc87"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga56ff55caf8d835351916b40dd030bc87">RCC_APB2PeriphClockCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga56ff55caf8d835351916b40dd030bc87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the High Speed APB (APB2) peripheral clock.  <br /></td></tr>
<tr class="separator:ga56ff55caf8d835351916b40dd030bc87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c450567f4731d4f0615f63586cad86" id="r_gaa7c450567f4731d4f0615f63586cad86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaa7c450567f4731d4f0615f63586cad86">RCC_AHB1PeriphResetCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaa7c450567f4731d4f0615f63586cad86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB1 peripheral reset.  <br /></td></tr>
<tr class="separator:gaa7c450567f4731d4f0615f63586cad86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb119d6d1955d1b8c361e8140845ac5a" id="r_gafb119d6d1955d1b8c361e8140845ac5a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb119d6d1955d1b8c361e8140845ac5a">RCC_AHB2PeriphResetCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gafb119d6d1955d1b8c361e8140845ac5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB2 peripheral reset.  <br /></td></tr>
<tr class="separator:gafb119d6d1955d1b8c361e8140845ac5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee44f159a1ca9ebdd7117bff387cd592" id="r_gaee44f159a1ca9ebdd7117bff387cd592"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gaee44f159a1ca9ebdd7117bff387cd592">RCC_AHB3PeriphResetCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gaee44f159a1ca9ebdd7117bff387cd592"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases AHB3 peripheral reset.  <br /></td></tr>
<tr class="separator:gaee44f159a1ca9ebdd7117bff387cd592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab197ae4369c10b92640a733b40ed2801" id="r_gab197ae4369c10b92640a733b40ed2801"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gab197ae4369c10b92640a733b40ed2801">RCC_APB1PeriphResetCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gab197ae4369c10b92640a733b40ed2801"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases Low Speed APB (APB1) peripheral reset.  <br /></td></tr>
<tr class="separator:gab197ae4369c10b92640a733b40ed2801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad94553850ac07106a27ee85fec37efdf" id="r_gad94553850ac07106a27ee85fec37efdf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gad94553850ac07106a27ee85fec37efdf">RCC_APB2PeriphResetCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:gad94553850ac07106a27ee85fec37efdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Forces or releases High Speed APB (APB2) peripheral reset.  <br /></td></tr>
<tr class="separator:gad94553850ac07106a27ee85fec37efdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd0d5adbc7496d7005b208bd19ce255" id="r_ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga5cd0d5adbc7496d7005b208bd19ce255">RCC_AHB1PeriphClockLPModeCmd</a> (uint32_t RCC_AHB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga5cd0d5adbc7496d7005b208bd19ce255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac5bb9676ae9b48e50d6a95de922ce3" id="r_ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">RCC_AHB2PeriphClockLPModeCmd</a> (uint32_t RCC_AHB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga1ac5bb9676ae9b48e50d6a95de922ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1df07cdfd81c068902d9d35fcc3911" id="r_ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga4e1df07cdfd81c068902d9d35fcc3911">RCC_AHB3PeriphClockLPModeCmd</a> (uint32_t RCC_AHB3Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga4e1df07cdfd81c068902d9d35fcc3911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84dd64badb84768cbcf19e241cadff50" id="r_ga84dd64badb84768cbcf19e241cadff50"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga84dd64badb84768cbcf19e241cadff50">RCC_APB1PeriphClockLPModeCmd</a> (uint32_t RCC_APB1Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga84dd64badb84768cbcf19e241cadff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga84dd64badb84768cbcf19e241cadff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30365b9e0b4c5d7e98c2675c862ddd7e" id="r_ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">RCC_APB2PeriphClockLPModeCmd</a> (uint32_t RCC_APB2Periph, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga30365b9e0b4c5d7e98c2675c862ddd7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Peripheral clocks configuration functions. </p>
<pre class="fragment"> ===============================================================================
                   Peripheral clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the Peripheral clocks. 
  
  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
     
  2. After restart from Reset or wakeup from STANDBY, all peripherals are off
     except internal SRAM, Flash and JTAG. Before to start using a peripheral you
     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.

  3. To reset the peripherals configuration (to the default state after device reset)
     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
     RCC_APB1PeriphResetCmd() functions.
     
  4. To further reduce power consumption in SLEEP mode the peripheral clocks can
     be disabled prior to executing the WFI or WFE instructions. You can do this
     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
     RCC_APB1PeriphClockLPModeCmd() functions.  </pre> <h2 class="groupheader">Function Documentation</h2>
<a id="ga80c89116820d48bb38db2e7d5e5a49b9" name="ga80c89116820d48bb38db2e7d5e5a49b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80c89116820d48bb38db2e7d5e5a49b9">&#9670;&#160;</a></span>RCC_AHB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga5cd0d5adbc7496d7005b208bd19ce255" name="ga5cd0d5adbc7496d7005b208bd19ce255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5cd0d5adbc7496d7005b208bd19ce255">&#9670;&#160;</a></span>RCC_AHB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock </li>
<li>RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock </li>
<li>RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock </li>
<li>RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa7c450567f4731d4f0615f63586cad86" name="gaa7c450567f4731d4f0615f63586cad86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7c450567f4731d4f0615f63586cad86">&#9670;&#160;</a></span>RCC_AHB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB1 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB1Periph</td><td>specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB1Periph_GPIOA: GPIOA clock </li>
<li>RCC_AHB1Periph_GPIOB: GPIOB clock </li>
<li>RCC_AHB1Periph_GPIOC: GPIOC clock </li>
<li>RCC_AHB1Periph_GPIOD: GPIOD clock </li>
<li>RCC_AHB1Periph_GPIOE: GPIOE clock </li>
<li>RCC_AHB1Periph_GPIOF: GPIOF clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOG: GPIOG clock </li>
<li>RCC_AHB1Periph_GPIOI: GPIOI clock </li>
<li>RCC_AHB1Periph_CRC: CRC clock </li>
<li>RCC_AHB1Periph_DMA1: DMA1 clock </li>
<li>RCC_AHB1Periph_DMA2: DMA2 clock </li>
<li>RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock </li>
<li>RCC_AHB1Periph_OTG_HS: USB OTG HS clock</li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaadffedbd87e796f01d9776b8ee01ff5e" name="gaadffedbd87e796f01d9776b8ee01ff5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaadffedbd87e796f01d9776b8ee01ff5e">&#9670;&#160;</a></span>RCC_AHB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1ac5bb9676ae9b48e50d6a95de922ce3" name="ga1ac5bb9676ae9b48e50d6a95de922ce3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1ac5bb9676ae9b48e50d6a95de922ce3">&#9670;&#160;</a></span>RCC_AHB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock <br  />
 </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb119d6d1955d1b8c361e8140845ac5a" name="gafb119d6d1955d1b8c361e8140845ac5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb119d6d1955d1b8c361e8140845ac5a">&#9670;&#160;</a></span>RCC_AHB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB2 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB2Periph</td><td>specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_AHB2Periph_DCMI: DCMI clock </li>
<li>RCC_AHB2Periph_CRYP: CRYP clock </li>
<li>RCC_AHB2Periph_HASH: HASH clock </li>
<li>RCC_AHB2Periph_RNG: RNG clock </li>
<li>RCC_AHB2Periph_OTG_FS: USB OTG FS clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4eb8c119f2e9bf2bd2e042d27f151338" name="ga4eb8c119f2e9bf2bd2e042d27f151338"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eb8c119f2e9bf2bd2e042d27f151338">&#9670;&#160;</a></span>RCC_AHB3PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB3Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB3 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4e1df07cdfd81c068902d9d35fcc3911" name="ga4e1df07cdfd81c068902d9d35fcc3911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4e1df07cdfd81c068902d9d35fcc3911">&#9670;&#160;</a></span>RCC_AHB3PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB3Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHBPeriph</td><td>specifies the AHB3 peripheral to gates its clock. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaee44f159a1ca9ebdd7117bff387cd592" name="gaee44f159a1ca9ebdd7117bff387cd592"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee44f159a1ca9ebdd7117bff387cd592">&#9670;&#160;</a></span>RCC_AHB3PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_AHB3PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_AHB3Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases AHB3 peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_AHB3Periph</td><td>specifies the AHB3 peripheral to reset. This parameter must be: RCC_AHB3Periph_FSMC </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaee7cc5d73af7fe1986fceff8afd3973e" name="gaee7cc5d73af7fe1986fceff8afd3973e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee7cc5d73af7fe1986fceff8afd3973e">&#9670;&#160;</a></span>RCC_APB1PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the Low Speed APB (APB1) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga84dd64badb84768cbcf19e241cadff50" name="ga84dd64badb84768cbcf19e241cadff50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga84dd64badb84768cbcf19e241cadff50">&#9670;&#160;</a></span>RCC_APB1PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gab197ae4369c10b92640a733b40ed2801" name="gab197ae4369c10b92640a733b40ed2801"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab197ae4369c10b92640a733b40ed2801">&#9670;&#160;</a></span>RCC_APB1PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB1PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB1Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases Low Speed APB (APB1) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB1Periph</td><td>specifies the APB1 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB1Periph_TIM2: TIM2 clock </li>
<li>RCC_APB1Periph_TIM3: TIM3 clock </li>
<li>RCC_APB1Periph_TIM4: TIM4 clock </li>
<li>RCC_APB1Periph_TIM5: TIM5 clock </li>
<li>RCC_APB1Periph_TIM6: TIM6 clock </li>
<li>RCC_APB1Periph_TIM7: TIM7 clock </li>
<li>RCC_APB1Periph_TIM12: TIM12 clock </li>
<li>RCC_APB1Periph_TIM13: TIM13 clock </li>
<li>RCC_APB1Periph_TIM14: TIM14 clock </li>
<li>RCC_APB1Periph_WWDG: WWDG clock </li>
<li>RCC_APB1Periph_SPI2: SPI2 clock </li>
<li>RCC_APB1Periph_SPI3: SPI3 clock </li>
<li>RCC_APB1Periph_USART2: USART2 clock </li>
<li>RCC_APB1Periph_USART3: USART3 clock </li>
<li>RCC_APB1Periph_UART4: UART4 clock </li>
<li>RCC_APB1Periph_UART5: UART5 clock </li>
<li>RCC_APB1Periph_I2C1: I2C1 clock </li>
<li>RCC_APB1Periph_I2C2: I2C2 clock </li>
<li>RCC_APB1Periph_I2C3: I2C3 clock </li>
<li>RCC_APB1Periph_CAN1: CAN1 clock </li>
<li>RCC_APB1Periph_CAN2: CAN2 clock </li>
<li>RCC_APB1Periph_PWR: PWR clock </li>
<li>RCC_APB1Periph_DAC: DAC clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga56ff55caf8d835351916b40dd030bc87" name="ga56ff55caf8d835351916b40dd030bc87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56ff55caf8d835351916b40dd030bc87">&#9670;&#160;</a></span>RCC_APB2PeriphClockCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the High Speed APB (APB2) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga30365b9e0b4c5d7e98c2675c862ddd7e" name="ga30365b9e0b4c5d7e98c2675c862ddd7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga30365b9e0b4c5d7e98c2675c862ddd7e">&#9670;&#160;</a></span>RCC_APB2PeriphClockLPModeCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphClockLPModeCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gad94553850ac07106a27ee85fec37efdf" name="gad94553850ac07106a27ee85fec37efdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad94553850ac07106a27ee85fec37efdf">&#9670;&#160;</a></span>RCC_APB2PeriphResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_APB2PeriphResetCmd </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_APB2Periph</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases High Speed APB (APB2) peripheral reset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_APB2Periph</td><td>specifies the APB2 peripheral to reset. This parameter can be any combination of the following values: <ul>
<li>RCC_APB2Periph_TIM1: TIM1 clock </li>
<li>RCC_APB2Periph_TIM8: TIM8 clock </li>
<li>RCC_APB2Periph_USART1: USART1 clock </li>
<li>RCC_APB2Periph_USART6: USART6 clock </li>
<li>RCC_APB2Periph_ADC1: ADC1 clock </li>
<li>RCC_APB2Periph_ADC2: ADC2 clock </li>
<li>RCC_APB2Periph_ADC3: ADC3 clock </li>
<li>RCC_APB2Periph_SDIO: SDIO clock </li>
<li>RCC_APB2Periph_SPI1: SPI1 clock </li>
<li>RCC_APB2Periph_SYSCFG: SYSCFG clock </li>
<li>RCC_APB2Periph_TIM9: TIM9 clock </li>
<li>RCC_APB2Periph_TIM10: TIM10 clock </li>
<li>RCC_APB2Periph_TIM11: TIM11 clock </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified peripheral reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga636c3b72f35391e67f12a551b15fa54a" name="ga636c3b72f35391e67f12a551b15fa54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga636c3b72f35391e67f12a551b15fa54a">&#9670;&#160;</a></span>RCC_BackupResetCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_BackupResetCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Forces or releases the Backup domain reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the Backup domain reset. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6c56f8529988fcc8f4dbffbc1bab27d0" name="ga6c56f8529988fcc8f4dbffbc1bab27d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c56f8529988fcc8f4dbffbc1bab27d0">&#9670;&#160;</a></span>RCC_I2SCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_I2SCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_I2SCLKSource</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the I2S clock source (I2SCLK). </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the I2S APB clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_I2SCLKSource</td><td>specifies the I2S clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source </li>
<li>RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9802f84846df2cea8e369234ed13b159" name="ga9802f84846df2cea8e369234ed13b159"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9802f84846df2cea8e369234ed13b159">&#9670;&#160;</a></span>RCC_RTCCLKCmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKCmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">NewState</td><td>new state of the RTC clock. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga1473d8a5a020642966359611c44181b0" name="ga1473d8a5a020642966359611c44181b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1473d8a5a020642966359611c44181b0">&#9670;&#160;</a></span>RCC_RTCCLKConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RCC_RTCCLKConfig </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>RCC_RTCCLKSource</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configures the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset). <br  />
 </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the <br  />
 Backup domain is reset using <a class="el" href="#ga636c3b72f35391e67f12a551b15fa54a" title="Forces or releases the Backup domain reset.">RCC_BackupResetCmd()</a> function, or by a Power On Reset (POR).</dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">RCC_RTCCLKSource</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSource_LSE: LSE selected as RTC clock </li>
<li>RCC_RTCCLKSource_LSI: LSI selected as RTC clock </li>
<li>RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]</li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. <br  />
 </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).</dd></dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Wed Jun 5 2024 14:56:48 for Software Ontwikkeling by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0 </li>
  </ul>
</div>
</body>
</html>
