// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _layernorm_compute_y_HH_
#define _layernorm_compute_y_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "layernorm_compute_y_bias.h"

namespace ap_rtl {

struct layernorm_compute_y : public sc_module {
    // Port declarations 118
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > n_pipe3_V_V_dout;
    sc_in< sc_logic > n_pipe3_V_V_empty_n;
    sc_out< sc_logic > n_pipe3_V_V_read;
    sc_out< sc_lv<32> > n_pipe4_V_V_din;
    sc_in< sc_logic > n_pipe4_V_V_full_n;
    sc_out< sc_logic > n_pipe4_V_V_write;
    sc_in< sc_lv<32> > mean_pipe2_V_V_dout;
    sc_in< sc_logic > mean_pipe2_V_V_empty_n;
    sc_out< sc_logic > mean_pipe2_V_V_read;
    sc_in< sc_lv<32> > in_compute_y_factor_s_0_dout;
    sc_in< sc_logic > in_compute_y_factor_s_0_empty_n;
    sc_out< sc_logic > in_compute_y_factor_s_0_read;
    sc_in< sc_lv<32> > in_compute_y_V_V_0_dout;
    sc_in< sc_logic > in_compute_y_V_V_0_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_0_read;
    sc_out< sc_lv<32> > in_write_V_V_0_din;
    sc_in< sc_logic > in_write_V_V_0_full_n;
    sc_out< sc_logic > in_write_V_V_0_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_1_dout;
    sc_in< sc_logic > in_compute_y_V_V_1_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_1_read;
    sc_out< sc_lv<32> > in_write_V_V_1_din;
    sc_in< sc_logic > in_write_V_V_1_full_n;
    sc_out< sc_logic > in_write_V_V_1_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_2_dout;
    sc_in< sc_logic > in_compute_y_V_V_2_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_2_read;
    sc_out< sc_lv<32> > in_write_V_V_2_din;
    sc_in< sc_logic > in_write_V_V_2_full_n;
    sc_out< sc_logic > in_write_V_V_2_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_3_dout;
    sc_in< sc_logic > in_compute_y_V_V_3_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_3_read;
    sc_out< sc_lv<32> > in_write_V_V_3_din;
    sc_in< sc_logic > in_write_V_V_3_full_n;
    sc_out< sc_logic > in_write_V_V_3_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_4_dout;
    sc_in< sc_logic > in_compute_y_V_V_4_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_4_read;
    sc_out< sc_lv<32> > in_write_V_V_4_din;
    sc_in< sc_logic > in_write_V_V_4_full_n;
    sc_out< sc_logic > in_write_V_V_4_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_5_dout;
    sc_in< sc_logic > in_compute_y_V_V_5_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_5_read;
    sc_out< sc_lv<32> > in_write_V_V_5_din;
    sc_in< sc_logic > in_write_V_V_5_full_n;
    sc_out< sc_logic > in_write_V_V_5_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_6_dout;
    sc_in< sc_logic > in_compute_y_V_V_6_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_6_read;
    sc_out< sc_lv<32> > in_write_V_V_6_din;
    sc_in< sc_logic > in_write_V_V_6_full_n;
    sc_out< sc_logic > in_write_V_V_6_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_7_dout;
    sc_in< sc_logic > in_compute_y_V_V_7_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_7_read;
    sc_out< sc_lv<32> > in_write_V_V_7_din;
    sc_in< sc_logic > in_write_V_V_7_full_n;
    sc_out< sc_logic > in_write_V_V_7_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_8_dout;
    sc_in< sc_logic > in_compute_y_V_V_8_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_8_read;
    sc_out< sc_lv<32> > in_write_V_V_8_din;
    sc_in< sc_logic > in_write_V_V_8_full_n;
    sc_out< sc_logic > in_write_V_V_8_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_9_dout;
    sc_in< sc_logic > in_compute_y_V_V_9_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_9_read;
    sc_out< sc_lv<32> > in_write_V_V_9_din;
    sc_in< sc_logic > in_write_V_V_9_full_n;
    sc_out< sc_logic > in_write_V_V_9_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_10_dout;
    sc_in< sc_logic > in_compute_y_V_V_10_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_10_read;
    sc_out< sc_lv<32> > in_write_V_V_10_din;
    sc_in< sc_logic > in_write_V_V_10_full_n;
    sc_out< sc_logic > in_write_V_V_10_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_11_dout;
    sc_in< sc_logic > in_compute_y_V_V_11_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_11_read;
    sc_out< sc_lv<32> > in_write_V_V_11_din;
    sc_in< sc_logic > in_write_V_V_11_full_n;
    sc_out< sc_logic > in_write_V_V_11_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_12_dout;
    sc_in< sc_logic > in_compute_y_V_V_12_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_12_read;
    sc_out< sc_lv<32> > in_write_V_V_12_din;
    sc_in< sc_logic > in_write_V_V_12_full_n;
    sc_out< sc_logic > in_write_V_V_12_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_13_dout;
    sc_in< sc_logic > in_compute_y_V_V_13_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_13_read;
    sc_out< sc_lv<32> > in_write_V_V_13_din;
    sc_in< sc_logic > in_write_V_V_13_full_n;
    sc_out< sc_logic > in_write_V_V_13_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_14_dout;
    sc_in< sc_logic > in_compute_y_V_V_14_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_14_read;
    sc_out< sc_lv<32> > in_write_V_V_14_din;
    sc_in< sc_logic > in_write_V_V_14_full_n;
    sc_out< sc_logic > in_write_V_V_14_write;
    sc_in< sc_lv<32> > in_compute_y_V_V_15_dout;
    sc_in< sc_logic > in_compute_y_V_V_15_empty_n;
    sc_out< sc_logic > in_compute_y_V_V_15_read;
    sc_out< sc_lv<32> > in_write_V_V_15_din;
    sc_in< sc_logic > in_write_V_V_15_full_n;
    sc_out< sc_logic > in_write_V_V_15_write;


    // Module declarations
    layernorm_compute_y(sc_module_name name);
    SC_HAS_PROCESS(layernorm_compute_y);

    ~layernorm_compute_y();

    sc_trace_file* mVcdFile;

    layernorm_compute_y_bias* bias_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<10> > bias_address0;
    sc_signal< sc_logic > bias_ce0;
    sc_signal< sc_lv<27> > bias_q0;
    sc_signal< sc_lv<10> > bias_address1;
    sc_signal< sc_logic > bias_ce1;
    sc_signal< sc_lv<27> > bias_q1;
    sc_signal< sc_lv<10> > bias_address2;
    sc_signal< sc_logic > bias_ce2;
    sc_signal< sc_lv<27> > bias_q2;
    sc_signal< sc_lv<10> > bias_address3;
    sc_signal< sc_logic > bias_ce3;
    sc_signal< sc_lv<27> > bias_q3;
    sc_signal< sc_lv<10> > bias_address4;
    sc_signal< sc_logic > bias_ce4;
    sc_signal< sc_lv<27> > bias_q4;
    sc_signal< sc_lv<10> > bias_address5;
    sc_signal< sc_logic > bias_ce5;
    sc_signal< sc_lv<27> > bias_q5;
    sc_signal< sc_lv<10> > bias_address6;
    sc_signal< sc_logic > bias_ce6;
    sc_signal< sc_lv<27> > bias_q6;
    sc_signal< sc_lv<10> > bias_address7;
    sc_signal< sc_logic > bias_ce7;
    sc_signal< sc_lv<27> > bias_q7;
    sc_signal< sc_lv<10> > bias_address8;
    sc_signal< sc_logic > bias_ce8;
    sc_signal< sc_lv<27> > bias_q8;
    sc_signal< sc_lv<10> > bias_address9;
    sc_signal< sc_logic > bias_ce9;
    sc_signal< sc_lv<27> > bias_q9;
    sc_signal< sc_lv<10> > bias_address10;
    sc_signal< sc_logic > bias_ce10;
    sc_signal< sc_lv<27> > bias_q10;
    sc_signal< sc_lv<10> > bias_address11;
    sc_signal< sc_logic > bias_ce11;
    sc_signal< sc_lv<27> > bias_q11;
    sc_signal< sc_lv<10> > bias_address12;
    sc_signal< sc_logic > bias_ce12;
    sc_signal< sc_lv<27> > bias_q12;
    sc_signal< sc_lv<10> > bias_address13;
    sc_signal< sc_logic > bias_ce13;
    sc_signal< sc_lv<27> > bias_q13;
    sc_signal< sc_lv<10> > bias_address14;
    sc_signal< sc_logic > bias_ce14;
    sc_signal< sc_lv<27> > bias_q14;
    sc_signal< sc_lv<10> > bias_address15;
    sc_signal< sc_logic > bias_ce15;
    sc_signal< sc_lv<27> > bias_q15;
    sc_signal< sc_logic > n_pipe3_V_V_blk_n;
    sc_signal< sc_logic > n_pipe4_V_V_blk_n;
    sc_signal< sc_logic > mean_pipe2_V_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_16_i_reg_1905;
    sc_signal< sc_logic > in_compute_y_factor_s_0_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_0_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1891;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1891_pp0_iter1_reg;
    sc_signal< sc_logic > in_write_V_V_0_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1891_pp0_iter3_reg;
    sc_signal< sc_logic > in_compute_y_V_V_1_blk_n;
    sc_signal< sc_logic > in_write_V_V_1_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_2_blk_n;
    sc_signal< sc_logic > in_write_V_V_2_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_3_blk_n;
    sc_signal< sc_logic > in_write_V_V_3_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_4_blk_n;
    sc_signal< sc_logic > in_write_V_V_4_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_5_blk_n;
    sc_signal< sc_logic > in_write_V_V_5_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_6_blk_n;
    sc_signal< sc_logic > in_write_V_V_6_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_7_blk_n;
    sc_signal< sc_logic > in_write_V_V_7_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_8_blk_n;
    sc_signal< sc_logic > in_write_V_V_8_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_9_blk_n;
    sc_signal< sc_logic > in_write_V_V_9_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_10_blk_n;
    sc_signal< sc_logic > in_write_V_V_10_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_11_blk_n;
    sc_signal< sc_logic > in_write_V_V_11_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_12_blk_n;
    sc_signal< sc_logic > in_write_V_V_12_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_13_blk_n;
    sc_signal< sc_logic > in_write_V_V_13_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_14_blk_n;
    sc_signal< sc_logic > in_write_V_V_14_blk_n;
    sc_signal< sc_logic > in_compute_y_V_V_15_blk_n;
    sc_signal< sc_logic > in_write_V_V_15_blk_n;
    sc_signal< sc_lv<38> > indvar_flatten_reg_1029;
    sc_signal< sc_lv<6> > j_i_reg_1040;
    sc_signal< sc_lv<38> > bound_fu_1071_p2;
    sc_signal< sc_lv<38> > bound_reg_1886;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_1077_p2;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_1891_pp0_iter2_reg;
    sc_signal< sc_lv<38> > indvar_flatten_next_fu_1082_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<6> > j_i_mid2_fu_1094_p3;
    sc_signal< sc_lv<6> > j_i_mid2_reg_1900;
    sc_signal< sc_lv<6> > j_i_mid2_reg_1900_pp0_iter1_reg;
    sc_signal< sc_lv<6> > j_i_mid2_reg_1900_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_16_i_fu_1102_p2;
    sc_signal< sc_lv<6> > j_fu_1108_p2;
    sc_signal< sc_lv<32> > tmp_V_51_load_reg_1914;
    sc_signal< sc_lv<33> > ret_V_i_fu_1138_p2;
    sc_signal< sc_lv<33> > ret_V_i_reg_1919;
    sc_signal< sc_lv<33> > ret_V_1_i_fu_1148_p2;
    sc_signal< sc_lv<33> > ret_V_1_i_reg_1924;
    sc_signal< sc_lv<33> > ret_V_2_i_fu_1158_p2;
    sc_signal< sc_lv<33> > ret_V_2_i_reg_1929;
    sc_signal< sc_lv<33> > ret_V_3_i_fu_1168_p2;
    sc_signal< sc_lv<33> > ret_V_3_i_reg_1934;
    sc_signal< sc_lv<33> > ret_V_4_i_fu_1178_p2;
    sc_signal< sc_lv<33> > ret_V_4_i_reg_1939;
    sc_signal< sc_lv<33> > ret_V_5_i_fu_1188_p2;
    sc_signal< sc_lv<33> > ret_V_5_i_reg_1944;
    sc_signal< sc_lv<33> > ret_V_6_i_fu_1198_p2;
    sc_signal< sc_lv<33> > ret_V_6_i_reg_1949;
    sc_signal< sc_lv<33> > ret_V_7_i_fu_1208_p2;
    sc_signal< sc_lv<33> > ret_V_7_i_reg_1954;
    sc_signal< sc_lv<33> > ret_V_8_i_fu_1218_p2;
    sc_signal< sc_lv<33> > ret_V_8_i_reg_1959;
    sc_signal< sc_lv<33> > ret_V_i_30_fu_1228_p2;
    sc_signal< sc_lv<33> > ret_V_i_30_reg_1964;
    sc_signal< sc_lv<33> > ret_V_10_i_fu_1238_p2;
    sc_signal< sc_lv<33> > ret_V_10_i_reg_1969;
    sc_signal< sc_lv<33> > ret_V_11_i_fu_1248_p2;
    sc_signal< sc_lv<33> > ret_V_11_i_reg_1974;
    sc_signal< sc_lv<33> > ret_V_12_i_fu_1258_p2;
    sc_signal< sc_lv<33> > ret_V_12_i_reg_1979;
    sc_signal< sc_lv<33> > ret_V_13_i_fu_1268_p2;
    sc_signal< sc_lv<33> > ret_V_13_i_reg_1984;
    sc_signal< sc_lv<33> > ret_V_14_i_fu_1278_p2;
    sc_signal< sc_lv<33> > ret_V_14_i_reg_1989;
    sc_signal< sc_lv<33> > ret_V_15_i_fu_1288_p2;
    sc_signal< sc_lv<33> > ret_V_15_i_reg_1994;
    sc_signal< sc_lv<32> > phitmp_i_reg_1999;
    sc_signal< sc_lv<32> > phitmp_1_i_reg_2009;
    sc_signal< sc_lv<32> > phitmp_2_i_reg_2019;
    sc_signal< sc_lv<32> > phitmp_3_i_reg_2029;
    sc_signal< sc_lv<32> > phitmp_4_i_reg_2039;
    sc_signal< sc_lv<32> > phitmp_5_i_reg_2049;
    sc_signal< sc_lv<32> > phitmp_6_i_reg_2059;
    sc_signal< sc_lv<32> > phitmp_7_i_reg_2069;
    sc_signal< sc_lv<32> > phitmp_8_i_reg_2079;
    sc_signal< sc_lv<32> > phitmp_9_i_reg_2089;
    sc_signal< sc_lv<32> > phitmp_i_32_reg_2099;
    sc_signal< sc_lv<32> > phitmp_10_i_reg_2109;
    sc_signal< sc_lv<32> > phitmp_11_i_reg_2119;
    sc_signal< sc_lv<32> > phitmp_12_i_reg_2129;
    sc_signal< sc_lv<32> > phitmp_13_i_reg_2139;
    sc_signal< sc_lv<32> > phitmp_14_i_reg_2149;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<64> > tmp_29_i_fu_1319_p1;
    sc_signal< sc_lv<64> > tmp_29_1_i_fu_1345_p1;
    sc_signal< sc_lv<64> > tmp_29_2_i_fu_1371_p1;
    sc_signal< sc_lv<64> > tmp_29_3_i_fu_1397_p1;
    sc_signal< sc_lv<64> > tmp_29_4_i_fu_1423_p1;
    sc_signal< sc_lv<64> > tmp_29_5_i_fu_1449_p1;
    sc_signal< sc_lv<64> > tmp_29_6_i_fu_1475_p1;
    sc_signal< sc_lv<64> > tmp_29_7_i_fu_1501_p1;
    sc_signal< sc_lv<64> > tmp_29_8_i_fu_1527_p1;
    sc_signal< sc_lv<64> > tmp_29_9_i_fu_1553_p1;
    sc_signal< sc_lv<64> > tmp_29_i_33_fu_1579_p1;
    sc_signal< sc_lv<64> > tmp_29_10_i_fu_1605_p1;
    sc_signal< sc_lv<64> > tmp_29_11_i_fu_1631_p1;
    sc_signal< sc_lv<64> > tmp_29_12_i_fu_1657_p1;
    sc_signal< sc_lv<64> > tmp_29_13_i_fu_1683_p1;
    sc_signal< sc_lv<64> > tmp_29_14_i_fu_1709_p1;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > tmp_V_fu_594;
    sc_signal< sc_lv<32> > tmp_V_51_fu_598;
    sc_signal< sc_lv<36> > tmp_fu_1059_p3;
    sc_signal< sc_lv<38> > p_shl_fu_1051_p3;
    sc_signal< sc_lv<38> > p_shl2_fu_1067_p1;
    sc_signal< sc_lv<1> > tmp_i_fu_1088_p2;
    sc_signal< sc_lv<33> > lhs_V_i_fu_1134_p1;
    sc_signal< sc_lv<33> > rhs_V_fu_1130_p1;
    sc_signal< sc_lv<33> > lhs_V_i_29_fu_1144_p1;
    sc_signal< sc_lv<33> > lhs_V_2_i_fu_1154_p1;
    sc_signal< sc_lv<33> > lhs_V_3_i_fu_1164_p1;
    sc_signal< sc_lv<33> > lhs_V_4_i_fu_1174_p1;
    sc_signal< sc_lv<33> > lhs_V_5_i_fu_1184_p1;
    sc_signal< sc_lv<33> > lhs_V_6_i_fu_1194_p1;
    sc_signal< sc_lv<33> > lhs_V_7_i_fu_1204_p1;
    sc_signal< sc_lv<33> > lhs_V_8_i_fu_1214_p1;
    sc_signal< sc_lv<33> > lhs_V_9_i_fu_1224_p1;
    sc_signal< sc_lv<33> > lhs_V_10_i_fu_1234_p1;
    sc_signal< sc_lv<33> > lhs_V_11_i_fu_1244_p1;
    sc_signal< sc_lv<33> > lhs_V_12_i_fu_1254_p1;
    sc_signal< sc_lv<33> > lhs_V_13_i_fu_1264_p1;
    sc_signal< sc_lv<33> > lhs_V_14_i_fu_1274_p1;
    sc_signal< sc_lv<33> > lhs_V_15_i_fu_1284_p1;
    sc_signal< sc_lv<32> > ret_V_9_i_fu_1304_p0;
    sc_signal< sc_lv<33> > rhs_V_1_cast_i_fu_1294_p1;
    sc_signal< sc_lv<33> > ret_V_9_i_fu_1304_p2;
    sc_signal< sc_lv<10> > tmp_17_i_fu_1297_p3;
    sc_signal< sc_lv<32> > ret_V_9_1_i_fu_1324_p0;
    sc_signal< sc_lv<33> > ret_V_9_1_i_fu_1324_p2;
    sc_signal< sc_lv<10> > tmp_28_i_fu_1339_p2;
    sc_signal< sc_lv<32> > ret_V_9_2_i_fu_1350_p0;
    sc_signal< sc_lv<33> > ret_V_9_2_i_fu_1350_p2;
    sc_signal< sc_lv<10> > tmp_28_1_i_fu_1365_p2;
    sc_signal< sc_lv<32> > ret_V_9_3_i_fu_1376_p0;
    sc_signal< sc_lv<33> > ret_V_9_3_i_fu_1376_p2;
    sc_signal< sc_lv<10> > tmp_28_2_i_fu_1391_p2;
    sc_signal< sc_lv<32> > ret_V_9_4_i_fu_1402_p0;
    sc_signal< sc_lv<33> > ret_V_9_4_i_fu_1402_p2;
    sc_signal< sc_lv<10> > tmp_28_3_i_fu_1417_p2;
    sc_signal< sc_lv<32> > ret_V_9_5_i_fu_1428_p0;
    sc_signal< sc_lv<33> > ret_V_9_5_i_fu_1428_p2;
    sc_signal< sc_lv<10> > tmp_28_4_i_fu_1443_p2;
    sc_signal< sc_lv<32> > ret_V_9_6_i_fu_1454_p0;
    sc_signal< sc_lv<33> > ret_V_9_6_i_fu_1454_p2;
    sc_signal< sc_lv<10> > tmp_28_5_i_fu_1469_p2;
    sc_signal< sc_lv<32> > ret_V_9_7_i_fu_1480_p0;
    sc_signal< sc_lv<33> > ret_V_9_7_i_fu_1480_p2;
    sc_signal< sc_lv<10> > tmp_28_6_i_fu_1495_p2;
    sc_signal< sc_lv<32> > ret_V_9_8_i_fu_1506_p0;
    sc_signal< sc_lv<33> > ret_V_9_8_i_fu_1506_p2;
    sc_signal< sc_lv<10> > tmp_28_7_i_fu_1521_p2;
    sc_signal< sc_lv<32> > ret_V_9_9_i_fu_1532_p0;
    sc_signal< sc_lv<33> > ret_V_9_9_i_fu_1532_p2;
    sc_signal< sc_lv<10> > tmp_28_8_i_fu_1547_p2;
    sc_signal< sc_lv<32> > ret_V_9_i_31_fu_1558_p0;
    sc_signal< sc_lv<33> > ret_V_9_i_31_fu_1558_p2;
    sc_signal< sc_lv<10> > tmp_28_9_i_fu_1573_p2;
    sc_signal< sc_lv<32> > ret_V_9_10_i_fu_1584_p0;
    sc_signal< sc_lv<33> > ret_V_9_10_i_fu_1584_p2;
    sc_signal< sc_lv<10> > tmp_28_10_i_fu_1599_p2;
    sc_signal< sc_lv<32> > ret_V_9_11_i_fu_1610_p0;
    sc_signal< sc_lv<33> > ret_V_9_11_i_fu_1610_p2;
    sc_signal< sc_lv<10> > tmp_28_11_i_fu_1625_p2;
    sc_signal< sc_lv<32> > ret_V_9_12_i_fu_1636_p0;
    sc_signal< sc_lv<33> > ret_V_9_12_i_fu_1636_p2;
    sc_signal< sc_lv<10> > tmp_28_12_i_fu_1651_p2;
    sc_signal< sc_lv<32> > ret_V_9_13_i_fu_1662_p0;
    sc_signal< sc_lv<33> > ret_V_9_13_i_fu_1662_p2;
    sc_signal< sc_lv<10> > tmp_28_13_i_fu_1677_p2;
    sc_signal< sc_lv<32> > ret_V_9_14_i_fu_1688_p0;
    sc_signal< sc_lv<33> > ret_V_9_14_i_fu_1688_p2;
    sc_signal< sc_lv<10> > tmp_28_14_i_fu_1703_p2;
    sc_signal< sc_lv<32> > bias_load_cast_i_fu_1714_p1;
    sc_signal< sc_lv<32> > bias_load_1_cast_i_fu_1724_p1;
    sc_signal< sc_lv<32> > bias_load_2_cast_i_fu_1734_p1;
    sc_signal< sc_lv<32> > bias_load_3_cast_i_fu_1744_p1;
    sc_signal< sc_lv<32> > bias_load_4_cast_i_fu_1754_p1;
    sc_signal< sc_lv<32> > bias_load_5_cast_i_fu_1764_p1;
    sc_signal< sc_lv<32> > bias_load_6_cast_i_fu_1774_p1;
    sc_signal< sc_lv<32> > bias_load_7_cast_i_fu_1784_p1;
    sc_signal< sc_lv<32> > bias_load_8_cast_i_fu_1794_p1;
    sc_signal< sc_lv<32> > bias_load_9_cast_i_fu_1804_p1;
    sc_signal< sc_lv<32> > bias_load_10_cast_i_fu_1814_p1;
    sc_signal< sc_lv<32> > bias_load_11_cast_i_fu_1824_p1;
    sc_signal< sc_lv<32> > bias_load_12_cast_i_fu_1834_p1;
    sc_signal< sc_lv<32> > bias_load_13_cast_i_fu_1844_p1;
    sc_signal< sc_lv<32> > bias_load_14_cast_i_fu_1854_p1;
    sc_signal< sc_lv<32> > bias_load_15_cast_i_fu_1864_p1;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_fsm_state1;
    static const sc_lv<3> ap_ST_fsm_pp0_stage0;
    static const sc_lv<3> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<38> ap_const_lv38_1;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<10> ap_const_lv10_3;
    static const sc_lv<10> ap_const_lv10_4;
    static const sc_lv<10> ap_const_lv10_5;
    static const sc_lv<10> ap_const_lv10_6;
    static const sc_lv<10> ap_const_lv10_7;
    static const sc_lv<10> ap_const_lv10_8;
    static const sc_lv<10> ap_const_lv10_9;
    static const sc_lv<10> ap_const_lv10_A;
    static const sc_lv<10> ap_const_lv10_B;
    static const sc_lv<10> ap_const_lv10_C;
    static const sc_lv<10> ap_const_lv10_D;
    static const sc_lv<10> ap_const_lv10_E;
    static const sc_lv<10> ap_const_lv10_F;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_bias_address0();
    void thread_bias_address1();
    void thread_bias_address10();
    void thread_bias_address11();
    void thread_bias_address12();
    void thread_bias_address13();
    void thread_bias_address14();
    void thread_bias_address15();
    void thread_bias_address2();
    void thread_bias_address3();
    void thread_bias_address4();
    void thread_bias_address5();
    void thread_bias_address6();
    void thread_bias_address7();
    void thread_bias_address8();
    void thread_bias_address9();
    void thread_bias_ce0();
    void thread_bias_ce1();
    void thread_bias_ce10();
    void thread_bias_ce11();
    void thread_bias_ce12();
    void thread_bias_ce13();
    void thread_bias_ce14();
    void thread_bias_ce15();
    void thread_bias_ce2();
    void thread_bias_ce3();
    void thread_bias_ce4();
    void thread_bias_ce5();
    void thread_bias_ce6();
    void thread_bias_ce7();
    void thread_bias_ce8();
    void thread_bias_ce9();
    void thread_bias_load_10_cast_i_fu_1814_p1();
    void thread_bias_load_11_cast_i_fu_1824_p1();
    void thread_bias_load_12_cast_i_fu_1834_p1();
    void thread_bias_load_13_cast_i_fu_1844_p1();
    void thread_bias_load_14_cast_i_fu_1854_p1();
    void thread_bias_load_15_cast_i_fu_1864_p1();
    void thread_bias_load_1_cast_i_fu_1724_p1();
    void thread_bias_load_2_cast_i_fu_1734_p1();
    void thread_bias_load_3_cast_i_fu_1744_p1();
    void thread_bias_load_4_cast_i_fu_1754_p1();
    void thread_bias_load_5_cast_i_fu_1764_p1();
    void thread_bias_load_6_cast_i_fu_1774_p1();
    void thread_bias_load_7_cast_i_fu_1784_p1();
    void thread_bias_load_8_cast_i_fu_1794_p1();
    void thread_bias_load_9_cast_i_fu_1804_p1();
    void thread_bias_load_cast_i_fu_1714_p1();
    void thread_bound_fu_1071_p2();
    void thread_exitcond_flatten_fu_1077_p2();
    void thread_in_compute_y_V_V_0_blk_n();
    void thread_in_compute_y_V_V_0_read();
    void thread_in_compute_y_V_V_10_blk_n();
    void thread_in_compute_y_V_V_10_read();
    void thread_in_compute_y_V_V_11_blk_n();
    void thread_in_compute_y_V_V_11_read();
    void thread_in_compute_y_V_V_12_blk_n();
    void thread_in_compute_y_V_V_12_read();
    void thread_in_compute_y_V_V_13_blk_n();
    void thread_in_compute_y_V_V_13_read();
    void thread_in_compute_y_V_V_14_blk_n();
    void thread_in_compute_y_V_V_14_read();
    void thread_in_compute_y_V_V_15_blk_n();
    void thread_in_compute_y_V_V_15_read();
    void thread_in_compute_y_V_V_1_blk_n();
    void thread_in_compute_y_V_V_1_read();
    void thread_in_compute_y_V_V_2_blk_n();
    void thread_in_compute_y_V_V_2_read();
    void thread_in_compute_y_V_V_3_blk_n();
    void thread_in_compute_y_V_V_3_read();
    void thread_in_compute_y_V_V_4_blk_n();
    void thread_in_compute_y_V_V_4_read();
    void thread_in_compute_y_V_V_5_blk_n();
    void thread_in_compute_y_V_V_5_read();
    void thread_in_compute_y_V_V_6_blk_n();
    void thread_in_compute_y_V_V_6_read();
    void thread_in_compute_y_V_V_7_blk_n();
    void thread_in_compute_y_V_V_7_read();
    void thread_in_compute_y_V_V_8_blk_n();
    void thread_in_compute_y_V_V_8_read();
    void thread_in_compute_y_V_V_9_blk_n();
    void thread_in_compute_y_V_V_9_read();
    void thread_in_compute_y_factor_s_0_blk_n();
    void thread_in_compute_y_factor_s_0_read();
    void thread_in_write_V_V_0_blk_n();
    void thread_in_write_V_V_0_din();
    void thread_in_write_V_V_0_write();
    void thread_in_write_V_V_10_blk_n();
    void thread_in_write_V_V_10_din();
    void thread_in_write_V_V_10_write();
    void thread_in_write_V_V_11_blk_n();
    void thread_in_write_V_V_11_din();
    void thread_in_write_V_V_11_write();
    void thread_in_write_V_V_12_blk_n();
    void thread_in_write_V_V_12_din();
    void thread_in_write_V_V_12_write();
    void thread_in_write_V_V_13_blk_n();
    void thread_in_write_V_V_13_din();
    void thread_in_write_V_V_13_write();
    void thread_in_write_V_V_14_blk_n();
    void thread_in_write_V_V_14_din();
    void thread_in_write_V_V_14_write();
    void thread_in_write_V_V_15_blk_n();
    void thread_in_write_V_V_15_din();
    void thread_in_write_V_V_15_write();
    void thread_in_write_V_V_1_blk_n();
    void thread_in_write_V_V_1_din();
    void thread_in_write_V_V_1_write();
    void thread_in_write_V_V_2_blk_n();
    void thread_in_write_V_V_2_din();
    void thread_in_write_V_V_2_write();
    void thread_in_write_V_V_3_blk_n();
    void thread_in_write_V_V_3_din();
    void thread_in_write_V_V_3_write();
    void thread_in_write_V_V_4_blk_n();
    void thread_in_write_V_V_4_din();
    void thread_in_write_V_V_4_write();
    void thread_in_write_V_V_5_blk_n();
    void thread_in_write_V_V_5_din();
    void thread_in_write_V_V_5_write();
    void thread_in_write_V_V_6_blk_n();
    void thread_in_write_V_V_6_din();
    void thread_in_write_V_V_6_write();
    void thread_in_write_V_V_7_blk_n();
    void thread_in_write_V_V_7_din();
    void thread_in_write_V_V_7_write();
    void thread_in_write_V_V_8_blk_n();
    void thread_in_write_V_V_8_din();
    void thread_in_write_V_V_8_write();
    void thread_in_write_V_V_9_blk_n();
    void thread_in_write_V_V_9_din();
    void thread_in_write_V_V_9_write();
    void thread_indvar_flatten_next_fu_1082_p2();
    void thread_internal_ap_ready();
    void thread_j_fu_1108_p2();
    void thread_j_i_mid2_fu_1094_p3();
    void thread_lhs_V_10_i_fu_1234_p1();
    void thread_lhs_V_11_i_fu_1244_p1();
    void thread_lhs_V_12_i_fu_1254_p1();
    void thread_lhs_V_13_i_fu_1264_p1();
    void thread_lhs_V_14_i_fu_1274_p1();
    void thread_lhs_V_15_i_fu_1284_p1();
    void thread_lhs_V_2_i_fu_1154_p1();
    void thread_lhs_V_3_i_fu_1164_p1();
    void thread_lhs_V_4_i_fu_1174_p1();
    void thread_lhs_V_5_i_fu_1184_p1();
    void thread_lhs_V_6_i_fu_1194_p1();
    void thread_lhs_V_7_i_fu_1204_p1();
    void thread_lhs_V_8_i_fu_1214_p1();
    void thread_lhs_V_9_i_fu_1224_p1();
    void thread_lhs_V_i_29_fu_1144_p1();
    void thread_lhs_V_i_fu_1134_p1();
    void thread_mean_pipe2_V_V_blk_n();
    void thread_mean_pipe2_V_V_read();
    void thread_n_pipe3_V_V_blk_n();
    void thread_n_pipe3_V_V_read();
    void thread_n_pipe4_V_V_blk_n();
    void thread_n_pipe4_V_V_din();
    void thread_n_pipe4_V_V_write();
    void thread_p_shl2_fu_1067_p1();
    void thread_p_shl_fu_1051_p3();
    void thread_real_start();
    void thread_ret_V_10_i_fu_1238_p2();
    void thread_ret_V_11_i_fu_1248_p2();
    void thread_ret_V_12_i_fu_1258_p2();
    void thread_ret_V_13_i_fu_1268_p2();
    void thread_ret_V_14_i_fu_1278_p2();
    void thread_ret_V_15_i_fu_1288_p2();
    void thread_ret_V_1_i_fu_1148_p2();
    void thread_ret_V_2_i_fu_1158_p2();
    void thread_ret_V_3_i_fu_1168_p2();
    void thread_ret_V_4_i_fu_1178_p2();
    void thread_ret_V_5_i_fu_1188_p2();
    void thread_ret_V_6_i_fu_1198_p2();
    void thread_ret_V_7_i_fu_1208_p2();
    void thread_ret_V_8_i_fu_1218_p2();
    void thread_ret_V_9_10_i_fu_1584_p0();
    void thread_ret_V_9_10_i_fu_1584_p2();
    void thread_ret_V_9_11_i_fu_1610_p0();
    void thread_ret_V_9_11_i_fu_1610_p2();
    void thread_ret_V_9_12_i_fu_1636_p0();
    void thread_ret_V_9_12_i_fu_1636_p2();
    void thread_ret_V_9_13_i_fu_1662_p0();
    void thread_ret_V_9_13_i_fu_1662_p2();
    void thread_ret_V_9_14_i_fu_1688_p0();
    void thread_ret_V_9_14_i_fu_1688_p2();
    void thread_ret_V_9_1_i_fu_1324_p0();
    void thread_ret_V_9_1_i_fu_1324_p2();
    void thread_ret_V_9_2_i_fu_1350_p0();
    void thread_ret_V_9_2_i_fu_1350_p2();
    void thread_ret_V_9_3_i_fu_1376_p0();
    void thread_ret_V_9_3_i_fu_1376_p2();
    void thread_ret_V_9_4_i_fu_1402_p0();
    void thread_ret_V_9_4_i_fu_1402_p2();
    void thread_ret_V_9_5_i_fu_1428_p0();
    void thread_ret_V_9_5_i_fu_1428_p2();
    void thread_ret_V_9_6_i_fu_1454_p0();
    void thread_ret_V_9_6_i_fu_1454_p2();
    void thread_ret_V_9_7_i_fu_1480_p0();
    void thread_ret_V_9_7_i_fu_1480_p2();
    void thread_ret_V_9_8_i_fu_1506_p0();
    void thread_ret_V_9_8_i_fu_1506_p2();
    void thread_ret_V_9_9_i_fu_1532_p0();
    void thread_ret_V_9_9_i_fu_1532_p2();
    void thread_ret_V_9_i_31_fu_1558_p0();
    void thread_ret_V_9_i_31_fu_1558_p2();
    void thread_ret_V_9_i_fu_1304_p0();
    void thread_ret_V_9_i_fu_1304_p2();
    void thread_ret_V_i_30_fu_1228_p2();
    void thread_ret_V_i_fu_1138_p2();
    void thread_rhs_V_1_cast_i_fu_1294_p1();
    void thread_rhs_V_fu_1130_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_16_i_fu_1102_p2();
    void thread_tmp_17_i_fu_1297_p3();
    void thread_tmp_28_10_i_fu_1599_p2();
    void thread_tmp_28_11_i_fu_1625_p2();
    void thread_tmp_28_12_i_fu_1651_p2();
    void thread_tmp_28_13_i_fu_1677_p2();
    void thread_tmp_28_14_i_fu_1703_p2();
    void thread_tmp_28_1_i_fu_1365_p2();
    void thread_tmp_28_2_i_fu_1391_p2();
    void thread_tmp_28_3_i_fu_1417_p2();
    void thread_tmp_28_4_i_fu_1443_p2();
    void thread_tmp_28_5_i_fu_1469_p2();
    void thread_tmp_28_6_i_fu_1495_p2();
    void thread_tmp_28_7_i_fu_1521_p2();
    void thread_tmp_28_8_i_fu_1547_p2();
    void thread_tmp_28_9_i_fu_1573_p2();
    void thread_tmp_28_i_fu_1339_p2();
    void thread_tmp_29_10_i_fu_1605_p1();
    void thread_tmp_29_11_i_fu_1631_p1();
    void thread_tmp_29_12_i_fu_1657_p1();
    void thread_tmp_29_13_i_fu_1683_p1();
    void thread_tmp_29_14_i_fu_1709_p1();
    void thread_tmp_29_1_i_fu_1345_p1();
    void thread_tmp_29_2_i_fu_1371_p1();
    void thread_tmp_29_3_i_fu_1397_p1();
    void thread_tmp_29_4_i_fu_1423_p1();
    void thread_tmp_29_5_i_fu_1449_p1();
    void thread_tmp_29_6_i_fu_1475_p1();
    void thread_tmp_29_7_i_fu_1501_p1();
    void thread_tmp_29_8_i_fu_1527_p1();
    void thread_tmp_29_9_i_fu_1553_p1();
    void thread_tmp_29_i_33_fu_1579_p1();
    void thread_tmp_29_i_fu_1319_p1();
    void thread_tmp_fu_1059_p3();
    void thread_tmp_i_fu_1088_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
