/dts-v1/;
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
};
/ {
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   device_type = "cpu";
   compatible = "qemu32";
   reg = <0>;
  };
 };
 intc: ioapic@fec00000 {
  compatible = "intel,ioapic";
  reg = <0xfec00000 0x100000>;
  interrupt-controller;
  #interrupt-cells = <3>;
 };
 flash0: flash@1000 {
  compatible = "soc-nv-flash";
  reg = <0x00001000 ((4092) * 1024)>;
 };
 sram0: memory@400000 {
  device_type = "memory";
  compatible = "mmio-sram";
  reg = <0x00400000 ((8188) * 1024)>;
 };
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "simple-bus";
  ranges;
  uart0: uart@3f8 {
   compatible = "ns16550";
   reg = <0x000003f8 0x100>;
   label = "UART_0";
   clock-frequency = <1843200>;
   interrupts = <4 (0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
  uart1: uart@2f8 {
   compatible = "ns16550";
   reg = <0x000002f8 0x100>;
   label = "UART_1";
   clock-frequency = <1843200>;
   interrupts = <3 (0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "disabled";
  };
 };
};
/ {
 model = "QEMU X86";
 compatible = "intel,ia32";
 aliases {
  uart-0 = &uart0;
  uart-1 = &uart1;
 };
 chosen {
  zephyr,sram = &sram0;
  zephyr,flash = &flash0;
  zephyr,console = &uart0;
  zephyr,shell-uart = &uart0;
  zephyr,bt-uart = &uart1;
  zephyr,uart-pipe = &uart1;
  zephyr,bt-mon-uart = &uart1;
 };
 soc {
  eth0: eth@febc0000 {
   compatible = "intel,e1000";
   reg = <0xfebc0000 0x100>;
   label = "eth0";
   interrupts = <11 (0x00000000 | 0x00000000) 3>;
   interrupt-parent = <&intc>;
   status = "ok";
  };
 };
};
&uart0 {
 status = "ok";
 current-speed = <115200>;
};
&uart1 {
 status = "ok";
 current-speed = <115200>;
};
