# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../MEMORY_01_RAM_project.srcs/sources_1/imports/ram/ram.vhd" \
"../../../../MEMORY_01_RAM_project.srcs/sim_1/imports/ram/tb_ram.vhd" \

# Do not sort compile order
nosort
