SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE device xc6slx9
SET_PREFERENCE speedgrade -3
SET_PREFERENCE package tqg144
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/
SET_PREFERENCE workingdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory F:/Laurent/Documents/GitHub/VHDL_GUITAR_PEDAL/VHDL/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name tes
SET_CORE_NAME DDS Compiler
SET_CORE_VERSION 5.0
SET_CORE_VLNV xilinx.com:ip:dds_compiler:5.0
SET_CORE_CLASS com.xilinx.ip.dds_compiler_v5_0.dds_compiler_v5_0
SET_CORE_PATH F:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v5_0
SET_CORE_GUIPATH F:/Xilinx/14.7/ISE_DS/ISE/coregen/ip/xilinx/dsp/com/xilinx/ip/dds_compiler_v5_0/gui/dds_compiler_v5_0.tcl
SET_CORE_DATASHEET F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v5_0\doc\ds794_dds_compiler.pdf
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v5_0\doc\dds_compiler_v5_0_readme.txt><dds_compiler_v5_0_readme.txt>
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v5_0\doc\dds_compiler_v5_0_vinfo.html><dds_compiler_v5_0_vinfo.html>
ADD_CORE_DOCUMENT <F:\Xilinx\14.7\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\dds_compiler_v5_0\doc\ds794_dds_compiler.pdf><ds794_dds_compiler.pdf>
