$date
	Tue Nov 04 22:16:25 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module L10A3_tb $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module L10A3_ins $end
$var wire 4 % A [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 4 & Y [3:0] $end
$var reg 2 ' counter [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 '
b0 &
b0 %
1$
0#
b0 "
b0 !
$end
#2
b1 '
b10 !
b10 &
b1101 "
b1101 %
0$
1#
#4
0#
#6
b10 '
b1011 !
b1011 &
1#
#8
0#
#10
b11 '
b111 !
b111 &
1#
#12
0#
#14
b0 '
b1110 !
b1110 &
1#
#16
0#
#18
b1 '
b10 !
b10 &
1#
#20
0#
#22
b10 '
b1011 !
b1011 &
1#
#24
0#
#26
b11 '
b111 !
b111 &
1#
#28
0#
#30
b0 '
b1110 !
b1110 &
1#
#32
0#
#34
b1 '
b10 !
b10 &
1#
#36
0#
#38
b10 '
b1011 !
b1011 &
1#
#40
0#
#42
b11 '
b111 !
b111 &
1#
