[
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_f.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_f.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& \\~m_pwrite\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 5 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_f.*",
     "line_pat" : "\\= m_penable \\& m_psel \\& \\(addr_no_hit ",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment" : "APB psel does not go low while penable is asserted.",
     "file_pat" : "apb_csr_f.*",
     "line_pat" : "\\= m_penable \\& m_psel\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {APB psel does not go low while penable is asserted.}"
    },
    {"comment"  : "pma sequence does not allow case where qREQ is de-asserted, them immediately asserted.",
     "file_pat" : "pma_slave_",
     "instances" : ["/tb_top/dut/dmi_unit/dmi_pma"],
     "line_pat" : "next_state \\= ACTIVE_STATE\\;",
     "exclusion" : "coverage exclude -scope {%instance%} -line %line% -comment {pma sequence does not allow case where qREQ is de-asserted, them immediately asserted.}"
    },
    {"comment"  : "remove dup unit from coverage reports",
     "file_pat" : "dmi_unit_",
     "instances" : ["/tb_top/dut/dup_unit"],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {remove dup unit from coverage reports}"
    },
    {"comment" : "CCP FSM transition not possible, should have been caught by coverCheck.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st1 -> st0} -comment {CCP FSM transition not possible, should have been caught by coverCheck.}"
    },
    {"comment" : "CCP FSM transition not possible, should have been caught by coverCheck.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st2 -> st0} -comment {CCP FSM transition not possible, should have been caught by coverCheck.}"
    },
    {"comment" : "CCP FSM transition re-init from maint op, covered in config5.",
     "file_pat" : "ccp_em_mem_v3_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_data_mem0",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem1",
         "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/mem/u_tag_mem0"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -ftrans state {st2 -> st1} -comment {CCP FSM transition re-init from maint op, covered in config5.}"
    },
    {"comment" : "test_en is not asserted in functional testing. Not tested on ncore.",
     "file_pat" : "cg_prim.*",
     "line_pat" : "assign int_en = test_se \\| en\\;",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 2 -comment {test_en is not asserted in functional testing. Not tested on ncore.}"
    },
     {"comment" : "Mrd req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight,Entries from 43 to 255 are not covered.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/vlate_resp_alloc_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {Mrd req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight,Entries from 43 to 255 are not covered.}"
    },
    {"comment" : "Waiving all FFs from 38 to 256",
     "file_pat" : "dffre",
     "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_38_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_39_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_40_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_41_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_42_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_43_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_44_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_45_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_46_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_47_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_48_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_49_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_50_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_51_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_52_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_53_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_54_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_55_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_56_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_57_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_58_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_59_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_60_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_61_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_62_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_63_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_64_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_65_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_66_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_67_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_68_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_69_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_70_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_71_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_72_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_73_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_74_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_75_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_76_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_77_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_78_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_79_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_80_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_81_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_82_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_83_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_84_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_85_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_86_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_87_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_88_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_89_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_90_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_91_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_92_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_93_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_94_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_95_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_96_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_97_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_98_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_99_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_100_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_101_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_102_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_103_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_104_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_105_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_106_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_107_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_108_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_109_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_110_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_111_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_112_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_113_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_114_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_115_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_116_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_117_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_118_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_119_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_120_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_121_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_122_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_123_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_124_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_125_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_126_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_127_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_128_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_129_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_130_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_131_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_132_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_133_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_134_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_135_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_136_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_137_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_138_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_139_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_140_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_141_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_142_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_143_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_144_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_145_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_146_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_147_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_148_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_149_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_150_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_151_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_152_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_153_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_154_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_155_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_156_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_157_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_158_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_159_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_160_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_161_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_162_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_163_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_164_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_165_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_166_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_167_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_168_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_169_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_170_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_171_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_172_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_173_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_174_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_175_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_176_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_177_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_178_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_179_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_180_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_181_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_182_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_183_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_184_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_185_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_186_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_187_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_188_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_189_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_190_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_191_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_192_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_193_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_194_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_195_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_196_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_197_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_198_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_199_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_200_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_201_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_202_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_203_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_204_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_205_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_206_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_207_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_208_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_209_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_210_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_211_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_212_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_213_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_214_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_215_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_216_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_217_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_218_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_219_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_220_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_221_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_222_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_223_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_224_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_225_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_226_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_227_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_228_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_229_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_230_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_231_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_232_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_233_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_234_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_235_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_236_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_237_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_238_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_239_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_240_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_241_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_242_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_243_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_244_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_245_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_246_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_247_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_248_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_249_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_250_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_251_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_252_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_253_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_254_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/msg_info_255_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_38_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_39_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_40_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_41_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_42_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_43_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_44_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_45_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_46_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_47_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_48_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_49_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_50_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_51_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_52_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_53_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_54_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_55_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_56_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_57_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_58_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_59_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_60_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_61_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_62_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_63_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_64_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_65_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_66_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_67_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_68_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_69_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_70_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_71_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_72_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_73_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_74_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_75_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_76_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_77_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_78_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_79_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_80_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_81_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_82_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_83_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_84_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_85_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_86_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_87_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_88_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_89_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_90_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_91_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_92_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_93_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_94_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_95_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_96_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_97_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_98_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_99_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_100_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_101_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_102_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_103_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_104_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_105_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_106_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_107_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_108_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_109_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_110_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_111_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_112_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_113_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_114_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_115_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_116_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_117_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_118_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_119_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_120_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_121_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_122_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_123_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_124_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_125_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_126_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_127_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_128_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_129_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_130_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_131_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_132_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_133_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_134_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_135_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_136_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_137_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_138_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_139_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_140_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_141_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_142_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_143_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_144_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_145_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_146_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_147_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_148_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_149_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_150_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_151_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_152_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_153_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_154_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_155_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_156_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_157_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_158_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_159_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_160_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_161_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_162_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_163_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_164_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_165_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_166_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_167_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_168_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_169_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_170_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_171_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_172_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_173_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_174_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_175_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_176_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_177_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_178_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_179_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_180_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_181_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_182_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_183_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_184_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_185_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_186_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_187_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_188_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_189_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_190_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_191_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_192_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_193_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_194_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_195_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_196_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_197_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_198_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_199_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_200_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_201_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_202_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_203_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_204_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_205_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_206_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_207_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_208_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_209_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_210_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_211_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_212_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_213_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_214_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_215_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_216_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_217_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_218_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_219_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_220_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_221_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_222_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_223_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_224_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_225_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_226_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_227_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_228_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_229_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_230_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_231_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_232_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_233_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_234_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_235_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_236_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_237_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_238_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_239_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_240_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_241_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_242_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_243_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_244_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_245_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_246_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_247_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_248_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_249_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_250_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_251_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_252_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_253_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_254_dffre",
	"/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux/index_255_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {Flops not being covered}"
    },

    {"comment" : "STR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {STR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight.}"
    },
    {"comment" : "DTR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight,Entries from 100 to 256 are not covered.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_req_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {DTR req FLM selects IDs based on find first, thus not reach upper IDs since related to nNcCmdInFlight,Entries from 100 to 256 are not covered.}"
    },
    {"comment" : "PMON monitor excluded in this config, fully covered in <config>.",
     "file_pat" : "ncr_pmon_*.*",
     "instances": [
         "/tb_top/dut/dmi_unit/u_ncr_pmon"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {PMON monitor excluded in this config, fully covered in <config>.}"
    },
    {"comment" : "test_en is not asserted in functional testing. Not tested on ncore.",
     "file_pat" : "checker_delay_.*",
     "instances": ["/tb_top/dut/delay_unit"],
     "line_pat" : "assign reset_n_delay \\= \\(test_en\\)",
     "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4 -comment {test_en is not asserted in functional testing. Not tested on ncore.}"
    },
     {"file_pat" : "dmi_protocol_control",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control"
    ],
    "line_pat" : "is_cmdcacheop *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 8 10",
    "comment" : "DMI doesn't receive those messages"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2",
    "comment" : "Hard to hit"
    }, 
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "assign highest_pri_req_vec\\[1[4-5]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% ",
    "comment" : "Hard to hit"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "assign req_entry_en1[4-5]",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "Hard to hit"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "assign req_entry_en15",
    "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3",
    "comment" : "already covered in the others"
    }, 
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "assign req_entry_pri_en1[4-5]",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "Hard to hit"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "assign req_entry_pri_en15",
    "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3",
    "comment" : "Hard to hit"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer"
    ],
    "line_pat" : "alloc_en *= req_in",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have req_in_ready = 0 while req_in_valid = 1"
    },
    {"file_pat" : "age_link",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/age_link"
    ],
    "line_pat" : "assign alloc_id_cam\\[1[4-5]\\] \\= ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4-6",
    "comment" : "hard to hit full"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "DV confirmed that it's hard to hit with this configuration"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_cmd_resp_buffer/fifo"
    ],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready can't be 0 when push_valid = 1"
    },
    {"file_pat" : "fifo",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_fifo"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "hard to hit"
    },
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2",
    "comment" : "Hard to hit"
    }, 
    {"file_pat" : "pri_age_buffer_arbiter",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_skid_buffer"
    ],
    "line_pat" : "alloc_en *= req_in",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have req_in_ready = 0 while req_in_valid = 1"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "valid_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "valid_clr *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 3",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    }, 
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "vlate_valid_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3-5",
    "comment" : "Not possible to have vlate_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_offset" : 2,
    "line_pat" : "always",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 7",
    "comment" : "Not possible to have dtr_resp_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "late_ready *=~",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_mux"
    ],
    "line_pat" : "dtr_resp_ready *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1-3",
    "comment" : "Not possible to have vlate_ready = 0"
    },
     {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "Hard to hit in config4"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/mrd_resp_buffer/fifo"
    ],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready can't be 0 when push_valid = 1"
    },
     {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "need_early_resp *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "not possible to have vz = 0 while late=1"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "vlate_ready = 0 is waived"
    }, 
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "rmsg_ready &",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 5",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "valid_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "valid_clr *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 3",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "== dtr_resp_r_message_id",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 7",
    "comment" : "dtr_resp_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "vlate_valid_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3-5",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_write_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux"
    ],
    "line_pat" : "dtr_resp_ready *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1-3",
    "comment" : "vlate_ready = 0 is waived"
    },
     {"file_pat" : "fifo",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtw_resp_mux/dtw_resp_fifo"
    ],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready can't be 0 when push_valid = 1"
    },
    {"file_pat" : "dmi_flm",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm"
    ],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },
     {"file_pat" : "dep_link",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/age_link"
    ],
    "line_pat" : "endmodule",
    "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {other entries are covered}"
    },

    {"comment" : "RB FLM selects IDs based on find first, thus not reach upper IDs.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/rb_use_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {Entries from 86 to 159 are not covered while 0 to 47 are covered}"
    },
     {"comment" : "entries 14-15 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/req_entry14_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 14-15 are not covered}"
    },
    {"comment" : "entries 14-15 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/req_entry15_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 14-15 are not covered}"
    },
    {"comment" : "entries 14-15 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/req_entry_pri_vec14_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 14-15 are not covered}"
    },
    {"comment" : "entries 14-15 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_skid_buffer/req_entry_pri_vec15_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 14-15 are not covered}"
    },
         {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_17_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_17_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_18_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_18_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_19_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_19_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_20_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_20_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_21_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_21_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_22_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_22_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_addr_23_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_ns_23_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_17_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_17_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_18_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_18_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_19_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_19_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_20_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_20_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_21_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_21_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_22_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_22_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_23_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
     {"comment" : "entries 17-23 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_buffer_size_23_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 17-23 are not covered}"
    },
    {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_34_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_35_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_36_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_37_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_38_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_39_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_40_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_41_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_42_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_43_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_44_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_45_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_46_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },
     {"comment" : "entries 34-47 are not covered",
     "file_pat" : "dffre",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/data_buffer_47_dffre"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {entries 34-47 are not covered}"
    },


    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux"
    ],
    "line_pat" : "early_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "vlate_ready = 0 is waived"
    },
    {"file_pat" : "dmi_read_resp",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/cmd_resp_mux"
    ],
    "line_pat" : "late_ready *=~",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 3",
    "comment" : "Not possible to have rmsg_ready = 0"
    },
     {"file_pat" : "dmi_flm",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/str_req_flm"
    ],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },
    {"file_pat" : "dmi_flm",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm"
    ],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },

    {"file_pat" : "dmi_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer"
    ],
    "line_pat" : "active *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "acitve can't be 0 when dtw_pop_valid = 1"
    },
    {"file_pat" : "dmi_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/c_write_buffer"
    ],
    "line_pat" : "rb_id_error *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2",
    "comment" : "can't be greater than 48"
    },
    {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "active *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "data_valid = 1 while rb_id_valid = 0 not possible"
    }, 
    {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign dep_vec_en\\[1[7-9]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4",
    "comment" : "other entries are already covered"
    },
     {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign dep_vec_en\\[2[0-3]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4",
    "comment" : "other entries are already covered"
    },
     {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign dep_vec_en\\[1[7-9]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4",
    "comment" : "other entries are already covered"
    },
    {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign cam_match_vec\\[1[7-9]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4",
    "comment" : "other entries are already covered"
    },
     {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign cam_match_vec\\[2[0-3]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4",
    "comment" : "other entries are already covered"
    },
    {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign cam_match_vec_pmon\\[1[7-9]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-6",
    "comment" : "other entries are already covered"
    },
     {"file_pat" : "dmi_nc_write_buffer",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer"
    ],
    "line_pat" : "assign cam_match_vec_pmon\\[2[0-3]\\] \\=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-6",
    "comment" : "other entries are already covered"
    },
    {"file_pat" : "dep_link",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_order_link"
    ],
    "line_pat" : "assign alloc_id_cam\\[1[7-9]\\] \\= ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "other ids are covered"
    },
     {"file_pat" : "dep_link",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_write_buffer/rb_id_order_link"
    ],
    "line_pat" : "assign alloc_id_cam\\[2[0-3]\\] \\= ",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "other ids are covered"
    },
     {"comment" : "RB FLM selects IDs based on find first, thus not reach upper IDs.",
     "file_pat" : "arb_spri",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_protocol_control/nc_rb_id_flm/flm_alloc_find_first"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {Entries from 17 to 23 are not covered}"
    },
    {"file_pat" : "fifo",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo"
    ],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready = 0 while push_valid = 1 not possible"
    },
    {"file_pat" : "fifo",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/wdata_sel_fifo"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "push_ready = 0 while push_valid = 1 not possible"
    },
     {"file_pat" : "dmi_flm",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_req_flm"
    ],
    "line_pat" : "alloc_valid *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1",
    "comment" : "other flm instancfes are covered"
    },
     {"file_pat" : "dmi_drb_entry",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0"
    ],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1"
    ],
    "line_pat" : "last_beat_written_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6",
    "comment" : "last_beat_rd_q = 1 waived"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry0"
    ],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
    {"file_pat" : "dmi_drb_entry",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_drb/drb_entry1"
    ],
    "line_pat" : "last_beat_read_d *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "simultaneous 1 in rd_last_beat and write_last_beat not possible"
    },
    {"comment" : "trace_capture is covered fully in config4.",
     "file_pat" : "trace_capture.*",
     "instances": [
         "/tb_top/dut/trace_capture"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {trace_capture is covered fully in config4.}"
    },
    {"comment" : "SMI rx fifos apply backpressure, hard DV case to hit. concerto mux coverage merged.",
     "file_pat" : "fifo_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx2_fifo/fifo",
         "/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx1_fifo/fifo",
         "/tb_top/dut/dmi_unit/dmi_concerto_mux/smi_rx0_fifo/fifo"
     ],
     "line_pat" : "endmodule",
     "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {SMI rx fifos apply backpressure, hard DV case to hit. concerto mux coverage merged.}"
    },
    {"comment" : "Possible tool issue not reporting line hit; seen hit in config8.",
     "file_pat" : "fifo_bundle_.*",
     "instances": [
         "/tb_top/dut/dmi_unit/dmi_transaction_control/dmi_merge_engine/merge_result_fifo"
     ],
     "line_pat" : "assign push_pl \\= \\{",
     "exclusion" : "coverage exclude -scope {%instance%} -line %line% -comment {Possible tool issue not reporting line hit; seen hit in config8.}"
    },
    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*is_atomic =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file%  -line %line% -comment {No atomic in config6}"
    },
    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s* is_read =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 14 -comment {No atomics in config6}"
    },
    {"comment" : "WNDATA request are dropped in the protocole controle block",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s* is_write =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 -comment {WNDATA dropped in protocole controle block}"
    },
    {"comment" : "No hints in the sytem",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s* is_hint =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {No hints in the sytem}"
    },
    {"comment" : "No hints in the sytem",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*is_cacheop =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6 -comment {No hints in the sytem}"
    },
    {"comment" : "No hints in the sytem",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*is_dtwmergemrd =\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 6 -comment {No hints in the sytem}"
    },
    {"comment" : "No correctable errors are possible in config6 (parity protected)",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_hold_valid_d\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file%  -line %line% -comment {No correctable errors are possible in config6 (parity protected)}"
    },
    {"comment" : "No correctable errors are possible in config6 (parity protected)",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_d\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {No correctable errors are possible in config6 (parity protected)}"
    },
    {"comment" : "No correctable errors are possible in config6 (parity protected)",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_lookup_en_d\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {No correctable errors are possible in config6 (parity protected)}"
    },
    {"comment" : "No correctable errors are possible in config6 (parity protected)",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign set_p2_valid\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 8 -comment {No correctable errors are possible in config6 (parity protected)}"
    }, 
    {"comment" : "No hint request impemented in teh system (but implemented in dmi)",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_conflict\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 30 -comment {No hint request impemented in teh system (but implemented in dmi)}"
    },
    {"comment" : "No hint request impemented in teh system (but implemented in dmi) and no correctable error in config6",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_to_replay\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 4-8 10 -comment {No hint request impemented in teh system (but implemented in dmi) and no correctable error in config6}"
    },
    {"comment" : "no atomics in config6",
        "file_pat" : "dmi_cache_pipe*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p2_atm_error\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 1-4 6-10 -comment {No hint request impemented in teh system (but implemented in dmi) and no correctable error in config6}"
    },
    {"comment" : "no atomics in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p2_atm_error\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 1-4 6-10 -comment {no atomics in config6}"
    },
    {"comment" : "No hint request impemented in teh system (but implemented in dmi)",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign dmi_p2_kill_ac\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 3-4 6-10 -comment {No hint request impemented in teh system (but implemented in dmi)}"
    },
    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_is_wr\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 4 -comment {No atomics in config6}"
    },
    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p\\d+_atomic\\s*",
        "exclusion" : "coverage exclude  -scope {%instance%} -src %file% -fecexprrow %line% 2-4 -comment {No atomics in config6}"
    },
    {"comment" : "No hint request impemented in teh system (but implemented in dmi)",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p\\d+_is_hn\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2-4 -comment {No hint request impemented in teh system (but implemented in dmi)}"
    },
    {"comment" : "No hint request impemented in teh system (but implemented in dmi)",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p2_pref\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6 -comment {No hint request impemented in teh system (but implemented in dmi)}"
    },
    {"comment" : "No hint request impemented in teh system (but implemented in dmi)",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign missq_pref\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6 -comment {No hint request impemented in teh system (but implemented in dmi)}"
    },
    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign wr_op_push_valid\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 6 -comment {No atomics in config 6}"
    },

    {"comment" : "No atomics in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign pipe_scratch_op_write_data\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 -comment {No atomics in config 6}"
    },
    {"comment" : "is_read includes already is_dtwmrgmrd",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign pipe_scratch_op_read_data\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 -comment {is_read includes already is_dtwmrgmrd}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_ways_busy_d\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {no correctable error in config6}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "dmi_cache_pipe.*",
        "instances": [
            "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe",
            "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "\\s*assign ccp_p1_stale_way_d\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {no correctable error in config6}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*assign tag_mem\\d+_address\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 2 -comment {no correctable error in config6}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*memory_correct_write_en\\d+\\s*=",
        "exclusion" : "coverage exclude -src %file% -line %line% -code e -scope {%instance%} -comment {no correctable error in config6}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*assign tag_mem\\d+_write_en_mask_vec\\[\\d+\\]\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4 -comment {no correctable error in config6}"
    },
    {"comment" : "no correctable errors in config6",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*assign encode\\d+__data_in\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -code b -item 1 -line %line% -comment {no correctable error in config6}"
    },
    {"comment" : "default case",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*default maintop_read_data\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {default case}"
    },
    {"comment" : "no correctable error for parity",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*sav_IDLE_ECC_ERR_DET_COR \\:\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {no correctable error for parity}"
    },
    {"comment" : "no correctable error for parity",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*sav_ECC_ERR_DET_COR_IDLE \\:\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -line %line% -comment {no correctable error for parity}"
    },
    {"comment" : "no correctable error for parity",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*assign sav_ECC_ERR_DET_COR_IDLE\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 -comment {no correctable error for parity}"
    },
    {"comment" : "no correctable error for parity",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*if\\s*\\(mem_read_en \\| \\(sav_state\\=\\=sav_ECC_ERR_DET_COR\\)\\s*",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 4 6 -comment {no correctable error for parity}"
    },
    {"comment" : "does not implement ready valid rams",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*assign ready_out\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1 3 -comment {does not implement ready valid rams}"
    },
    {"comment" : "no correctable error for parity",
        "file_pat" : "ccp_tag_mem.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem",
           "/tb_top/dut/dup_unit/dmi_resource_control/dmi_cache_wrap/dmi_ccp/u_ccp/u_tagpipe/tag_mem"
        ],
        "line_pat" : "\\s*memory_write_cycle\\s*=",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 -comment {no correctable error for parity}"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo"
    ],
    "line_pat" : "full *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 2 4",
    "comment" : "hard to hit"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo"
    ],
    "line_pat" : "do_write *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1 5",
    "comment" : "hard to hit"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo"
    ],
    "line_pat" : "hoq_write_case_1 *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 1 2 4 6",
    "comment" : "covered in other instances"
    },
    {"file_pat" : "fifo_bundle",
    "instances": [
        "/tb_top/dut/dmi_unit/dmi_protocol_control/dtr_rsp_match_fifo/fifo"
    ],
    "line_pat" : "hoq_en *=",
    "exclusion" : "coverage exclude -scope {%instance%} -src %file% -fecexprrow %line% 4",
    "comment" : "covered in other instances"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "cmd_req_valid & cmd_req_ready",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "mrd_req_valid & mrd_req_ready",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "rbr_req_valid & rbr_req_ready",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "dtr_rsp_valid & dtr_rsp_ready",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "& dtw_req_valid & dtw_req_ready",
     "exclusion" : "coverage exclude -src %file% -feccondrow %line% 5 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "assign rbr_req_vldrdy",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 3 -comment {safe to waive ready = 0}"
    },
    {"comment" : "safe to waive ready = 0",
     "file_pat" : "dmi_protocol_control",
     "line_pat" : "assign dtr_rsp_ready",
     "exclusion" : "coverage exclude -src %file% -fecexprrow %line% 1 3 4 -comment {safe to waive ready = 0}"
    },
    {"comment" : "rtt_cam_bus=0 is not possible unless for atomics OR hard to hit case where flushDirty hits.",
        "file_pat" : "dmi_cache_pipe_.*",
        "instances": [
           "/tb_top/dut/dmi_unit/dmi_resource_control/dmi_cache_wrap/cache_pipe"
        ],
        "line_pat" : "rtt_cam_match\\[[0-9]+\\] \\& rtt_cam_bus\\[[0-9]+\\] \\? ",
        "exclusion" : "coverage exclude -scope {%instance%} -src %file% -feccondrow %line% 2-4 -comment {rtt_cam_bus=0 is not possible unless for atomics OR hard to hit case where flushDirty hits.}"
    },
    {"comment" : "De-alloc/search Match occurs in other entries & WTT. Entries 4,7,8",
     "file_pat" : "dmi_id_tracker.*",
     "instances": ["/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/dmi_tt_id_tracker"],
     "line_pat" : "assign allocIdCAM\\[[4,7,8]\\].*\\=.*\\(entryId",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4 6 -comment {De-alloc/search Match occurs in other entries & WTT. Entries 4,7,8}"
    },
    {"comment" : "De-alloc/search Match occurs in other entries & WTT. Entries 10-63",
     "file_pat" : "dmi_id_tracker.*",
     "instances": ["/tb_top/dut/dmi_unit/dmi_transaction_control/rtt/dmi_tt_id_tracker"],
     "line_pat" : "assign allocIdCAM\\[[1-9][0-9]\\].*\\=.*\\(entryId",
     "exclusion" : "coverage exclude -scope {%instance%} -fecexprrow %line% 4 6 -comment {De-alloc/search Match occurs in other entries & WTT. Entries 10-63}"
    },
    {"comment" : "WTT timeouts use find_first to service multiple timeouts. All entries covered in other instances of multiple configs/modules.",
        "file_pat" : "logic_tree",
        "instances": [
         "/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/u_timeout_overflow_or"
        ],
        "line_pat" : "endmodule",
        "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {WTT timeouts use find_first to service multiple timeouts. All entries covered in other instances of multiple configs/modules.}"
    },
    {"comment" : "WTT timeouts use find_first to service multiple timeouts. Design coverage goals are met by this module.",
        "file_pat" : "arb_spri_.*",
        "instances": [
         "/tb_top/dut/dmi_unit/dmi_transaction_control/wtt/timeout_find_first"
        ],
        "line_pat" : "endmodule",
        "exclusion" : "coverage exclude -scope {%instance%} -recursive -comment {WTT timeouts use find_first to service multiple timeouts. Design coverage goals are met by this module.}"
    }

]
