#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  2 19:55:06 2019
# Process ID: 19728
# Current directory: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24468 D:\Github\FPGA\2019_FPGA_Design_Group_7\Lab02\RGB_LED\RGB_LED.xpr
# Log file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED/vivado.log
# Journal file: D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED/RGB_LED.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA/RGB_LED' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED.v', nor could it be found using path 'D:/FPGA/RGB_LED.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED_ooc.xdc', nor could it be found using path 'D:/FPGA/RGB_LED_ooc.xdc'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Github/FPGA/2019_FPGA_Design_Group_7/Lab02/RGB_LED'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/software/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 664.289 ; gain = 87.777
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 19:58:21 2019...
