

================================================================
== Vivado HLS Report for 'duplicateMat_2_Loop_s'
================================================================
* Date:           Wed Mar 18 11:35:16 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max    |  min |   max  |   Type  |
    +---------+---------+----------+-----------+------+--------+---------+
    |     2881|   923761| 0.144 ms | 46.188 ms |  2881|  923761|   none  |
    +---------+---------+----------+-----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                      |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |       Instance       |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +----------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |tmp_V_read765_fu_105  |read765  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +----------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- Read_yuyv_Loop     |     2880|   923760| 4 ~ 1283 |          -|          -|       720|    no    |
        | + Read_yuyv_Loop.1  |        1|     1280|         2|          1|          1| 1 ~ 1280 |    yes   |
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     67|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    123|    -|
|Register         |        -|      -|      53|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      54|    201|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+---------+---------+-------+---+----+-----+
    |       Instance       |  Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +----------------------+---------+---------+-------+---+----+-----+
    |tmp_V_read765_fu_105  |read765  |        0|      0|  1|  11|    0|
    +----------------------+---------+---------+-------+---+----+-----+
    |Total                 |         |        0|      0|  1|  11|    0|
    +----------------------+---------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_118_p2                                    |     +    |      0|  0|  14|          10|           1|
    |j_fu_133_p2                                    |     +    |      0|  0|  13|          11|           1|
    |ap_block_pp0_stage0_01001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp29       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1_ignore_call3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln91_fu_112_p2                            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln94_fu_128_p2                            |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  67|          51|          32|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  27|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |i_0_i_i_reg_83                  |   9|          2|   10|         20|
    |j_0_i_i_reg_94                  |   9|          2|   11|         22|
    |p_src_cols_load6_loc_blk_n      |   9|          2|    1|          2|
    |p_src_cols_load6_loc_out_blk_n  |   9|          2|    1|          2|
    |p_src_data_V_blk_n              |   9|          2|    1|          2|
    |p_src_data_V_read               |   9|          2|    1|          2|
    |real_start                      |   9|          2|    1|          2|
    |src_V_V_blk_n                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 123|         26|   30|         64|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   4|   0|    4|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |i_0_i_i_reg_83                     |  10|   0|   10|          0|
    |i_reg_148                          |  10|   0|   10|          0|
    |icmp_ln94_reg_153                  |   1|   0|    1|          0|
    |j_0_i_i_reg_94                     |  11|   0|   11|          0|
    |p_src_cols_load6_loc_s_reg_139     |  12|   0|   12|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp_V_read765_fu_105_ap_start_reg  |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  53|   0|   53|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+---------------------------------+-----+-----+------------+--------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|start_full_n                     |  in |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_done                          | out |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_continue                      |  in |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|start_out                        | out |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|start_write                      | out |    1| ap_ctrl_hs |   duplicateMat_2_Loop_   | return value |
|p_src_cols_load6_loc_dout        |  in |   12|   ap_fifo  |   p_src_cols_load6_loc   |    pointer   |
|p_src_cols_load6_loc_empty_n     |  in |    1|   ap_fifo  |   p_src_cols_load6_loc   |    pointer   |
|p_src_cols_load6_loc_read        | out |    1|   ap_fifo  |   p_src_cols_load6_loc   |    pointer   |
|p_src_data_V_dout                |  in |   24|   ap_fifo  |       p_src_data_V       |    pointer   |
|p_src_data_V_empty_n             |  in |    1|   ap_fifo  |       p_src_data_V       |    pointer   |
|p_src_data_V_read                | out |    1|   ap_fifo  |       p_src_data_V       |    pointer   |
|src_V_V_din                      | out |   24|   ap_fifo  |          src_V_V         |    pointer   |
|src_V_V_full_n                   |  in |    1|   ap_fifo  |          src_V_V         |    pointer   |
|src_V_V_write                    | out |    1|   ap_fifo  |          src_V_V         |    pointer   |
|p_src_cols_load6_loc_out_din     | out |   12|   ap_fifo  | p_src_cols_load6_loc_out |    pointer   |
|p_src_cols_load6_loc_out_full_n  |  in |    1|   ap_fifo  | p_src_cols_load6_loc_out |    pointer   |
|p_src_cols_load6_loc_out_write   | out |    1|   ap_fifo  | p_src_cols_load6_loc_out |    pointer   |
+---------------------------------+-----+-----+------------+--------------------------+--------------+

