#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed Jul 30 15:39:09 2025
# Process ID         : 1708
# Current directory  : C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.runs/synth_1
# Command line       : vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file           : C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.runs/synth_1/top.vds
# Journal file       : C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.runs/synth_1\vivado.jou
# Running On         : LAPTOP-C6J8EKUI
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i7-10875H CPU @ 2.30GHz
# CPU Frequency      : 2304 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 16953 MB
# Swap memory        : 12348 MB
# Total Virtual      : 29301 MB
# Available Virtual  : 10452 MB
#-----------------------------------------------------------
source top.tcl -notrace
create_project: Time (s): cpu = 00:00:23 ; elapsed = 00:01:24 . Memory (MB): peak = 583.586 ; gain = 270.918
Command: read_checkpoint -auto_incremental -incremental {C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/utils_1/imports/synth_1/top.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/utils_1/imports/synth_1/top.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top -part xc7k325tffg900-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7504
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1666.070 ; gain = 456.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:41]
INFO: [Synth 8-113] binding component instance 'clk_ibufds_inst' to cell 'IBUFDS' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:159]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_inst' to cell 'MMCME2_BASE' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:167]
INFO: [Synth 8-3491] module 'reset_sync' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/misc/reset_sync.vhdl:27' bound to instance 'reset_sync_inst' of component 'reset_sync' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:210]
INFO: [Synth 8-638] synthesizing module 'reset_sync' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/misc/reset_sync.vhdl:33]
INFO: [Synth 8-256] done synthesizing module 'reset_sync' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/misc/reset_sync.vhdl:33]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 9600 - type: integer 
	Parameter REC_WIDTH bound to: 8 - type: integer 
	Parameter REC_DEPTH bound to: 32 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:30' bound to instance 'control_inst' of component 'control' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:218]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:55]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 9600 - type: integer 
	Parameter REC_WIDTH bound to: 8 - type: integer 
	Parameter REC_DEPTH bound to: 32 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/uart.vhdl:36' bound to instance 'uart_inst' of component 'uart' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:136]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/uart.vhdl:50]
	Parameter CLK_FREQ bound to: 50000000 - type: integer 
	Parameter BAUDRATE bound to: 9600 - type: integer 
INFO: [Synth 8-3491] module 'tx' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/tx.vhdl:27' bound to instance 'tx_inst' of component 'tx' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/uart.vhdl:101]
INFO: [Synth 8-638] synthesizing module 'tx' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/tx.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'tx' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/tx.vhdl:37]
INFO: [Synth 8-3491] module 'rx' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/rx.vhdl:27' bound to instance 'rx_inst' of component 'rx' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/uart.vhdl:110]
INFO: [Synth 8-638] synthesizing module 'rx' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/rx.vhdl:36]
INFO: [Synth 8-226] default block is never used [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/rx.vhdl:133]
INFO: [Synth 8-256] done synthesizing module 'rx' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/rx.vhdl:36]
INFO: [Synth 8-256] done synthesizing module 'uart' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/uart.vhdl:50]
	Parameter REC_WIDTH bound to: 8 - type: integer 
	Parameter REC_DEPTH bound to: 32 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'communication' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/communication.vhdl:6' bound to instance 'communication_inst' of component 'communication' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:149]
INFO: [Synth 8-638] synthesizing module 'communication' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/communication.vhdl:35]
	Parameter REC_WIDTH bound to: 8 - type: integer 
	Parameter REC_DEPTH bound to: 32 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'communication' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/communication.vhdl:35]
INFO: [Synth 8-3491] module 'memory_params' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_params.vhdl:29' bound to instance 'memory_params_inst' of component 'memory_params' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:174]
INFO: [Synth 8-638] synthesizing module 'memory_params' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_params.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'memory_params' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_params.vhdl:41]
INFO: [Synth 8-3491] module 'memory_results' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_results.vhdl:28' bound to instance 'memory_results_ints' of component 'memory_results' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:184]
INFO: [Synth 8-638] synthesizing module 'memory_results' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_results.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'memory_results' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/memory_results.vhdl:39]
INFO: [Synth 8-256] done synthesizing module 'control' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/control.vhdl:55]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter PN_PHASE_WIDTH bound to: 16 - type: integer 
	Parameter PN_LUT_WIDTH bound to: 16 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'system' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:28' bound to instance 'system_inst' of component 'system' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:241]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:51]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter PN_PHASE_WIDTH bound to: 16 - type: integer 
	Parameter PN_LUT_WIDTH bound to: 16 - type: integer 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MOD_BITS bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'transmitter' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/transmitter.vhdl:27' bound to instance 'transmitter_inst' of component 'transmitter' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:126]
INFO: [Synth 8-638] synthesizing module 'transmitter' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/transmitter.vhdl:41]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter A bound to: 13 - type: integer 
	Parameter B bound to: 7 - type: integer 
	Parameter C bound to: 17 - type: integer 
	Parameter SEED bound to: 64'b1010010101100010001010010100111001100111001010010110000110001111 
INFO: [Synth 8-3491] module 'rng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/rng.vhdl:37' bound to instance 'rng_inst' of component 'rng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/transmitter.vhdl:79]
INFO: [Synth 8-638] synthesizing module 'rng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/rng.vhdl:50]
	Parameter BITS bound to: 8 - type: integer 
	Parameter N bound to: 64 - type: integer 
	Parameter A bound to: 13 - type: integer 
	Parameter B bound to: 7 - type: integer 
	Parameter C bound to: 17 - type: integer 
	Parameter SEED bound to: 64'b1010010101100010001010010100111001100111001010010110000110001111 
	Parameter N bound to: 64 - type: integer 
	Parameter A bound to: 13 - type: integer 
	Parameter B bound to: 7 - type: integer 
	Parameter C bound to: 17 - type: integer 
	Parameter SEED bound to: 64'b1010010101100010001010010100111001100111001010010110000110001111 
INFO: [Synth 8-3491] module 'xorshift' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/xorshift.vhdl:31' bound to instance 'xorshift_gen' of component 'xorshift' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/rng.vhdl:118]
INFO: [Synth 8-638] synthesizing module 'xorshift' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/xorshift.vhdl:43]
	Parameter N bound to: 64 - type: integer 
	Parameter A bound to: 13 - type: integer 
	Parameter B bound to: 7 - type: integer 
	Parameter C bound to: 17 - type: integer 
	Parameter SEED bound to: 64'b1010010101100010001010010100111001100111001010010110000110001111 
INFO: [Synth 8-256] done synthesizing module 'xorshift' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/xorshift.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'rng' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/rng.vhdl:50]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'modulator' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/modulator.vhdl:27' bound to instance 'modulator_inst' of component 'modulator' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/transmitter.vhdl:91]
INFO: [Synth 8-638] synthesizing module 'modulator' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/modulator.vhdl:43]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'mod_16QAM' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:28' bound to instance 'Modulator' of component 'mod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/modulator.vhdl:136]
INFO: [Synth 8-638] synthesizing module 'mod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:36]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-226] default block is never used [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:44]
INFO: [Synth 8-226] default block is never used [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'mod_16QAM' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:36]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'mod_16QAM' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/mod_16QAM.vhdl:28' bound to instance 'Modulator' of component 'mod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/modulator.vhdl:136]
INFO: [Synth 8-256] done synthesizing module 'modulator' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/transmitter/modulator.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'transmitter' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/transmitter.vhdl:41]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter PN_PHASE_WIDTH bound to: 16 - type: integer 
	Parameter PN_LUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'channel' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/channel.vhdl:28' bound to instance 'channel_inst' of component 'channel' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:139]
INFO: [Synth 8-638] synthesizing module 'channel' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/channel.vhdl:48]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter PN_PHASE_WIDTH bound to: 16 - type: integer 
	Parameter PN_LUT_WIDTH bound to: 16 - type: integer 
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'awgn' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:32' bound to instance 'awgn_inst' of component 'awgn' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/channel.vhdl:104]
INFO: [Synth 8-638] synthesizing module 'awgn' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:50]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter INIT_Z1 bound to: 64'b1001000111011001100010101011010111010011010001011011010000100100 
	Parameter INIT_Z2 bound to: 64'b0110001101000011010010101110010010001101000001011000111110110001 
	Parameter INIT_Z3 bound to: 64'b1011001101100010100010001101110110111011001000100000000111010110 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_i' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:109]
INFO: [Synth 8-6157] synthesizing module 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1001000111011001100010101011010111010011010001011011010000100100 
	Parameter INIT_Z2 bound to: 64'b0110001101000011010010101110010010001101000001011000111110110001 
	Parameter INIT_Z3 bound to: 64'b1011001101100010100010001101110110111011001000100000000111010110 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b1001000111011001100010101011010111010011010001011011010000100100 
	Parameter INIT_Z2 bound to: 64'b0110001101000011010010101110010010001101000001011000111110110001 
	Parameter INIT_Z3 bound to: 64'b1011001101100010100010001101110110111011001000100000000111010110 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6157] synthesizing module 'gng_interp' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_interp.v:39]
INFO: [Synth 8-6157] synthesizing module 'gng_lzd' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_lzd.v:39]
INFO: [Synth 8-6155] done synthesizing module 'gng_lzd' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_lzd.v:39]
INFO: [Synth 8-6157] synthesizing module 'gng_coef' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_coef.v:39]
INFO: [Synth 8-6155] done synthesizing module 'gng_coef' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_coef.v:39]
INFO: [Synth 8-6157] synthesizing module 'gng_smul_16_18_sadd_37' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v:40]
INFO: [Synth 8-6155] done synthesizing module 'gng_smul_16_18_sadd_37' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18_sadd_37.v:40]
INFO: [Synth 8-6157] synthesizing module 'gng_smul_16_18' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18.v:39]
INFO: [Synth 8-6155] done synthesizing module 'gng_smul_16_18' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18.v:39]
INFO: [Synth 8-6155] done synthesizing module 'gng_interp' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_interp.v:39]
INFO: [Synth 8-6155] done synthesizing module 'gng' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1100100000001100110000010001110010001110010011101010101110011111 
	Parameter INIT_Z2 bound to: 64'b1101100111011101110011101010110011101110001000011001101011010101 
	Parameter INIT_Z3 bound to: 64'b0011000101101111111001001111101100001110111011100100010100000001 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_q' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:120]
INFO: [Synth 8-6157] synthesizing module 'gng__parameterized1' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1100100000001100110000010001110010001110010011101010101110011111 
	Parameter INIT_Z2 bound to: 64'b1101100111011101110011101010110011101110001000011001101011010101 
	Parameter INIT_Z3 bound to: 64'b0011000101101111111001001111101100001110111011100100010100000001 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg__parameterized0' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b1100100000001100110000010001110010001110010011101010101110011111 
	Parameter INIT_Z2 bound to: 64'b1101100111011101110011101010110011101110001000011001101011010101 
	Parameter INIT_Z3 bound to: 64'b0011000101101111111001001111101100001110111011100100010100000001 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg__parameterized0' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gng__parameterized1' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b0000010000110000011111011011001110100101000101100100011000100010 
	Parameter INIT_Z2 bound to: 64'b0000110111111000011010101110010000110110001100100010100011011011 
	Parameter INIT_Z3 bound to: 64'b0110001001111110111101110010100001011110001011100110010001110111 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_i' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:109]
INFO: [Synth 8-6157] synthesizing module 'gng__parameterized3' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b0000010000110000011111011011001110100101000101100100011000100010 
	Parameter INIT_Z2 bound to: 64'b0000110111111000011010101110010000110110001100100010100011011011 
	Parameter INIT_Z3 bound to: 64'b0110001001111110111101110010100001011110001011100110010001110111 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg__parameterized1' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b0000010000110000011111011011001110100101000101100100011000100010 
	Parameter INIT_Z2 bound to: 64'b0000110111111000011010101110010000110110001100100010100011011011 
	Parameter INIT_Z3 bound to: 64'b0110001001111110111101110010100001011110001011100110010001110111 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg__parameterized1' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gng__parameterized3' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1111000000101000010010110000100001101110110110011010110111111000 
	Parameter INIT_Z2 bound to: 64'b0101001011001111010000000111011111110110110000111101101011011101 
	Parameter INIT_Z3 bound to: 64'b1100011110001100111011010011101110010011111001000100011101110100 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_q' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:120]
INFO: [Synth 8-6157] synthesizing module 'gng__parameterized5' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1111000000101000010010110000100001101110110110011010110111111000 
	Parameter INIT_Z2 bound to: 64'b0101001011001111010000000111011111110110110000111101101011011101 
	Parameter INIT_Z3 bound to: 64'b1100011110001100111011010011101110010011111001000100011101110100 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg__parameterized2' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b1111000000101000010010110000100001101110110110011010110111111000 
	Parameter INIT_Z2 bound to: 64'b0101001011001111010000000111011111110110110000111101101011011101 
	Parameter INIT_Z3 bound to: 64'b1100011110001100111011010011101110010011111001000100011101110100 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg__parameterized2' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gng__parameterized5' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
INFO: [Synth 8-256] done synthesizing module 'awgn' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/awgn.vhdl:50]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter PHASE_WIDTH bound to: 16 - type: integer 
	Parameter LUT_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'phase_noise' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:32' bound to instance 'phase_noise_inst' of component 'phase_noise' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/channel.vhdl:120]
INFO: [Synth 8-638] synthesizing module 'phase_noise' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:57]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter PHASE_WIDTH bound to: 16 - type: integer 
	Parameter LUT_WIDTH bound to: 16 - type: integer 
	Parameter INIT_Z1 bound to: 64'b1000010101111001010011100101100010000101101101000101001000111100 
	Parameter INIT_Z2 bound to: 64'b0000100010001100000100000110001100011100100101000000111000001011 
	Parameter INIT_Z3 bound to: 64'b1000010110010011101001110100011010010110011110100010110010110010 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_inst' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:160]
INFO: [Synth 8-6157] synthesizing module 'gng__parameterized7' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1000010101111001010011100101100010000101101101000101001000111100 
	Parameter INIT_Z2 bound to: 64'b0000100010001100000100000110001100011100100101000000111000001011 
	Parameter INIT_Z3 bound to: 64'b1000010110010011101001110100011010010110011110100010110010110010 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg__parameterized3' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b1000010101111001010011100101100010000101101101000101001000111100 
	Parameter INIT_Z2 bound to: 64'b0000100010001100000100000110001100011100100101000000111000001011 
	Parameter INIT_Z3 bound to: 64'b1000010110010011101001110100011010010110011110100010110010110010 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg__parameterized3' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gng__parameterized7' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ANGLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ang_to_iq' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/ang_to_iq.vhdl:31' bound to instance 'ang_to_iq_inst' of component 'ang_to_iq' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:170]
INFO: [Synth 8-638] synthesizing module 'ang_to_iq' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/ang_to_iq.vhdl:39]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ANGLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ang_to_iq' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/ang_to_iq.vhdl:39]
	Parameter INIT_Z1 bound to: 64'b1000100000001110110001111110010010001100111011100011001001111110 
	Parameter INIT_Z2 bound to: 64'b1110001011011110001111010100010110000001101101001001110110001110 
	Parameter INIT_Z3 bound to: 64'b1000110111100000000001110100010101101010000111001100010110110011 
INFO: [Synth 8-3491] module 'gng' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39' bound to instance 'gng_inst' of component 'gng' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:160]
INFO: [Synth 8-6157] synthesizing module 'gng__parameterized9' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter INIT_Z1 bound to: 64'b1000100000001110110001111110010010001100111011100011001001111110 
	Parameter INIT_Z2 bound to: 64'b1110001011011110001111010100010110000001101101001001110110001110 
	Parameter INIT_Z3 bound to: 64'b1000110111100000000001110100010101101010000111001100010110110011 
INFO: [Synth 8-6157] synthesizing module 'gng_ctg__parameterized4' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
	Parameter INIT_Z1 bound to: 64'b1000100000001110110001111110010010001100111011100011001001111110 
	Parameter INIT_Z2 bound to: 64'b1110001011011110001111010100010110000001101101001001110110001110 
	Parameter INIT_Z3 bound to: 64'b1000110111100000000001110100010101101010000111001100010110110011 
INFO: [Synth 8-6155] done synthesizing module 'gng_ctg__parameterized4' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_ctg.v:41]
INFO: [Synth 8-6155] done synthesizing module 'gng__parameterized9' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng.v:39]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter ANGLE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ang_to_iq' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/ang_to_iq.vhdl:31' bound to instance 'ang_to_iq_inst' of component 'ang_to_iq' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:170]
INFO: [Synth 8-256] done synthesizing module 'phase_noise' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:57]
INFO: [Synth 8-256] done synthesizing module 'channel' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/channel.vhdl:48]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-3491] module 'receiver' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:28' bound to instance 'receiver_inst' of component 'receiver' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:158]
INFO: [Synth 8-638] synthesizing module 'receiver' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:52]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter CONST_DEPTH bound to: 256 - type: integer 
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dsp' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/dsp.vhdl:33' bound to instance 'dsp_inst' of component 'dsp' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:114]
INFO: [Synth 8-638] synthesizing module 'dsp' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/dsp.vhdl:49]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dsp' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/dsp.vhdl:49]
	Parameter PAR bound to: 2 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'demodulator' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demodulator.vhdl:27' bound to instance 'demodulator_inst' of component 'demodulator' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:129]
INFO: [Synth 8-638] synthesizing module 'demodulator' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demodulator.vhdl:44]
	Parameter PAR bound to: 2 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MOD_BITS bound to: 4 - type: integer 
	Parameter MOD_TYPE bound to: 16QAM - type: string 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'demod_16QAM' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demod_16QAM.vhdl:28' bound to instance 'Demodulator' of component 'demod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demodulator.vhdl:136]
INFO: [Synth 8-638] synthesizing module 'demod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demod_16QAM.vhdl:36]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-256] done synthesizing module 'demod_16QAM' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demod_16QAM.vhdl:36]
	Parameter WIDTH bound to: 8 - type: integer 
	Parameter MAX_AMP bound to: 0.500000 - type: double 
INFO: [Synth 8-3491] module 'demod_16QAM' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demod_16QAM.vhdl:28' bound to instance 'Demodulator' of component 'demod_16QAM' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demodulator.vhdl:136]
INFO: [Synth 8-256] done synthesizing module 'demodulator' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/receiver/demodulator.vhdl:44]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MODE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'recorder' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/recorder.vhdl:46' bound to instance 'constellation_recorder' of component 'recorder' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:152]
INFO: [Synth 8-638] synthesizing module 'recorder' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/recorder.vhdl:60]
	Parameter WIDTH bound to: 16 - type: integer 
	Parameter DEPTH bound to: 256 - type: integer 
	Parameter MODE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'recorder' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/recorder.vhdl:60]
INFO: [Synth 8-256] done synthesizing module 'receiver' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/receiver.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'system' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/system.vhdl:51]
	Parameter BITS bound to: 8 - type: integer 
	Parameter BITS_CNT_WIDTH bound to: 64 - type: integer 
	Parameter ERRORS_CNT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'analysis' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/analysis.vhdl:24' bound to instance 'analysis_int' of component 'analysis' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:262]
INFO: [Synth 8-638] synthesizing module 'analysis' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/analysis.vhdl:37]
	Parameter BITS bound to: 8 - type: integer 
	Parameter BITS_CNT_WIDTH bound to: 64 - type: integer 
	Parameter ERRORS_CNT_WIDTH bound to: 64 - type: integer 
	Parameter BITS bound to: 8 - type: integer 
	Parameter BITS_CNT_WIDTH bound to: 64 - type: integer 
	Parameter ERRORS_CNT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'error_counter' declared at 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/error_counter.vhdl:29' bound to instance 'error_counter_inst' of component 'error_counter' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/analysis.vhdl:55]
INFO: [Synth 8-638] synthesizing module 'error_counter' [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/error_counter.vhdl:43]
	Parameter BITS bound to: 8 - type: integer 
	Parameter BITS_CNT_WIDTH bound to: 64 - type: integer 
	Parameter ERRORS_CNT_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'error_counter' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/analysis/error_counter.vhdl:43]
INFO: [Synth 8-256] done synthesizing module 'analysis' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/analysis.vhdl:37]
INFO: [Synth 8-256] done synthesizing module 'top' (0#1) [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/examples/single/top.vhdl:41]
WARNING: [Synth 8-6014] Unused sequential element rec_addr_reg_reg was removed.  [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/communication.vhdl:94]
WARNING: [Synth 8-6014] Unused sequential element const_addr_cnt_reg was removed.  [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/uart/communication.vhdl:98]
WARNING: [Synth 8-6014] Unused sequential element valid_reg_reg was removed.  [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/src/channel/phase_noise.vhdl:186]
WARNING: [Synth 8-7129] Port addr[7] in module memory_results is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[6] in module memory_results is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr[5] in module memory_results is either unconnected or has no load
WARNING: [Synth 8-7129] Port const_done in module communication is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 1858.543 ; gain = 648.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1858.543 ; gain = 648.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1858.543 ; gain = 648.660
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1858.543 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc]
WARNING: [Constraints 18-401] set_false_path: 'mmcm_inst/RST' is not a valid endpoint. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc:87]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-512] set_false_path: list of objects specified for '-to' option contains no valid endpoints. Please check to make sure at least one valid endpoint is specified. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc:87]
WARNING: [Constraints 18-402] set_false_path: 'mmcm_inst/LOCKED' is not a valid startpoint. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc:88]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
CRITICAL WARNING: [Constraints 18-513] set_false_path: list of objects specified for '-from' option contains no valid startpoints. Please check to make sure at least one valid startpoint is specified. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc:88]
Finished Parsing XDC File [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
WARNING: [Timing 38-3] User defined clock exists on pin mmcm_inst/CLKOUT0 [See C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/constrs_1/imports/new/kc705.xdc:13] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1960.148 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1960.148 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1960.148 ; gain = 750.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1960.148 ; gain = 750.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:39 . Memory (MB): peak = 1960.148 ; gain = 750.266
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'rx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'communication'
WARNING: [Synth 8-3936] Found unconnected internal register 'sum2_reg' and it is trimmed from '19' to '18' bits. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_interp.v:197]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                    sync |                            00010 |                              001
                startbit |                            00100 |                              010
                databits |                            01000 |                              011
                 stopbit |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                startbit |                             0010 |                               01
                databits |                             0100 |                               10
                 stopbit |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                   reset |                            00001 |                            00001
                   store |                            00010 |                            00010
          read_wait_addr |                            00011 |                            00111
               read_addr |                            00100 |                            01000
                read_rdy |                            00101 |                            01001
               read_send |                            00110 |                            01010
         write_wait_addr |                            00111 |                            00011
              write_addr |                            01000 |                            00100
         write_wait_data |                            01001 |                            00101
            write_enable |                            01010 |                            00110
                  iSTATE |                            01011 |                            11111
*
             empty_reset |                            01100 |                            01011
         empty_wait_data |                            01101 |                            01100
              empty_send |                            01110 |                            01101
               empty_rdy |                            01111 |                            01110
          empty_inc_addr |                            10000 |                            10000
         const_wait_addr |                            10001 |                            10001
        const_addr_state |                            10010 |                            10010
               const_rdy |                            10011 |                            10011
          const_send_low |                            10100 |                            10100
         const_send_high |                            10101 |                            10101
          const_trig_cmd |                            10110 |                            10110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'communication'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:23 . Memory (MB): peak = 1960.148 ; gain = 750.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 10    
	   2 Input   18 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 6     
	   2 Input   16 Bit       Adders := 6     
	   2 Input   15 Bit       Adders := 6     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 9     
	   3 Input    8 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input     64 Bit         XORs := 3     
	   3 Input     64 Bit         XORs := 6     
	   2 Input     25 Bit         XORs := 6     
	   2 Input     19 Bit         XORs := 6     
	   2 Input     16 Bit         XORs := 6     
	   2 Input      8 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 26    
	               18 Bit    Registers := 54    
	               17 Bit    Registers := 6     
	               16 Bit    Registers := 41    
	               15 Bit    Registers := 42    
	                9 Bit    Registers := 13    
	                8 Bit    Registers := 63    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 37    
+---RAMs : 
	               4K Bit	(256 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 4     
	   3 Input   16 Bit        Muxes := 6     
	   2 Input   16 Bit        Muxes := 11    
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 6     
	   3 Input   14 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 24    
	  15 Input    8 Bit        Muxes := 4     
	   4 Input    8 Bit        Muxes := 8     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	  23 Input    5 Bit        Muxes := 1     
	   7 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 29    
	   2 Input    2 Bit        Muxes := 50    
	   2 Input    1 Bit        Muxes := 113   
	   5 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	  15 Input    1 Bit        Muxes := 9     
	  23 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'u_gng_smul_16_18/prod_reg' and it is trimmed from '34' to '33' bits. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18.v:60]
DSP Report: Generating DSP u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/sum is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/b_reg_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: operator u_gng_smul_16_18/p0 is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/sum is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/b_reg_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: operator u_gng_smul_16_18/p0 is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/sum is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/b_reg_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: operator u_gng_smul_16_18/p0 is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/sum is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/b_reg_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: operator u_gng_smul_16_18/p0 is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
DSP Report: Generating DSP ARG, operation Mode is: A*B.
DSP Report: operator ARG is absorbed into DSP ARG.
WARNING: [Synth 8-3936] Found unconnected internal register 'channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg' and it is trimmed from '34' to '33' bits. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18.v:60]
WARNING: [Synth 8-3936] Found unconnected internal register 'channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg' and it is trimmed from '34' to '33' bits. [C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.srcs/sources_1/imports/imports/choice/ip/gng/rtl/gng_smul_16_18.v:60]
DSP Report: Generating DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/sum is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/b_reg_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/p0 is absorbed into DSP channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP channel_inst/phase_noise_inst/ARG, operation Mode is: A*B.
DSP Report: operator channel_inst/phase_noise_inst/ARG is absorbed into DSP channel_inst/phase_noise_inst/ARG.
DSP Report: Generating DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/sum is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/b_reg_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: register channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: operator channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/p0 is absorbed into DSP channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg.
DSP Report: Generating DSP channel_inst/phase_noise_inst/ARG, operation Mode is: A*B.
DSP Report: operator channel_inst/phase_noise_inst/ARG is absorbed into DSP channel_inst/phase_noise_inst/ARG.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L1, operation Mode is: A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[0][q] is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L0, operation Mode is: C+A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[0][i] is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L0 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L1, operation Mode is: A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[0][i] is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L0, operation Mode is: C-A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[0][q] is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L0 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L1, operation Mode is: A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[1][q] is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L0, operation Mode is: C+A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[1][i] is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L0 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L1, operation Mode is: A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[1][i] is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L1.
DSP Report: Generating DSP channel_inst/phase_noise_inst/L0, operation Mode is: C-A2*B.
DSP Report: register channel_inst/phase_noise_inst/rotation_reg_reg[1][q] is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L0 is absorbed into DSP channel_inst/phase_noise_inst/L0.
DSP Report: operator channel_inst/phase_noise_inst/L1 is absorbed into DSP channel_inst/phase_noise_inst/L0.
WARNING: [Synth 8-7129] Port const_done in module control is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:09:23 ; elapsed = 00:09:43 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
 Sort Area is  channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg_f : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18_sadd_37/result_reg_13 : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18_sadd_37/result_reg_0 : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18_sadd_37/result_reg_4 : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18_sadd_37/result_reg_6 : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18_sadd_37/result_reg_8 : 0 0 : 2420 2420 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg_10 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_smul_16_18/prod_reg_14 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18/prod_reg_2 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18/prod_reg_5 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18/prod_reg_7 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  u_gng_smul_16_18/prod_reg_9 : 0 0 : 2209 2209 : Used 1 time 0
 Sort Area is  ARG_a : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  ARG_c : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  ARG_d : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  ARG_e : 0 0 : 2034 2034 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/ARG_11 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/ARG_15 : 0 0 : 1937 1937 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L0_18 : 0 0 : 992 992 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L0_20 : 0 0 : 992 992 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L0_1b : 0 0 : 901 901 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L0_1e : 0 0 : 901 901 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L1_16 : 0 0 : 833 833 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L1_1a : 0 0 : 833 833 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L1_1d : 0 0 : 833 833 : Used 1 time 0
 Sort Area is  channel_inst/phase_noise_inst/L1_1f : 0 0 : 833 833 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+-----------------------------------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                                                  | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------------------------------+---------------+----------------+
|gng_coef    | d                                                                           | 256x53        | LUT            | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|gng_interp  | u_gng_coef/d                                                                | 256x53        | Block RAM      | 
|gng_interp  | sel                                                                         | 256x53        | Block RAM      | 
|gng_interp  | sel                                                                         | 256x53        | Block RAM      | 
|gng_interp  | sel                                                                         | 256x53        | Block RAM      | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|ang_to_iq   | LUT[0]                                                                      | 16384x15      | LUT            | 
|system      | channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/u_gng_coef/d | 256x53        | Block RAM      | 
|system      | channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/u_gng_coef/d | 256x53        | Block RAM      | 
+------------+-----------------------------------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | system_inst/receiver_inst/constellation_recorder/ram_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gng_interp  | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|gng_interp  | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|gng_interp  | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|gng_interp  | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|awgn        | A*B              | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|awgn        | A*B              | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|awgn        | A*B              | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|awgn        | A*B              | 17     | 16     | -      | -      | 33     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|system      | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|phase_noise | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system      | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|system      | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
|phase_noise | A*B              | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | A2*B             | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C+A2*B           | 16     | 8      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A2*B             | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C-A2*B           | 16     | 8      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A2*B             | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C+A2*B           | 16     | 8      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A2*B             | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C-A2*B           | 16     | 8      | 23     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:09:34 ; elapsed = 00:09:55 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:09:37 ; elapsed = 00:09:58 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|top         | system_inst/receiver_inst/constellation_recorder/ram_reg | 256 x 16(READ_FIRST)   | W |   | 256 x 16(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+------------+----------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance sel_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sel_0__0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sel_0__1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance sel_0__2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance system_inst/receiver_inst/constellation_recorder/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5295 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_5322 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:09:42 ; elapsed = 00:10:04 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:09:48 ; elapsed = 00:10:09 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:09:48 ; elapsed = 00:10:09 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:09:50 ; elapsed = 00:10:12 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:09:50 ; elapsed = 00:10:12 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:09:51 ; elapsed = 00:10:13 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:09:51 ; elapsed = 00:10:13 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|top         | system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/sign_r_reg[8]           | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|top         | system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/x_r3_reg[14]            | 3      | 60    | NO           | NO                 | YES               | 60     | 0       | 
|top         | system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/c0_r5_reg[17]           | 6      | 72    | NO           | YES                | YES               | 72     | 0       | 
|top         | system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/sign_r_reg[8] | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|top         | system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/x_r3_reg[14]  | 3      | 30    | NO           | NO                 | YES               | 30     | 0       | 
|top         | system_inst/channel_inst/phase_noise_inst/par_gen[1].gng_inst/u_gng_interp/c0_r5_reg[17] | 6      | 36    | NO           | YES                | YES               | 36     | 0       | 
|top         | system_inst/channel_inst/awgn_inst/par_gen[0].gng_i/u_gng_interp/valid_out_reg           | 10     | 4     | YES          | NO                 | YES               | 4      | 0       | 
|top         | system_inst/channel_inst/phase_noise_inst/par_gen[0].gng_inst/u_gng_interp/valid_out_reg | 10     | 2     | YES          | NO                 | YES               | 2      | 0       | 
+------------+------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|awgn        | A'*B'            | 16     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|awgn        | A'*B'            | 16     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|awgn        | A'*B'            | 16     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|awgn        | A'*B'            | 16     | 18     | -      | -      | 33     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|gng_interp  | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|gng_interp  | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|gng_interp  | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|gng_interp  | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|gng_interp  | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|phase_noise | A'*B'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phase_noise | A'*B'            | 30     | 18     | -      | -      | 32     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|phase_noise | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C+A'*B           | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C-(A'*B)         | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C+A'*B           | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|phase_noise | A'*B             | 30     | 18     | -      | -      | 24     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|phase_noise | C-(A'*B)         | 30     | 18     | 48     | -      | 23     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|system      | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|system      | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|system      | (A'*B'')'        | 30     | 15     | -      | -      | 33     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|system      | (C'+(A''*B'')')' | 17     | 15     | 48     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     1|
|2     |CARRY4      |   266|
|3     |DSP48E1     |    26|
|8     |LUT1        |   306|
|9     |LUT2        |   862|
|10    |LUT3        |   896|
|11    |LUT4        |   485|
|12    |LUT5        |   884|
|13    |LUT6        |  6716|
|14    |MMCME2_BASE |     1|
|15    |MUXF7       |  2159|
|16    |MUXF8       |   114|
|17    |RAMB18E1    |    13|
|20    |SRL16E      |   210|
|21    |FDCE        |   234|
|22    |FDPE        |    33|
|23    |FDRE        |  2105|
|24    |FDSE        |   604|
|25    |IBUF        |     2|
|26    |IBUFDS      |     1|
|27    |OBUF        |     4|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:09:51 ; elapsed = 00:10:13 . Memory (MB): peak = 2566.793 ; gain = 1356.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:09:34 ; elapsed = 00:10:03 . Memory (MB): peak = 2566.793 ; gain = 1255.305
Synthesis Optimization Complete : Time (s): cpu = 00:09:51 ; elapsed = 00:10:16 . Memory (MB): peak = 2566.793 ; gain = 1356.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2566.793 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2580 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2566.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Synth Design complete | Checksum: 7409a670
INFO: [Common 17-83] Releasing license: Synthesis
162 Infos, 16 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:01 ; elapsed = 00:10:45 . Memory (MB): peak = 2566.793 ; gain = 1581.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2566.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/12097/Desktop/UCL/Final Project/origin_const/origin_const.runs/synth_1/top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 30 15:51:55 2025...
