# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
clk(R)->clk(R)	2.811    -8.594/*        0.089/*         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_62_/D    1
clk(R)->clk(R)	2.813    -8.578/*        0.087/*         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_60_/D    1
clk(R)->clk(R)	2.810    -8.565/*        0.090/*         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_58_/D    1
clk(R)->clk(R)	2.807    -8.528/*        0.093/*         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_56_/D    1
clk(R)->clk(R)	2.790    -8.523/*        0.110/*         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_31_/D    1
clk(R)->clk(R)	2.835    -8.475/*        0.065/*         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_63_/D    1
clk(R)->clk(R)	2.771    -8.390/*        0.129/*         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_48_/D    1
clk(R)->clk(R)	3.095    -8.275/*        -0.195/*        cpu0/myID_EXMEM/EXMEM_reg1_out_reg_59_/D    1
clk(R)->clk(R)	3.378    -7.976/*        -0.478/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_40_/D    1
clk(R)->clk(R)	2.746    */-7.850        */0.154         cpu0/myID_EXMEM/EXMEM_immediate_reg_0_/D    1
clk(R)->clk(R)	2.750    */-7.843        */0.150         cpu0/myID_EXMEM/EXMEM_Wmem_en_reg/D    1
clk(R)->clk(R)	2.750    */-7.842        */0.150         cpu0/myID_EXMEM/EXMEM_immediate_reg_1_/D    1
clk(R)->clk(R)	2.751    */-7.840        */0.149         cpu0/myID_EXMEM/EXMEM_immediate_reg_2_/D    1
clk(R)->clk(R)	2.751    */-7.839        */0.149         cpu0/myID_EXMEM/EXMEM_immediate_reg_3_/D    1
clk(R)->clk(R)	2.752    */-7.830        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_7_/D    1
clk(R)->clk(R)	2.751    */-7.830        */0.149         cpu0/myID_EXMEM/EXMEM_immediate_reg_12_/D    1
clk(R)->clk(R)	2.752    */-7.829        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_5_/D    1
clk(R)->clk(R)	2.752    */-7.828        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_6_/D    1
clk(R)->clk(R)	2.752    */-7.827        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_13_/D    1
clk(R)->clk(R)	2.752    */-7.827        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_10_/D    1
clk(R)->clk(R)	2.751    */-7.826        */0.149         cpu0/myID_EXMEM/EXMEM_immediate_reg_9_/D    1
clk(R)->clk(R)	2.753    */-7.826        */0.147         cpu0/myID_EXMEM/EXMEM_immediate_reg_4_/D    1
clk(R)->clk(R)	2.752    */-7.825        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_11_/D    1
clk(R)->clk(R)	2.752    */-7.825        */0.148         cpu0/myID_EXMEM/EXMEM_immediate_reg_8_/D    1
clk(R)->clk(R)	2.748    */-7.822        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_10_/D    1
clk(R)->clk(R)	2.748    */-7.820        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_13_/D    1
clk(R)->clk(R)	2.741    */-7.818        */0.159         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_1_/D    1
clk(R)->clk(R)	2.750    */-7.818        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_24_/D    1
clk(R)->clk(R)	2.735    */-7.818        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_15_/D    1
clk(R)->clk(R)	2.751    */-7.817        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_9_/D    1
clk(R)->clk(R)	3.565    -7.816/*        -0.665/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_27_/D    1
clk(R)->clk(R)	2.751    */-7.816        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_28_/D    1
clk(R)->clk(R)	2.751    */-7.815        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_29_/D    1
clk(R)->clk(R)	2.752    */-7.814        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_30_/D    1
clk(R)->clk(R)	3.499    -7.813/*        -0.599/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_29_/D    1
clk(R)->clk(R)	2.752    */-7.813        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_11_/D    1
clk(R)->clk(R)	2.752    */-7.812        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_26_/D    1
clk(R)->clk(R)	2.735    */-7.812        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_11_/D    1
clk(R)->clk(R)	2.752    */-7.811        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_22_/D    1
clk(R)->clk(R)	2.752    */-7.809        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_20_/D    1
clk(R)->clk(R)	2.735    */-7.809        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_12_/D    1
clk(R)->clk(R)	2.752    */-7.809        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_19_/D    1
clk(R)->clk(R)	2.744    */-7.808        */0.156         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_2_/D    1
clk(R)->clk(R)	2.751    */-7.808        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_27_/D    1
clk(R)->clk(R)	2.752    */-7.807        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_17_/D    1
clk(R)->clk(R)	2.734    */-7.806        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_17_/D    1
clk(R)->clk(R)	2.752    */-7.806        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_21_/D    1
clk(R)->clk(R)	2.753    */-7.806        */0.147         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_23_/D    1
clk(R)->clk(R)	2.753    */-7.805        */0.147         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_18_/D    1
clk(R)->clk(R)	2.740    */-7.805        */0.160         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_22_/D    1
clk(R)->clk(R)	2.750    */-7.804        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_15_/D    1
clk(R)->clk(R)	2.752    */-7.804        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_25_/D    1
clk(R)->clk(R)	2.735    */-7.804        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_21_/D    1
clk(R)->clk(R)	2.751    */-7.803        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_14_/D    1
clk(R)->clk(R)	2.753    */-7.802        */0.147         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_8_/D    1
clk(R)->clk(R)	2.741    */-7.802        */0.159         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_18_/D    1
clk(R)->clk(R)	2.752    */-7.801        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_12_/D    1
clk(R)->clk(R)	2.740    */-7.801        */0.160         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_8_/D    1
clk(R)->clk(R)	2.752    */-7.798        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_7_/D    1
clk(R)->clk(R)	2.736    */-7.798        */0.164         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_20_/D    1
clk(R)->clk(R)	2.753    */-7.797        */0.147         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_31_/D    1
clk(R)->clk(R)	2.740    */-7.797        */0.160         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_13_/D    1
clk(R)->clk(R)	2.750    */-7.796        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_6_/D    1
clk(R)->clk(R)	2.752    */-7.795        */0.148         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_16_/D    1
clk(R)->clk(R)	2.740    */-7.795        */0.160         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_19_/D    1
clk(R)->clk(R)	2.747    */-7.795        */0.153         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_0_/D    1
clk(R)->clk(R)	2.748    */-7.794        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_3_/D    1
clk(R)->clk(R)	2.739    */-7.794        */0.161         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_23_/D    1
clk(R)->clk(R)	2.750    */-7.792        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_4_/D    1
clk(R)->clk(R)	2.751    */-7.790        */0.149         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_5_/D    1
clk(R)->clk(R)	3.588    -7.785/*        -0.688/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_26_/D    1
clk(R)->clk(R)	2.751    */-7.783        */0.149         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_16_/D    1
clk(R)->clk(R)	2.734    */-7.778        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_25_/D    1
clk(R)->clk(R)	2.737    */-7.775        */0.163         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_9_/D    1
clk(R)->clk(R)	2.742    */-7.769        */0.158         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_10_/D    1
clk(R)->clk(R)	2.735    */-7.757        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_24_/D    1
clk(R)->clk(R)	2.743    */-7.756        */0.157         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_14_/D    1
clk(R)->clk(R)	2.735    */-7.748        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_43_/D    1
clk(R)->clk(R)	2.733    */-7.744        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_28_/D    1
clk(R)->clk(R)	2.736    */-7.743        */0.164         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_35_/D    1
clk(R)->clk(R)	2.736    */-7.743        */0.164         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_46_/D    1
clk(R)->clk(R)	2.738    */-7.740        */0.162         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_6_/D    1
clk(R)->clk(R)	2.737    */-7.740        */0.163         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_30_/D    1
clk(R)->clk(R)	2.761    -7.738/*        0.139/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_36_/D    1
clk(R)->clk(R)	2.736    */-7.734        */0.164         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_43_/D    1
clk(R)->clk(R)	2.738    */-7.730        */0.162         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_7_/D    1
clk(R)->clk(R)	2.739    */-7.717        */0.161         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_45_/D    1
clk(R)->clk(R)	2.746    */-7.713        */0.154         cpu0/myID_EXMEM/EXMEM_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.748    */-7.713        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_reg_4_/D    1
clk(R)->clk(R)	2.738    */-7.711        */0.162         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_33_/D    1
clk(R)->clk(R)	2.749    */-7.710        */0.151         cpu0/myID_EXMEM/EXMEM_reg1_reg_2_/D    1
clk(R)->clk(R)	2.749    */-7.710        */0.151         cpu0/myID_EXMEM/EXMEM_reg2_reg_4_/D    1
clk(R)->clk(R)	2.747    */-7.710        */0.153         cpu0/myID_EXMEM/EXMEM_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.745    */-7.710        */0.155         cpu0/myID_EXMEM/EXMEM_ppp_reg_1_/D    1
clk(R)->clk(R)	2.747    */-7.710        */0.153         cpu0/myID_EXMEM/EXMEM_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.750    */-7.710        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_reg_2_/D    1
clk(R)->clk(R)	2.749    */-7.709        */0.151         cpu0/myID_EXMEM/EXMEM_reg1_reg_3_/D    1
clk(R)->clk(R)	2.747    */-7.709        */0.153         cpu0/myID_EXMEM/EXMEM_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.750    */-7.709        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_reg_3_/D    1
clk(R)->clk(R)	2.748    */-7.708        */0.152         cpu0/myID_EXMEM/EXMEM_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.748    */-7.708        */0.152         cpu0/myID_EXMEM/EXMEM_Wreg_en_reg/D    1
clk(R)->clk(R)	2.749    */-7.706        */0.151         cpu0/myID_EXMEM/EXMEM_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.750    */-7.706        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_reg_0_/D    1
clk(R)->clk(R)	2.750    */-7.706        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_reg_1_/D    1
clk(R)->clk(R)	2.750    */-7.705        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_reg_1_/D    1
clk(R)->clk(R)	2.750    */-7.705        */0.150         cpu0/myID_EXMEM/EXMEM_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.748    */-7.705        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_40_/D    1
clk(R)->clk(R)	2.750    */-7.704        */0.150         cpu0/myID_EXMEM/EXMEM_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.748    */-7.704        */0.152         cpu0/myID_EXMEM/EXMEM_ppp_reg_0_/D    1
clk(R)->clk(R)	2.750    */-7.703        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_reg_0_/D    1
clk(R)->clk(R)	2.741    */-7.703        */0.159         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_36_/D    1
clk(R)->clk(R)	2.750    */-7.703        */0.150         cpu0/myID_EXMEM/EXMEM_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.749    */-7.703        */0.151         cpu0/myID_EXMEM/EXMEM_mem_en_reg/D    1
clk(R)->clk(R)	2.763    -7.702/*        0.137/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_38_/D    1
clk(R)->clk(R)	2.750    */-7.701        */0.150         cpu0/myID_EXMEM/EXMEM_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.760    -7.701/*        0.140/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_41_/D    1
clk(R)->clk(R)	2.748    */-7.700        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_41_/D    1
clk(R)->clk(R)	2.750    */-7.700        */0.150         cpu0/myID_EXMEM/EXMEM_ppp_reg_2_/D    1
clk(R)->clk(R)	2.745    */-7.700        */0.155         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_32_/D    1
clk(R)->clk(R)	2.742    */-7.698        */0.158         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_1_/D    1
clk(R)->clk(R)	2.750    */-7.698        */0.150         cpu0/myID_EXMEM/EXMEM_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.748    */-7.697        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_44_/D    1
clk(R)->clk(R)	2.742    */-7.696        */0.158         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_34_/D    1
clk(R)->clk(R)	2.740    */-7.696        */0.160         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_2_/D    1
clk(R)->clk(R)	2.748    */-7.693        */0.152         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_42_/D    1
clk(R)->clk(R)	2.742    */-7.693        */0.158         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_4_/D    1
clk(R)->clk(R)	2.746    */-7.693        */0.154         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_46_/D    1
clk(R)->clk(R)	2.745    */-7.692        */0.155         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_39_/D    1
clk(R)->clk(R)	2.762    -7.690/*        0.138/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_35_/D    1
clk(R)->clk(R)	2.741    */-7.690        */0.159         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_5_/D    1
clk(R)->clk(R)	2.750    */-7.687        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_47_/D    1
clk(R)->clk(R)	2.787    -7.683/*        0.113/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_39_/D    1
clk(R)->clk(R)	2.750    */-7.680        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_3_/D    1
clk(R)->clk(R)	2.750    */-7.671        */0.150         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_0_/D    1
clk(R)->clk(R)	2.738    */-7.671        */0.162         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_61_/D    1
clk(R)->clk(R)	2.740    */-7.650        */0.160         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_57_/D    1
clk(R)->clk(R)	2.742    */-7.646        */0.158         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_55_/D    1
clk(R)->clk(R)	2.749    */-7.644        */0.151         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_37_/D    1
clk(R)->clk(R)	2.750    */-7.642        */0.150         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_38_/D    1
clk(R)->clk(R)	2.769    -7.629/*        0.131/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_50_/D    1
clk(R)->clk(R)	2.746    */-7.625        */0.154         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_50_/D    1
clk(R)->clk(R)	2.746    */-7.625        */0.154         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_52_/D    1
clk(R)->clk(R)	2.747    */-7.624        */0.153         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_49_/D    1
clk(R)->clk(R)	2.747    */-7.624        */0.153         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_48_/D    1
clk(R)->clk(R)	2.769    -7.623/*        0.131/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_53_/D    1
clk(R)->clk(R)	2.749    */-7.622        */0.151         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_51_/D    1
clk(R)->clk(R)	2.741    */-7.618        */0.159         cpu0/myID_EXMEM/EXMEM_opcode_reg_2_/D    1
clk(R)->clk(R)	2.765    -7.593/*        0.135/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_32_/D    1
clk(R)->clk(R)	2.744    */-7.586        */0.156         cpu0/myID_EXMEM/EXMEM_opcode_reg_3_/D    1
clk(R)->clk(R)	2.738    */-7.586        */0.162         cpu0/myID_EXMEM/EXMEM_ww_reg_0_/D    1
clk(R)->clk(R)	2.745    */-7.584        */0.155         cpu0/myID_EXMEM/EXMEM_opcode_reg_4_/D    1
clk(R)->clk(R)	2.741    */-7.578        */0.159         cpu0/myID_EXMEM/EXMEM_ww_reg_1_/D    1
clk(R)->clk(R)	2.765    -7.571/*        0.135/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_48_/D    1
clk(R)->clk(R)	2.747    */-7.556        */0.153         cpu0/myID_EXMEM/EXMEM_opcode_reg_0_/D    1
clk(R)->clk(R)	2.733    */-7.553        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_52_/D    1
clk(R)->clk(R)	2.763    -7.553/*        0.137/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_56_/D    1
clk(R)->clk(R)	2.766    -7.548/*        0.134/*         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_40_/D    1
clk(R)->clk(R)	2.734    */-7.547        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_49_/D    1
clk(R)->clk(R)	2.747    */-7.546        */0.153         cpu0/myID_EXMEM/EXMEM_opcode_reg_1_/D    1
clk(R)->clk(R)	2.747    */-7.540        */0.153         cpu0/myID_EXMEM/EXMEM_opcode_reg_5_/D    1
clk(R)->clk(R)	2.733    */-7.509        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_55_/D    1
clk(R)->clk(R)	2.745    */-7.451        */0.155         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_34_/D    1
clk(R)->clk(R)	2.770    -7.445/*        0.130/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_50_/D    1
clk(R)->clk(R)	2.736    */-7.444        */0.164         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_57_/D    1
clk(R)->clk(R)	2.748    */-7.434        */0.152         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_37_/D    1
clk(R)->clk(R)	2.746    */-7.421        */0.154         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_53_/D    1
clk(R)->clk(R)	2.771    -7.421/*        0.129/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_36_/D    1
clk(R)->clk(R)	2.746    */-7.420        */0.154         cpu0/myID_EXMEM/EXMEM_reg1_out_reg_54_/D    1
clk(R)->clk(R)	2.794    -7.399/*        0.106/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_34_/D    1
clk(R)->clk(R)	2.795    -7.398/*        0.105/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_33_/D    1
clk(R)->clk(R)	2.808    -7.396/*        0.092/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_41_/D    1
clk(R)->clk(R)	2.793    -7.396/*        0.107/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_38_/D    1
clk(R)->clk(R)	2.808    -7.394/*        0.092/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_42_/D    1
clk(R)->clk(R)	2.795    -7.393/*        0.105/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_52_/D    1
clk(R)->clk(R)	2.806    -7.390/*        0.094/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_40_/D    1
clk(R)->clk(R)	2.804    -7.387/*        0.096/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_39_/D    1
clk(R)->clk(R)	2.807    -7.383/*        0.093/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_46_/D    1
clk(R)->clk(R)	2.807    -7.382/*        0.093/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_59_/D    1
clk(R)->clk(R)	2.807    -7.381/*        0.093/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_47_/D    1
clk(R)->clk(R)	2.812    -7.380/*        0.088/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_62_/D    1
clk(R)->clk(R)	2.812    -7.379/*        0.088/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_61_/D    1
clk(R)->clk(R)	2.813    -7.379/*        0.087/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_63_/D    1
clk(R)->clk(R)	2.796    -7.379/*        0.104/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_53_/D    1
clk(R)->clk(R)	2.795    -7.378/*        0.105/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_49_/D    1
clk(R)->clk(R)	2.796    -7.377/*        0.104/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_51_/D    1
clk(R)->clk(R)	2.795    -7.377/*        0.105/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_48_/D    1
clk(R)->clk(R)	2.812    -7.377/*        0.088/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_60_/D    1
clk(R)->clk(R)	2.810    -7.376/*        0.090/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_45_/D    1
clk(R)->clk(R)	2.795    -7.366/*        0.105/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_54_/D    1
clk(R)->clk(R)	2.805    -7.363/*        0.095/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_57_/D    1
clk(R)->clk(R)	2.797    -7.362/*        0.103/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_56_/D    1
clk(R)->clk(R)	2.798    -7.360/*        0.102/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_32_/D    1
clk(R)->clk(R)	2.806    -7.350/*        0.094/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_43_/D    1
clk(R)->clk(R)	2.746    */-7.342        */0.154         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_56_/D    1
clk(R)->clk(R)	3.160    -7.286/*        -0.260/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_33_/D    1
clk(R)->clk(R)	2.734    */-7.271        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_54_/D    1
clk(R)->clk(R)	2.734    */-7.270        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_51_/D    1
clk(R)->clk(R)	2.734    */-7.259        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_53_/D    1
clk(R)->clk(R)	2.735    */-7.252        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_50_/D    1
clk(R)->clk(R)	2.743    */-7.221        */0.157         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_38_/D    1
clk(R)->clk(R)	2.743    */-7.220        */0.157         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_39_/D    1
clk(R)->clk(R)	2.982    -7.210/*        -0.082/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_37_/D    1
clk(R)->clk(R)	2.771    -7.193/*        0.129/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_4_/D    1
clk(R)->clk(R)	2.790    -7.176/*        0.110/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_2_/D    1
clk(R)->clk(R)	2.790    -7.176/*        0.110/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_0_/D    1
clk(R)->clk(R)	2.787    -7.174/*        0.113/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_1_/D    1
clk(R)->clk(R)	2.735    */-7.174        */0.165         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_58_/D    1
clk(R)->clk(R)	2.790    -7.165/*        0.110/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_15_/D    1
clk(R)->clk(R)	2.784    -7.162/*        0.116/*         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_6_/D    1
clk(R)->clk(R)	2.735    */-7.155        */0.165         cpu0/myEXMEM_WB/WB_MEMout_reg_24_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_13_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_14_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_8_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_12_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_25_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_11_/D    1
clk(R)->clk(R)	2.736    */-7.154        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_10_/D    1
clk(R)->clk(R)	2.737    */-7.153        */0.163         cpu0/myEXMEM_WB/WB_MEMout_reg_9_/D    1
clk(R)->clk(R)	2.736    */-7.152        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_15_/D    1
clk(R)->clk(R)	2.736    */-7.150        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_26_/D    1
clk(R)->clk(R)	2.736    */-7.150        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_27_/D    1
clk(R)->clk(R)	2.734    */-7.148        */0.166         cpu0/myEXMEM_WB/WB_ppp_reg_1_/D    1
clk(R)->clk(R)	2.736    */-7.146        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_28_/D    1
clk(R)->clk(R)	2.735    */-7.146        */0.165         cpu0/myEXMEM_WB/WB_ppp_reg_0_/D    1
clk(R)->clk(R)	2.736    */-7.145        */0.164         cpu0/myEXMEM_WB/WB_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.736    */-7.145        */0.164         cpu0/myEXMEM_WB/WB_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.736    */-7.145        */0.164         cpu0/myEXMEM_WB/WB_Wreg_en_reg/D    1
clk(R)->clk(R)	2.736    */-7.144        */0.164         cpu0/myEXMEM_WB/WB_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.735    */-7.144        */0.165         cpu0/myEXMEM_WB/WB_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.736    */-7.144        */0.164         cpu0/myEXMEM_WB/WB_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.736    */-7.144        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_29_/D    1
clk(R)->clk(R)	2.736    */-7.143        */0.164         cpu0/myEXMEM_WB/WB_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.736    */-7.143        */0.164         cpu0/myEXMEM_WB/WB_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.733    */-7.142        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_2_/D    1
clk(R)->clk(R)	2.736    */-7.141        */0.164         cpu0/myEXMEM_WB/WB_ppp_reg_2_/D    1
clk(R)->clk(R)	2.736    */-7.141        */0.164         cpu0/myEXMEM_WB/WB_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.736    */-7.140        */0.164         cpu0/myEXMEM_WB/WB_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.736    */-7.139        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_30_/D    1
clk(R)->clk(R)	2.736    */-7.139        */0.164         cpu0/myEXMEM_WB/WB_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.736    */-7.139        */0.164         cpu0/myEXMEM_WB/WB_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.736    */-7.136        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_31_/D    1
clk(R)->clk(R)	3.592    -7.129/*        -0.692/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_59_/D    1
clk(R)->clk(R)	2.736    */-7.123        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_7_/D    1
clk(R)->clk(R)	3.306    -7.120/*        -0.406/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_63_/D    1
clk(R)->clk(R)	2.737    */-7.118        */0.163         cpu0/myEXMEM_WB/WB_MEMout_reg_6_/D    1
clk(R)->clk(R)	2.735    */-7.109        */0.165         cpu0/myEXMEM_WB/WB_MEMout_reg_1_/D    1
clk(R)->clk(R)	2.735    */-7.104        */0.165         cpu0/myEXMEM_WB/WB_MEMout_reg_18_/D    1
clk(R)->clk(R)	2.736    */-7.103        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_3_/D    1
clk(R)->clk(R)	3.090    -7.102/*        -0.190/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_58_/D    1
clk(R)->clk(R)	2.736    */-7.102        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_20_/D    1
clk(R)->clk(R)	2.736    */-7.101        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_17_/D    1
clk(R)->clk(R)	2.736    */-7.100        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_23_/D    1
clk(R)->clk(R)	2.736    */-7.099        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_19_/D    1
clk(R)->clk(R)	2.736    */-7.099        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_16_/D    1
clk(R)->clk(R)	2.737    */-7.098        */0.163         cpu0/myEXMEM_WB/WB_MEMout_reg_22_/D    1
clk(R)->clk(R)	2.736    */-7.098        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_0_/D    1
clk(R)->clk(R)	2.737    */-7.097        */0.163         cpu0/myEXMEM_WB/WB_MEMout_reg_21_/D    1
clk(R)->clk(R)	2.736    */-7.095        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_4_/D    1
clk(R)->clk(R)	2.736    */-7.095        */0.164         cpu0/myEXMEM_WB/WB_MEMout_reg_5_/D    1
clk(R)->clk(R)	2.733    */-7.091        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_12_/D    1
clk(R)->clk(R)	3.101    -7.091/*        -0.201/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_44_/D    1
clk(R)->clk(R)	2.733    */-7.088        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_11_/D    1
clk(R)->clk(R)	2.735    */-7.080        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_21_/D    1
clk(R)->clk(R)	2.734    */-7.080        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_27_/D    1
clk(R)->clk(R)	2.734    */-7.080        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_9_/D    1
clk(R)->clk(R)	2.735    */-7.079        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_25_/D    1
clk(R)->clk(R)	2.735    */-7.079        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_16_/D    1
clk(R)->clk(R)	2.735    */-7.079        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_10_/D    1
clk(R)->clk(R)	2.735    */-7.078        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_20_/D    1
clk(R)->clk(R)	2.734    */-7.078        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_8_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_19_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_24_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_18_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_22_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_15_/D    1
clk(R)->clk(R)	2.735    */-7.077        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_17_/D    1
clk(R)->clk(R)	2.735    */-7.076        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_23_/D    1
clk(R)->clk(R)	2.735    */-7.076        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_26_/D    1
clk(R)->clk(R)	2.735    */-7.076        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_14_/D    1
clk(R)->clk(R)	2.736    */-7.074        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_13_/D    1
clk(R)->clk(R)	2.735    */-7.072        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_28_/D    1
clk(R)->clk(R)	2.736    */-7.068        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_29_/D    1
clk(R)->clk(R)	2.736    */-7.060        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_31_/D    1
clk(R)->clk(R)	2.736    */-7.060        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_30_/D    1
clk(R)->clk(R)	2.735    */-7.057        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_5_/D    1
clk(R)->clk(R)	3.498    -7.055/*        -0.598/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_27_/D    1
clk(R)->clk(R)	2.735    */-7.055        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_3_/D    1
clk(R)->clk(R)	2.734    */-7.053        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_2_/D    1
clk(R)->clk(R)	3.099    -7.052/*        -0.199/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_55_/D    1
clk(R)->clk(R)	2.735    */-7.051        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_4_/D    1
clk(R)->clk(R)	2.736    */-7.049        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_7_/D    1
clk(R)->clk(R)	3.600    -7.047/*        -0.700/*        cpu0/myID_EXMEM/EXMEM_reg2_out_reg_60_/D    1
clk(R)->clk(R)	2.736    */-7.047        */0.164         cpu0/myEXMEM_WB/WB_ALUresult_reg_6_/D    1
clk(R)->clk(R)	2.733    */-7.044        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_36_/D    1
clk(R)->clk(R)	2.735    */-7.042        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_1_/D    1
clk(R)->clk(R)	2.735    */-7.039        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_0_/D    1
clk(R)->clk(R)	2.736    */-7.035        */0.164         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_61_/D    1
clk(R)->clk(R)	2.733    */-7.031        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_33_/D    1
clk(R)->clk(R)	2.733    */-7.021        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_35_/D    1
clk(R)->clk(R)	2.734    */-6.999        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_42_/D    1
clk(R)->clk(R)	2.734    */-6.996        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_41_/D    1
clk(R)->clk(R)	2.738    */-6.995        */0.162         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_32_/D    1
clk(R)->clk(R)	2.736    */-6.994        */0.164         cpu0/myEXMEM_WB/WB_opcode_reg_1_/D    1
clk(R)->clk(R)	2.736    */-6.993        */0.164         cpu0/myEXMEM_WB/WB_opcode_reg_3_/D    1
clk(R)->clk(R)	2.737    */-6.987        */0.163         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_45_/D    1
clk(R)->clk(R)	2.736    */-6.986        */0.164         cpu0/myEXMEM_WB/WB_opcode_reg_5_/D    1
clk(R)->clk(R)	2.736    */-6.984        */0.164         cpu0/myEXMEM_WB/WB_opcode_reg_4_/D    1
clk(R)->clk(R)	2.736    */-6.983        */0.164         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_62_/D    1
clk(R)->clk(R)	2.735    */-6.980        */0.165         cpu0/myEXMEM_WB/WB_opcode_reg_2_/D    1
clk(R)->clk(R)	2.736    */-6.979        */0.164         cpu0/myEXMEM_WB/WB_opcode_reg_0_/D    1
clk(R)->clk(R)	2.737    */-6.976        */0.163         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_44_/D    1
clk(R)->clk(R)	2.734    */-6.957        */0.166         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_47_/D    1
clk(R)->clk(R)	2.738    */-6.942        */0.162         cpu3/myID_EXMEM/EXMEM_ppp_reg_0_/D    1
clk(R)->clk(R)	2.733    */-6.939        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_18_/D    1
clk(R)->clk(R)	2.738    */-6.939        */0.162         cpu3/myID_EXMEM/EXMEM_reg2_reg_0_/D    1
clk(R)->clk(R)	2.739    */-6.939        */0.161         cpu3/myID_EXMEM/EXMEM_ppp_reg_2_/D    1
clk(R)->clk(R)	2.739    */-6.938        */0.161         cpu3/myID_EXMEM/EXMEM_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.733    */-6.936        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_17_/D    1
clk(R)->clk(R)	2.739    */-6.936        */0.161         cpu3/myID_EXMEM/EXMEM_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.739    */-6.935        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_reg_4_/D    1
clk(R)->clk(R)	2.740    */-6.935        */0.160         cpu3/myID_EXMEM/EXMEM_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.739    */-6.934        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_reg_3_/D    1
clk(R)->clk(R)	2.740    */-6.933        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_reg_1_/D    1
clk(R)->clk(R)	2.741    */-6.933        */0.159         cpu3/myID_EXMEM/EXMEM_ppp_reg_1_/D    1
clk(R)->clk(R)	2.741    */-6.933        */0.159         cpu3/myID_EXMEM/EXMEM_reg2_reg_2_/D    1
clk(R)->clk(R)	2.740    */-6.933        */0.160         cpu3/myID_EXMEM/EXMEM_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.733    */-6.933        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_28_/D    1
clk(R)->clk(R)	2.740    */-6.933        */0.160         cpu3/myID_EXMEM/EXMEM_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.736    */-6.931        */0.164         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_4_/D    1
clk(R)->clk(R)	2.733    */-6.931        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_20_/D    1
clk(R)->clk(R)	2.736    */-6.931        */0.164         cpu0/myID_EXMEM/EXMEM_immediate_reg_15_/D    1
clk(R)->clk(R)	2.741    */-6.930        */0.159         cpu3/myID_EXMEM/EXMEM_Wreg_en_reg/D    1
clk(R)->clk(R)	2.733    */-6.930        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_19_/D    1
clk(R)->clk(R)	2.740    */-6.929        */0.160         cpu3/myID_EXMEM/EXMEM_reg1_reg_0_/D    1
clk(R)->clk(R)	2.740    */-6.929        */0.160         cpu3/myID_EXMEM/EXMEM_reg1_reg_1_/D    1
clk(R)->clk(R)	2.740    */-6.928        */0.160         cpu3/myID_EXMEM/EXMEM_reg1_reg_3_/D    1
clk(R)->clk(R)	2.740    */-6.928        */0.160         cpu3/myID_EXMEM/EXMEM_reg1_reg_4_/D    1
clk(R)->clk(R)	2.740    */-6.927        */0.160         cpu3/myID_EXMEM/EXMEM_reg1_reg_2_/D    1
clk(R)->clk(R)	2.738    */-6.926        */0.162         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_15_/D    1
clk(R)->clk(R)	2.739    */-6.922        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_9_/D    1
clk(R)->clk(R)	2.739    */-6.921        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_1_/D    1
clk(R)->clk(R)	2.739    */-6.921        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_8_/D    1
clk(R)->clk(R)	2.740    */-6.920        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_10_/D    1
clk(R)->clk(R)	2.739    */-6.919        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_0_/D    1
clk(R)->clk(R)	2.740    */-6.919        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_12_/D    1
clk(R)->clk(R)	2.740    */-6.918        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_13_/D    1
clk(R)->clk(R)	2.740    */-6.918        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_11_/D    1
clk(R)->clk(R)	2.740    */-6.917        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_14_/D    1
clk(R)->clk(R)	2.733    */-6.910        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_31_/D    1
clk(R)->clk(R)	3.464    -6.909/*        -0.564/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_60_/D    1
clk(R)->clk(R)	2.734    */-6.907        */0.166         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_21_/D    1
clk(R)->clk(R)	2.733    */-6.906        */0.167         cpu0/myID_EXMEM/EXMEM_reg2_out_reg_63_/D    1
clk(R)->clk(R)	2.735    */-6.905        */0.165         cpu0/myID_EXMEM/EXMEM_immediate_reg_14_/D    1
clk(R)->clk(R)	2.734    */-6.905        */0.166         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_29_/D    1
clk(R)->clk(R)	2.735    */-6.901        */0.165         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_22_/D    1
clk(R)->clk(R)	2.740    */-6.901        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_3_/D    1
clk(R)->clk(R)	2.739    */-6.898        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_6_/D    1
clk(R)->clk(R)	2.738    */-6.893        */0.162         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_7_/D    1
clk(R)->clk(R)	2.740    */-6.889        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_5_/D    1
clk(R)->clk(R)	2.740    */-6.888        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_2_/D    1
clk(R)->clk(R)	2.740    */-6.886        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_30_/D    1
clk(R)->clk(R)	2.733    */-6.882        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_24_/D    1
clk(R)->clk(R)	2.733    */-6.879        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_4_/D    1
clk(R)->clk(R)	2.733    */-6.877        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_3_/D    1
clk(R)->clk(R)	2.733    */-6.877        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_2_/D    1
clk(R)->clk(R)	2.733    */-6.876        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_0_/D    1
clk(R)->clk(R)	2.733    */-6.874        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_1_/D    1
clk(R)->clk(R)	2.733    */-6.874        */0.167         cpu3/myID_EXMEM/EXMEM_opcode_reg_5_/D    1
clk(R)->clk(R)	2.733    */-6.871        */0.167         cpu3/myID_EXMEM/EXMEM_ww_reg_1_/D    1
clk(R)->clk(R)	2.733    */-6.869        */0.167         cpu3/myID_EXMEM/EXMEM_ww_reg_0_/D    1
clk(R)->clk(R)	3.104    -6.856/*        -0.204/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_14_/D    1
clk(R)->clk(R)	2.733    */-6.853        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_23_/D    1
clk(R)->clk(R)	2.740    */-6.847        */0.160         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_25_/D    1
clk(R)->clk(R)	2.737    */-6.844        */0.163         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_26_/D    1
clk(R)->clk(R)	2.733    */-6.841        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_48_/D    1
clk(R)->clk(R)	2.739    */-6.840        */0.161         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_16_/D    1
clk(R)->clk(R)	2.733    */-6.840        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_49_/D    1
clk(R)->clk(R)	2.733    */-6.835        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_52_/D    1
clk(R)->clk(R)	2.734    */-6.830        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_55_/D    1
clk(R)->clk(R)	2.734    */-6.830        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_51_/D    1
clk(R)->clk(R)	2.739    */-6.825        */0.161         cpu0/myEXMEM_WB/WB_ALUresult_reg_61_/D    1
clk(R)->clk(R)	3.525    -6.818/*        -0.625/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_34_/D    1
clk(R)->clk(R)	3.405    -6.817/*        -0.505/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_35_/D    1
clk(R)->clk(R)	2.734    */-6.808        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_63_/D    1
clk(R)->clk(R)	3.546    -6.801/*        -0.646/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_44_/D    1
clk(R)->clk(R)	2.737    */-6.792        */0.163         cpu0/myEXMEM_WB/WB_ALUresult_reg_32_/D    1
clk(R)->clk(R)	3.506    -6.788/*        -0.606/*        cpu3/myID_EXMEM/EXMEM_reg2_out_reg_43_/D    1
clk(R)->clk(R)	2.735    */-6.775        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_34_/D    1
clk(R)->clk(R)	2.733    */-6.766        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_54_/D    1
clk(R)->clk(R)	2.733    */-6.762        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_51_/D    1
clk(R)->clk(R)	2.733    */-6.761        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_45_/D    1
clk(R)->clk(R)	2.733    */-6.754        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_62_/D    1
clk(R)->clk(R)	2.733    */-6.752        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_47_/D    1
clk(R)->clk(R)	2.733    */-6.752        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_61_/D    1
clk(R)->clk(R)	2.733    */-6.747        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_42_/D    1
clk(R)->clk(R)	2.733    */-6.739        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_58_/D    1
clk(R)->clk(R)	2.733    */-6.736        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_39_/D    1
clk(R)->clk(R)	2.733    */-6.735        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_50_/D    1
clk(R)->clk(R)	2.733    */-6.733        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_59_/D    1
clk(R)->clk(R)	2.734    */-6.727        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_54_/D    1
clk(R)->clk(R)	2.734    */-6.724        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_53_/D    1
clk(R)->clk(R)	2.735    */-6.718        */0.165         cpu0/myEXMEM_WB/WB_ALUresult_reg_37_/D    1
clk(R)->clk(R)	2.734    */-6.711        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_62_/D    1
clk(R)->clk(R)	2.733    */-6.706        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_46_/D    1
clk(R)->clk(R)	2.733    */-6.701        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_37_/D    1
clk(R)->clk(R)	2.733    */-6.699        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_52_/D    1
clk(R)->clk(R)	2.733    */-6.699        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_55_/D    1
clk(R)->clk(R)	2.733    */-6.694        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_60_/D    1
clk(R)->clk(R)	2.734    */-6.690        */0.166         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_49_/D    1
clk(R)->clk(R)	2.733    */-6.688        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_49_/D    1
clk(R)->clk(R)	2.733    */-6.679        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_34_/D    1
clk(R)->clk(R)	2.734    */-6.664        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_55_/D    1
clk(R)->clk(R)	2.733    */-6.658        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_52_/D    1
clk(R)->clk(R)	2.733    */-6.654        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_48_/D    1
clk(R)->clk(R)	2.733    */-6.653        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_53_/D    1
clk(R)->clk(R)	2.733    */-6.651        */0.167         cpu3/myID_EXMEM/EXMEM_reg2_out_reg_57_/D    1
clk(R)->clk(R)	2.734    */-6.647        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_51_/D    1
clk(R)->clk(R)	2.733    */-6.646        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_58_/D    1
clk(R)->clk(R)	2.734    */-6.643        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_56_/D    1
clk(R)->clk(R)	2.733    */-6.631        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_36_/D    1
clk(R)->clk(R)	2.734    */-6.622        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_33_/D    1
clk(R)->clk(R)	2.734    */-6.621        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_38_/D    1
clk(R)->clk(R)	2.733    */-6.618        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_59_/D    1
clk(R)->clk(R)	2.734    */-6.616        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_35_/D    1
clk(R)->clk(R)	2.733    */-6.613        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_57_/D    1
clk(R)->clk(R)	2.733    */-6.611        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_44_/D    1
clk(R)->clk(R)	2.733    */-6.611        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_45_/D    1
clk(R)->clk(R)	2.733    */-6.609        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_40_/D    1
clk(R)->clk(R)	2.733    */-6.608        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_43_/D    1
clk(R)->clk(R)	2.733    */-6.607        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_46_/D    1
clk(R)->clk(R)	2.733    */-6.607        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_47_/D    1
clk(R)->clk(R)	2.734    */-6.606        */0.166         cpu0/myEXMEM_WB/WB_ALUresult_reg_42_/D    1
clk(R)->clk(R)	2.733    */-6.603        */0.167         cpu0/myEXMEM_WB/WB_ALUresult_reg_41_/D    1
clk(R)->clk(R)	2.733    */-6.602        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_37_/D    1
clk(R)->clk(R)	2.733    */-6.582        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_54_/D    1
clk(R)->clk(R)	2.734    */-6.578        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_39_/D    1
clk(R)->clk(R)	2.734    */-6.573        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_50_/D    1
clk(R)->clk(R)	2.733    */-6.554        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_32_/D    1
clk(R)->clk(R)	3.017    -6.551/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_4__43_/D    1
clk(R)->clk(R)	3.019    -6.550/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_4__46_/D    1
clk(R)->clk(R)	2.733    */-6.550        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_38_/D    1
clk(R)->clk(R)	3.426    -6.546/*        -0.526/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_3_/D    1
clk(R)->clk(R)	3.021    -6.542/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_4__57_/D    1
clk(R)->clk(R)	3.022    -6.541/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_4__56_/D    1
clk(R)->clk(R)	2.734    */-6.537        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_33_/D    1
clk(R)->clk(R)	3.029    -6.536/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_4__40_/D    1
clk(R)->clk(R)	3.026    -6.536/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_4__42_/D    1
clk(R)->clk(R)	3.026    -6.531/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_12__46_/D    1
clk(R)->clk(R)	3.020    -6.531/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_12__57_/D    1
clk(R)->clk(R)	3.027    -6.530/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_12__40_/D    1
clk(R)->clk(R)	2.734    */-6.528        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_36_/D    1
clk(R)->clk(R)	2.733    */-6.527        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_46_/D    1
clk(R)->clk(R)	3.025    -6.526/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_12__42_/D    1
clk(R)->clk(R)	3.042    -6.525/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_4__41_/D    1
clk(R)->clk(R)	2.733    */-6.524        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_41_/D    1
clk(R)->clk(R)	2.733    */-6.524        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_58_/D    1
clk(R)->clk(R)	3.016    -6.523/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_14__57_/D    1
clk(R)->clk(R)	3.029    -6.523/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_12__41_/D    1
clk(R)->clk(R)	2.733    */-6.522        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_44_/D    1
clk(R)->clk(R)	2.733    */-6.522        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_59_/D    1
clk(R)->clk(R)	2.734    */-6.521        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_35_/D    1
clk(R)->clk(R)	2.733    */-6.521        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_61_/D    1
clk(R)->clk(R)	2.733    */-6.521        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_45_/D    1
clk(R)->clk(R)	2.733    */-6.521        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_42_/D    1
clk(R)->clk(R)	3.032    -6.521/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_12__56_/D    1
clk(R)->clk(R)	2.733    */-6.521        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_57_/D    1
clk(R)->clk(R)	2.733    */-6.520        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_40_/D    1
clk(R)->clk(R)	2.733    */-6.520        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_60_/D    1
clk(R)->clk(R)	2.733    */-6.519        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_56_/D    1
clk(R)->clk(R)	2.734    */-6.519        */0.166         cpu0/myEXMEM_WB/WB_MEMout_reg_63_/D    1
clk(R)->clk(R)	3.039    -6.519/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_12__43_/D    1
clk(R)->clk(R)	2.733    */-6.518        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_47_/D    1
clk(R)->clk(R)	3.024    -6.518/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_14__43_/D    1
clk(R)->clk(R)	3.022    -6.517/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_14__56_/D    1
clk(R)->clk(R)	3.029    -6.516/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_14__42_/D    1
clk(R)->clk(R)	3.026    -6.515/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_14__46_/D    1
clk(R)->clk(R)	3.463    -6.515/*        -0.563/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_5_/D    1
clk(R)->clk(R)	3.022    -6.514/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_12__45_/D    1
clk(R)->clk(R)	3.024    -6.514/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_14__40_/D    1
clk(R)->clk(R)	3.022    -6.512/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_4__47_/D    1
clk(R)->clk(R)	2.733    */-6.512        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_62_/D    1
clk(R)->clk(R)	3.040    -6.512/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_4__44_/D    1
clk(R)->clk(R)	3.026    -6.511/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_12__47_/D    1
clk(R)->clk(R)	3.036    -6.510/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_14__41_/D    1
clk(R)->clk(R)	2.733    */-6.509        */0.167         cpu0/myEXMEM_WB/WB_MEMout_reg_43_/D    1
clk(R)->clk(R)	3.026    -6.509/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_4__45_/D    1
clk(R)->clk(R)	3.021    -6.508/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_10__46_/D    1
clk(R)->clk(R)	3.022    -6.507/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_10__43_/D    1
clk(R)->clk(R)	3.028    -6.504/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_12__44_/D    1
clk(R)->clk(R)	3.017    -6.500/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_6__43_/D    1
clk(R)->clk(R)	3.030    -6.500/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_25__55_/D    1
clk(R)->clk(R)	3.034    -6.499/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_25__54_/D    1
clk(R)->clk(R)	3.017    -6.499/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_10__57_/D    1
clk(R)->clk(R)	3.036    -6.495/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_25__48_/D    1
clk(R)->clk(R)	3.026    -6.494/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_10__42_/D    1
clk(R)->clk(R)	3.022    -6.494/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_9__35_/D    1
clk(R)->clk(R)	3.028    -6.493/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__40_/D    1
clk(R)->clk(R)	3.019    -6.493/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_2__46_/D    1
clk(R)->clk(R)	3.034    -6.493/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_25__49_/D    1
clk(R)->clk(R)	3.026    -6.493/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_10__41_/D    1
clk(R)->clk(R)	2.962    -6.492/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_15__54_/D    1
clk(R)->clk(R)	3.021    -6.492/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_6__57_/D    1
clk(R)->clk(R)	3.040    -6.492/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_25__51_/D    1
clk(R)->clk(R)	3.021    -6.491/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_9__53_/D    1
clk(R)->clk(R)	2.969    -6.491/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_5__4_/D    1
clk(R)->clk(R)	2.967    -6.491/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_5__1_/D    1
clk(R)->clk(R)	2.959    -6.491/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_15__55_/D    1
clk(R)->clk(R)	3.021    -6.490/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_14__47_/D    1
clk(R)->clk(R)	3.029    -6.490/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_10__56_/D    1
clk(R)->clk(R)	3.030    -6.489/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_6__46_/D    1
clk(R)->clk(R)	3.030    -6.488/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_14__44_/D    1
clk(R)->clk(R)	3.022    -6.487/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_6__42_/D    1
clk(R)->clk(R)	2.968    -6.487/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_11__37_/D    1
clk(R)->clk(R)	2.968    -6.487/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_15__33_/D    1
clk(R)->clk(R)	3.028    -6.486/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_2__43_/D    1
clk(R)->clk(R)	2.966    -6.486/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_5__17_/D    1
clk(R)->clk(R)	3.027    -6.486/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_9__50_/D    1
clk(R)->clk(R)	3.023    -6.486/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_9__56_/D    1
clk(R)->clk(R)	3.022    -6.486/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_6__56_/D    1
clk(R)->clk(R)	3.018    -6.486/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_4__59_/D    1
clk(R)->clk(R)	2.971    -6.486/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_5__20_/D    1
clk(R)->clk(R)	2.967    -6.486/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_15__38_/D    1
clk(R)->clk(R)	2.962    -6.486/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_15__34_/D    1
clk(R)->clk(R)	2.973    -6.485/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_11__52_/D    1
clk(R)->clk(R)	2.966    -6.485/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_15__48_/D    1
clk(R)->clk(R)	3.033    -6.485/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_9__55_/D    1
clk(R)->clk(R)	2.737    */-6.485        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_25_/D    1
clk(R)->clk(R)	2.970    -6.485/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_15__37_/D    1
clk(R)->clk(R)	3.030    -6.485/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_6__40_/D    1
clk(R)->clk(R)	3.028    -6.485/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_9__54_/D    1
clk(R)->clk(R)	3.036    -6.484/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_9__48_/D    1
clk(R)->clk(R)	3.019    -6.484/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_1__48_/D    1
clk(R)->clk(R)	3.036    -6.484/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_29__54_/D    1
clk(R)->clk(R)	3.035    -6.483/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__51_/D    1
clk(R)->clk(R)	3.038    -6.483/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_29__48_/D    1
clk(R)->clk(R)	3.029    -6.483/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_14__45_/D    1
clk(R)->clk(R)	3.025    -6.482/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_2__57_/D    1
clk(R)->clk(R)	3.023    -6.482/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_2__42_/D    1
clk(R)->clk(R)	3.033    -6.482/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_9__51_/D    1
clk(R)->clk(R)	3.017    -6.482/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_12__61_/D    1
clk(R)->clk(R)	2.737    */-6.481        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_28_/D    1
clk(R)->clk(R)	3.031    -6.481/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_9__33_/D    1
clk(R)->clk(R)	2.970    -6.481/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_5__18_/D    1
clk(R)->clk(R)	2.958    -6.481/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_11__54_/D    1
clk(R)->clk(R)	3.032    -6.480/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_25__53_/D    1
clk(R)->clk(R)	3.030    -6.480/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_3__48_/D    1
clk(R)->clk(R)	3.022    -6.480/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_29__53_/D    1
clk(R)->clk(R)	3.031    -6.480/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_9__42_/D    1
clk(R)->clk(R)	2.953    -6.479/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_17__54_/D    1
clk(R)->clk(R)	3.031    -6.479/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_6__41_/D    1
clk(R)->clk(R)	3.021    -6.479/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_9__57_/D    1
clk(R)->clk(R)	2.971    -6.479/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_11__53_/D    1
clk(R)->clk(R)	3.035    -6.479/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__49_/D    1
clk(R)->clk(R)	2.966    -6.479/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_11__49_/D    1
clk(R)->clk(R)	3.026    -6.478/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_2__41_/D    1
clk(R)->clk(R)	2.971    -6.478/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_15__49_/D    1
clk(R)->clk(R)	2.976    -6.478/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_15__52_/D    1
clk(R)->clk(R)	3.031    -6.478/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__40_/D    1
clk(R)->clk(R)	2.977    -6.477/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_11__48_/D    1
clk(R)->clk(R)	2.972    -6.477/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_15__53_/D    1
clk(R)->clk(R)	3.022    -6.477/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_12__58_/D    1
clk(R)->clk(R)	3.022    -6.477/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_1__54_/D    1
clk(R)->clk(R)	2.982    -6.477/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_5__0_/D    1
clk(R)->clk(R)	2.962    -6.476/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_11__33_/D    1
clk(R)->clk(R)	3.045    -6.476/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_29__55_/D    1
clk(R)->clk(R)	2.962    -6.476/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_13__54_/D    1
clk(R)->clk(R)	2.972    -6.476/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_15__32_/D    1
clk(R)->clk(R)	3.036    -6.476/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_3__55_/D    1
clk(R)->clk(R)	3.039    -6.476/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_9__49_/D    1
clk(R)->clk(R)	3.035    -6.476/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_9__37_/D    1
clk(R)->clk(R)	3.019    -6.475/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_9__40_/D    1
clk(R)->clk(R)	3.036    -6.475/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_29__52_/D    1
clk(R)->clk(R)	2.737    */-6.475        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_21_/D    1
clk(R)->clk(R)	3.026    -6.475/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_3__49_/D    1
clk(R)->clk(R)	2.737    */-6.475        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_30_/D    1
clk(R)->clk(R)	3.029    -6.474/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_3__54_/D    1
clk(R)->clk(R)	3.015    -6.474/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_8__57_/D    1
clk(R)->clk(R)	3.029    -6.474/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_1__55_/D    1
clk(R)->clk(R)	2.961    -6.474/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_21__54_/D    1
clk(R)->clk(R)	3.046    -6.474/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_25__52_/D    1
clk(R)->clk(R)	2.957    -6.473/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_17__33_/D    1
clk(R)->clk(R)	2.738    */-6.473        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_20_/D    1
clk(R)->clk(R)	3.018    -6.473/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_9__39_/D    1
clk(R)->clk(R)	2.979    -6.473/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_11__55_/D    1
clk(R)->clk(R)	2.737    */-6.473        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_16_/D    1
clk(R)->clk(R)	3.036    -6.473/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_3__51_/D    1
clk(R)->clk(R)	3.024    -6.472/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_12__63_/D    1
clk(R)->clk(R)	3.038    -6.472/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_9__41_/D    1
clk(R)->clk(R)	2.737    */-6.472        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_19_/D    1
clk(R)->clk(R)	2.962    -6.472/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_21__53_/D    1
clk(R)->clk(R)	2.738    */-6.472        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_22_/D    1
clk(R)->clk(R)	2.738    */-6.472        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_27_/D    1
clk(R)->clk(R)	3.031    -6.472/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__51_/D    1
clk(R)->clk(R)	2.981    -6.472/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_11__32_/D    1
clk(R)->clk(R)	3.025    -6.472/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_12__60_/D    1
clk(R)->clk(R)	2.738    */-6.471        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_23_/D    1
clk(R)->clk(R)	3.036    -6.471/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_9__38_/D    1
clk(R)->clk(R)	2.738    */-6.471        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_17_/D    1
clk(R)->clk(R)	2.738    */-6.470        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_18_/D    1
clk(R)->clk(R)	2.973    -6.470/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_11__34_/D    1
clk(R)->clk(R)	3.039    -6.470/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_3__52_/D    1
clk(R)->clk(R)	2.738    */-6.470        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_31_/D    1
clk(R)->clk(R)	3.049    -6.470/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_9__52_/D    1
clk(R)->clk(R)	2.966    -6.470/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_13__33_/D    1
clk(R)->clk(R)	3.019    -6.470/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_8__40_/D    1
clk(R)->clk(R)	2.963    -6.469/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_13__53_/D    1
clk(R)->clk(R)	3.028    -6.469/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__44_/D    1
clk(R)->clk(R)	3.015    -6.469/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_29__57_/D    1
clk(R)->clk(R)	3.022    -6.469/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_11__50_/D    1
clk(R)->clk(R)	3.051    -6.469/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_9__36_/D    1
clk(R)->clk(R)	3.031    -6.469/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__49_/D    1
clk(R)->clk(R)	3.024    -6.468/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_29__38_/D    1
clk(R)->clk(R)	2.966    -6.468/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_13__37_/D    1
clk(R)->clk(R)	2.968    -6.468/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_5__19_/D    1
clk(R)->clk(R)	2.961    -6.468/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_15__4_/D    1
clk(R)->clk(R)	3.030    -6.468/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_25__37_/D    1
clk(R)->clk(R)	2.954    -6.467/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_21__21_/D    1
clk(R)->clk(R)	3.041    -6.467/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_2__56_/D    1
clk(R)->clk(R)	3.022    -6.467/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_1__53_/D    1
clk(R)->clk(R)	2.967    -6.467/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_13__48_/D    1
clk(R)->clk(R)	2.974    -6.467/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__38_/D    1
clk(R)->clk(R)	2.965    -6.466/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_13__49_/D    1
clk(R)->clk(R)	3.027    -6.466/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_11__35_/D    1
clk(R)->clk(R)	2.958    -6.466/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_23__33_/D    1
clk(R)->clk(R)	2.968    -6.466/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_13__38_/D    1
clk(R)->clk(R)	2.966    -6.466/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_21__34_/D    1
clk(R)->clk(R)	2.968    -6.466/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_21__38_/D    1
clk(R)->clk(R)	2.963    -6.466/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_15__1_/D    1
clk(R)->clk(R)	2.964    -6.465/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_13__16_/D    1
clk(R)->clk(R)	2.958    -6.465/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_23__38_/D    1
clk(R)->clk(R)	2.970    -6.465/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_21__33_/D    1
clk(R)->clk(R)	2.962    -6.465/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_13__22_/D    1
clk(R)->clk(R)	2.961    -6.465/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_13__5_/D    1
clk(R)->clk(R)	2.963    -6.465/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_17__38_/D    1
clk(R)->clk(R)	3.020    -6.464/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_3__34_/D    1
clk(R)->clk(R)	3.021    -6.464/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_10__45_/D    1
clk(R)->clk(R)	3.025    -6.464/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_4__61_/D    1
clk(R)->clk(R)	2.966    -6.464/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_21__32_/D    1
clk(R)->clk(R)	2.738    */-6.464        */0.162         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_29_/D    1
clk(R)->clk(R)	3.026    -6.464/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_19__35_/D    1
clk(R)->clk(R)	3.015    -6.464/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_11__53_/D    1
clk(R)->clk(R)	2.965    -6.463/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_17__34_/D    1
clk(R)->clk(R)	3.020    -6.463/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_11__48_/D    1
clk(R)->clk(R)	3.031    -6.463/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_12__62_/D    1
clk(R)->clk(R)	3.042    -6.463/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_1__52_/D    1
clk(R)->clk(R)	3.026    -6.463/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_4__58_/D    1
clk(R)->clk(R)	3.026    -6.463/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_19__36_/D    1
clk(R)->clk(R)	2.962    -6.463/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_21__5_/D    1
clk(R)->clk(R)	2.964    -6.462/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_21__16_/D    1
clk(R)->clk(R)	3.029    -6.462/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_8__43_/D    1
clk(R)->clk(R)	2.962    -6.462/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_23__54_/D    1
clk(R)->clk(R)	3.042    -6.461/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_25__38_/D    1
clk(R)->clk(R)	3.017    -6.461/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_20__43_/D    1
clk(R)->clk(R)	3.029    -6.461/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__42_/D    1
clk(R)->clk(R)	3.027    -6.460/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_7__48_/D    1
clk(R)->clk(R)	2.956    -6.460/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_9__54_/D    1
clk(R)->clk(R)	2.953    -6.460/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_13__19_/D    1
clk(R)->clk(R)	3.032    -6.460/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_2__44_/D    1
clk(R)->clk(R)	3.022    -6.460/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_7__49_/D    1
clk(R)->clk(R)	3.035    -6.460/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_6__44_/D    1
clk(R)->clk(R)	2.965    -6.459/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_13__21_/D    1
clk(R)->clk(R)	3.022    -6.459/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_14__58_/D    1
clk(R)->clk(R)	3.023    -6.459/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_8__44_/D    1
clk(R)->clk(R)	2.969    -6.459/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_17__53_/D    1
clk(R)->clk(R)	2.969    -6.459/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_21__22_/D    1
clk(R)->clk(R)	3.025    -6.459/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_10__47_/D    1
clk(R)->clk(R)	2.971    -6.459/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_21__55_/D    1
clk(R)->clk(R)	2.976    -6.459/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_13__52_/D    1
clk(R)->clk(R)	3.039    -6.458/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_11__36_/D    1
clk(R)->clk(R)	2.973    -6.458/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_13__55_/D    1
clk(R)->clk(R)	3.030    -6.458/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_9__19_/D    1
clk(R)->clk(R)	3.028    -6.458/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_4__63_/D    1
clk(R)->clk(R)	2.965    -6.458/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_11__4_/D    1
clk(R)->clk(R)	3.019    -6.458/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_14__63_/D    1
clk(R)->clk(R)	3.035    -6.458/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_8__46_/D    1
clk(R)->clk(R)	3.027    -6.458/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_19__33_/D    1
clk(R)->clk(R)	3.022    -6.458/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_14__61_/D    1
clk(R)->clk(R)	2.964    -6.458/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_17__55_/D    1
clk(R)->clk(R)	3.028    -6.457/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_9__4_/D    1
clk(R)->clk(R)	2.950    -6.457/*        -0.050/*        cpu3/myregFile/regfile_ram_reg_9__23_/D    1
clk(R)->clk(R)	3.005    -6.457/*        -0.105/*        cpu1/myregFile/regfile_ram_reg_3__32_/D    1
clk(R)->clk(R)	3.024    -6.457/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_20__40_/D    1
clk(R)->clk(R)	3.023    -6.457/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_27__48_/D    1
clk(R)->clk(R)	3.037    -6.457/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_11__33_/D    1
clk(R)->clk(R)	2.966    -6.457/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_15__17_/D    1
clk(R)->clk(R)	3.032    -6.457/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_1__50_/D    1
clk(R)->clk(R)	3.030    -6.457/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_1__36_/D    1
clk(R)->clk(R)	3.027    -6.456/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_1__38_/D    1
clk(R)->clk(R)	2.960    -6.456/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_5__21_/D    1
clk(R)->clk(R)	3.016    -6.456/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_9__43_/D    1
clk(R)->clk(R)	3.027    -6.456/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_3__39_/D    1
clk(R)->clk(R)	3.022    -6.456/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_1__34_/D    1
clk(R)->clk(R)	2.977    -6.456/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_13__34_/D    1
clk(R)->clk(R)	2.966    -6.456/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_21__19_/D    1
clk(R)->clk(R)	3.031    -6.455/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_7__55_/D    1
clk(R)->clk(R)	2.957    -6.455/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_15__19_/D    1
clk(R)->clk(R)	3.037    -6.455/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_31__55_/D    1
clk(R)->clk(R)	2.974    -6.455/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__32_/D    1
clk(R)->clk(R)	3.026    -6.455/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_1__42_/D    1
clk(R)->clk(R)	3.021    -6.454/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_2__53_/D    1
clk(R)->clk(R)	3.015    -6.454/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_24__57_/D    1
clk(R)->clk(R)	3.020    -6.454/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_16__47_/D    1
clk(R)->clk(R)	3.043    -6.454/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_29__56_/D    1
clk(R)->clk(R)	2.977    -6.454/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_15__20_/D    1
clk(R)->clk(R)	2.961    -6.454/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_5__54_/D    1
clk(R)->clk(R)	3.027    -6.454/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_15__48_/D    1
clk(R)->clk(R)	3.026    -6.454/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_27__55_/D    1
clk(R)->clk(R)	3.027    -6.453/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_5__48_/D    1
clk(R)->clk(R)	3.032    -6.453/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_8__42_/D    1
clk(R)->clk(R)	3.029    -6.453/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_8__56_/D    1
clk(R)->clk(R)	3.028    -6.453/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_2__47_/D    1
clk(R)->clk(R)	3.027    -6.453/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_3__38_/D    1
clk(R)->clk(R)	3.026    -6.453/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_14__60_/D    1
clk(R)->clk(R)	2.956    -6.453/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_5__49_/D    1
clk(R)->clk(R)	3.038    -6.453/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_19__50_/D    1
clk(R)->clk(R)	3.032    -6.453/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_9__18_/D    1
clk(R)->clk(R)	3.035    -6.452/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__37_/D    1
clk(R)->clk(R)	3.022    -6.452/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_12__59_/D    1
clk(R)->clk(R)	2.961    -6.452/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_5__38_/D    1
clk(R)->clk(R)	3.034    -6.452/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_4__62_/D    1
clk(R)->clk(R)	3.016    -6.452/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_26__43_/D    1
clk(R)->clk(R)	2.963    -6.452/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_9__38_/D    1
clk(R)->clk(R)	2.963    -6.452/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_5__33_/D    1
clk(R)->clk(R)	3.033    -6.452/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_11__55_/D    1
clk(R)->clk(R)	3.030    -6.452/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_7__54_/D    1
clk(R)->clk(R)	2.971    -6.451/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_23__34_/D    1
clk(R)->clk(R)	3.026    -6.451/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_24__45_/D    1
clk(R)->clk(R)	2.965    -6.451/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_23__55_/D    1
clk(R)->clk(R)	2.978    -6.451/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_21__52_/D    1
clk(R)->clk(R)	2.957    -6.451/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_17__37_/D    1
clk(R)->clk(R)	3.031    -6.451/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_6__47_/D    1
clk(R)->clk(R)	3.027    -6.451/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_2__48_/D    1
clk(R)->clk(R)	2.969    -6.451/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_21__48_/D    1
clk(R)->clk(R)	3.028    -6.451/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_5__55_/D    1
clk(R)->clk(R)	3.027    -6.451/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_20__46_/D    1
clk(R)->clk(R)	3.027    -6.451/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_3__33_/D    1
clk(R)->clk(R)	3.023    -6.451/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_5__54_/D    1
clk(R)->clk(R)	3.012    -6.451/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_7__32_/D    1
clk(R)->clk(R)	3.032    -6.451/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_8__41_/D    1
clk(R)->clk(R)	3.019    -6.450/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_24__46_/D    1
clk(R)->clk(R)	3.041    -6.450/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_29__41_/D    1
clk(R)->clk(R)	3.026    -6.450/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_6__45_/D    1
clk(R)->clk(R)	3.033    -6.450/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_4__60_/D    1
clk(R)->clk(R)	2.964    -6.450/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_2__53_/D    1
clk(R)->clk(R)	3.027    -6.450/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_7__50_/D    1
clk(R)->clk(R)	3.026    -6.450/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_2__45_/D    1
clk(R)->clk(R)	2.964    -6.450/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_9__33_/D    1
clk(R)->clk(R)	3.026    -6.450/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_1__39_/D    1
clk(R)->clk(R)	3.022    -6.450/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_5__49_/D    1
clk(R)->clk(R)	2.974    -6.450/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_17__32_/D    1
clk(R)->clk(R)	3.030    -6.450/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_24__47_/D    1
clk(R)->clk(R)	2.965    -6.449/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_21__37_/D    1
clk(R)->clk(R)	3.027    -6.449/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_21__50_/D    1
clk(R)->clk(R)	3.022    -6.449/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_27__49_/D    1
clk(R)->clk(R)	3.038    -6.449/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_11__38_/D    1
clk(R)->clk(R)	3.032    -6.449/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_7__53_/D    1
clk(R)->clk(R)	2.972    -6.449/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_13__44_/D    1
clk(R)->clk(R)	3.025    -6.449/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_29__33_/D    1
clk(R)->clk(R)	3.020    -6.449/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_26__46_/D    1
clk(R)->clk(R)	2.964    -6.449/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_5__52_/D    1
clk(R)->clk(R)	3.030    -6.449/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_21__36_/D    1
clk(R)->clk(R)	3.015    -6.449/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_14__59_/D    1
clk(R)->clk(R)	2.980    -6.449/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_15__0_/D    1
clk(R)->clk(R)	3.028    -6.448/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_2__49_/D    1
clk(R)->clk(R)	3.032    -6.448/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__35_/D    1
clk(R)->clk(R)	3.042    -6.448/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_1__35_/D    1
clk(R)->clk(R)	3.013    -6.448/*        -0.113/*        cpu1/myregFile/regfile_ram_reg_16__57_/D    1
clk(R)->clk(R)	3.031    -6.448/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__57_/D    1
clk(R)->clk(R)	3.033    -6.448/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__51_/D    1
clk(R)->clk(R)	2.971    -6.448/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_15__18_/D    1
clk(R)->clk(R)	3.022    -6.448/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_9__61_/D    1
clk(R)->clk(R)	3.031    -6.448/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_29__46_/D    1
clk(R)->clk(R)	3.040    -6.448/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_11__52_/D    1
clk(R)->clk(R)	3.034    -6.448/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_25__33_/D    1
clk(R)->clk(R)	3.027    -6.447/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_24__56_/D    1
clk(R)->clk(R)	3.036    -6.447/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_11__51_/D    1
clk(R)->clk(R)	2.962    -6.447/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_2__49_/D    1
clk(R)->clk(R)	3.028    -6.447/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_14__62_/D    1
clk(R)->clk(R)	3.040    -6.447/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_1__41_/D    1
clk(R)->clk(R)	2.972    -6.447/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_23__53_/D    1
clk(R)->clk(R)	3.031    -6.447/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_27__54_/D    1
clk(R)->clk(R)	3.021    -6.447/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_9__58_/D    1
clk(R)->clk(R)	2.970    -6.446/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_2__37_/D    1
clk(R)->clk(R)	3.033    -6.446/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_19__37_/D    1
clk(R)->clk(R)	3.042    -6.446/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_3__53_/D    1
clk(R)->clk(R)	2.968    -6.446/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_2__48_/D    1
clk(R)->clk(R)	3.024    -6.446/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_25__57_/D    1
clk(R)->clk(R)	3.024    -6.446/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_16__44_/D    1
clk(R)->clk(R)	2.972    -6.446/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_11__0_/D    1
clk(R)->clk(R)	2.737    */-6.446        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_24_/D    1
clk(R)->clk(R)	3.028    -6.446/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_26__42_/D    1
clk(R)->clk(R)	3.030    -6.446/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_15__54_/D    1
clk(R)->clk(R)	3.029    -6.446/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_20__57_/D    1
clk(R)->clk(R)	3.003    -6.446/*        -0.103/*        cpu1/myregFile/regfile_ram_reg_2__32_/D    1
clk(R)->clk(R)	2.976    -6.445/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_17__52_/D    1
clk(R)->clk(R)	3.035    -6.445/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__54_/D    1
clk(R)->clk(R)	3.033    -6.445/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_8__45_/D    1
clk(R)->clk(R)	2.966    -6.445/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_5__37_/D    1
clk(R)->clk(R)	2.974    -6.445/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__1_/D    1
clk(R)->clk(R)	3.028    -6.445/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_3__36_/D    1
clk(R)->clk(R)	3.033    -6.445/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__51_/D    1
clk(R)->clk(R)	3.026    -6.445/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_9__46_/D    1
clk(R)->clk(R)	2.961    -6.445/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_2__54_/D    1
clk(R)->clk(R)	2.982    -6.445/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_13__47_/D    1
clk(R)->clk(R)	3.022    -6.444/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_15__56_/D    1
clk(R)->clk(R)	3.035    -6.444/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_7__36_/D    1
clk(R)->clk(R)	3.026    -6.444/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_26__40_/D    1
clk(R)->clk(R)	3.032    -6.444/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_2__52_/D    1
clk(R)->clk(R)	3.032    -6.444/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_2__51_/D    1
clk(R)->clk(R)	2.968    -6.444/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_9__3_/D    1
clk(R)->clk(R)	3.025    -6.444/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_16__56_/D    1
clk(R)->clk(R)	2.972    -6.444/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_15__44_/D    1
clk(R)->clk(R)	3.033    -6.444/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__42_/D    1
clk(R)->clk(R)	3.026    -6.444/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_26__57_/D    1
clk(R)->clk(R)	3.031    -6.444/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_17__36_/D    1
clk(R)->clk(R)	3.042    -6.444/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_7__51_/D    1
clk(R)->clk(R)	3.041    -6.444/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_15__55_/D    1
clk(R)->clk(R)	3.031    -6.444/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__54_/D    1
clk(R)->clk(R)	2.969    -6.443/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_5__34_/D    1
clk(R)->clk(R)	2.972    -6.443/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_17__48_/D    1
clk(R)->clk(R)	2.962    -6.443/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_15__22_/D    1
clk(R)->clk(R)	3.045    -6.443/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_1__37_/D    1
clk(R)->clk(R)	3.030    -6.443/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_8__47_/D    1
clk(R)->clk(R)	2.977    -6.443/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_15__47_/D    1
clk(R)->clk(R)	3.017    -6.443/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_15__57_/D    1
clk(R)->clk(R)	3.033    -6.443/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_19__38_/D    1
clk(R)->clk(R)	2.964    -6.443/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_9__55_/D    1
clk(R)->clk(R)	2.966    -6.443/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_5__55_/D    1
clk(R)->clk(R)	2.966    -6.443/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_23__19_/D    1
clk(R)->clk(R)	3.043    -6.443/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_1__56_/D    1
clk(R)->clk(R)	2.966    -6.443/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_9__37_/D    1
clk(R)->clk(R)	3.045    -6.443/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_7__52_/D    1
clk(R)->clk(R)	3.039    -6.442/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_11__49_/D    1
clk(R)->clk(R)	3.029    -6.442/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_21__37_/D    1
clk(R)->clk(R)	3.034    -6.442/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_5__52_/D    1
clk(R)->clk(R)	3.029    -6.442/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_5__35_/D    1
clk(R)->clk(R)	3.028    -6.442/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_17__35_/D    1
clk(R)->clk(R)	2.983    -6.442/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_13__41_/D    1
clk(R)->clk(R)	2.966    -6.442/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_15__16_/D    1
clk(R)->clk(R)	2.975    -6.442/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_23__32_/D    1
clk(R)->clk(R)	3.031    -6.442/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_25__42_/D    1
clk(R)->clk(R)	2.965    -6.442/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_23__21_/D    1
clk(R)->clk(R)	3.039    -6.442/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_15__52_/D    1
clk(R)->clk(R)	3.020    -6.442/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_15__53_/D    1
clk(R)->clk(R)	3.030    -6.442/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_25__56_/D    1
clk(R)->clk(R)	2.964    -6.442/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_23__5_/D    1
clk(R)->clk(R)	3.028    -6.442/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_20__42_/D    1
clk(R)->clk(R)	3.021    -6.442/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_5__33_/D    1
clk(R)->clk(R)	3.006    -6.441/*        -0.106/*        cpu1/myregFile/regfile_ram_reg_1__32_/D    1
clk(R)->clk(R)	3.029    -6.441/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__43_/D    1
clk(R)->clk(R)	3.035    -6.441/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_15__49_/D    1
clk(R)->clk(R)	3.045    -6.441/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_3__37_/D    1
clk(R)->clk(R)	3.043    -6.441/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_9__22_/D    1
clk(R)->clk(R)	2.963    -6.441/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_15__5_/D    1
clk(R)->clk(R)	3.011    -6.441/*        -0.111/*        cpu1/myregFile/regfile_ram_reg_9__32_/D    1
clk(R)->clk(R)	3.031    -6.441/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_3__50_/D    1
clk(R)->clk(R)	3.043    -6.441/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_11__37_/D    1
clk(R)->clk(R)	2.983    -6.441/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_11__20_/D    1
clk(R)->clk(R)	3.025    -6.441/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_29__0_/D    1
clk(R)->clk(R)	3.020    -6.441/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_25__46_/D    1
clk(R)->clk(R)	2.967    -6.441/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_9__48_/D    1
clk(R)->clk(R)	3.026    -6.440/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_26__41_/D    1
clk(R)->clk(R)	2.968    -6.440/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_23__48_/D    1
clk(R)->clk(R)	2.976    -6.440/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_11__17_/D    1
clk(R)->clk(R)	2.969    -6.440/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_13__40_/D    1
clk(R)->clk(R)	3.018    -6.440/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_10__61_/D    1
clk(R)->clk(R)	2.962    -6.440/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_23__16_/D    1
clk(R)->clk(R)	3.030    -6.440/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_25__41_/D    1
clk(R)->clk(R)	3.027    -6.440/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_5__53_/D    1
clk(R)->clk(R)	2.969    -6.440/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_2__34_/D    1
clk(R)->clk(R)	2.966    -6.439/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_2__33_/D    1
clk(R)->clk(R)	3.013    -6.439/*        -0.113/*        cpu1/myregFile/regfile_ram_reg_11__39_/D    1
clk(R)->clk(R)	3.021    -6.439/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_21__53_/D    1
clk(R)->clk(R)	2.974    -6.439/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__18_/D    1
clk(R)->clk(R)	3.025    -6.439/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_21__38_/D    1
clk(R)->clk(R)	3.038    -6.439/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_21__33_/D    1
clk(R)->clk(R)	2.964    -6.439/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_2__38_/D    1
clk(R)->clk(R)	3.036    -6.439/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_19__53_/D    1
clk(R)->clk(R)	3.034    -6.439/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_7__38_/D    1
clk(R)->clk(R)	3.040    -6.439/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_2__55_/D    1
clk(R)->clk(R)	3.039    -6.439/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_2__37_/D    1
clk(R)->clk(R)	2.978    -6.439/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_23__52_/D    1
clk(R)->clk(R)	2.964    -6.439/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_9__16_/D    1
clk(R)->clk(R)	3.027    -6.438/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_10__51_/D    1
clk(R)->clk(R)	3.026    -6.438/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_23__36_/D    1
clk(R)->clk(R)	3.048    -6.438/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_1__33_/D    1
clk(R)->clk(R)	3.039    -6.438/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_24__41_/D    1
clk(R)->clk(R)	2.967    -6.438/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_23__22_/D    1
clk(R)->clk(R)	3.038    -6.438/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_9__21_/D    1
clk(R)->clk(R)	3.032    -6.438/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_7__37_/D    1
clk(R)->clk(R)	2.970    -6.438/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_5__32_/D    1
clk(R)->clk(R)	2.966    -6.438/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_23__37_/D    1
clk(R)->clk(R)	2.964    -6.438/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_5__22_/D    1
clk(R)->clk(R)	3.034    -6.438/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_9__1_/D    1
clk(R)->clk(R)	2.980    -6.438/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_2__52_/D    1
clk(R)->clk(R)	2.972    -6.438/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__34_/D    1
clk(R)->clk(R)	3.032    -6.438/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_10__55_/D    1
clk(R)->clk(R)	3.029    -6.437/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__2_/D    1
clk(R)->clk(R)	3.039    -6.437/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__33_/D    1
clk(R)->clk(R)	2.953    -6.437/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_17__22_/D    1
clk(R)->clk(R)	2.976    -6.437/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_5__48_/D    1
clk(R)->clk(R)	2.975    -6.437/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_5__53_/D    1
clk(R)->clk(R)	3.028    -6.436/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_15__42_/D    1
clk(R)->clk(R)	2.960    -6.436/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_11__19_/D    1
clk(R)->clk(R)	3.014    -6.436/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_5__34_/D    1
clk(R)->clk(R)	3.047    -6.436/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_5__51_/D    1
clk(R)->clk(R)	3.035    -6.436/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__52_/D    1
clk(R)->clk(R)	3.033    -6.436/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_5__50_/D    1
clk(R)->clk(R)	3.029    -6.436/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_17__33_/D    1
clk(R)->clk(R)	3.043    -6.436/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_16__45_/D    1
clk(R)->clk(R)	3.022    -6.436/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_16__43_/D    1
clk(R)->clk(R)	2.971    -6.435/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__32_/D    1
clk(R)->clk(R)	3.031    -6.435/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_25__50_/D    1
clk(R)->clk(R)	3.036    -6.435/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_17__50_/D    1
clk(R)->clk(R)	2.975    -6.435/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_9__49_/D    1
clk(R)->clk(R)	3.028    -6.435/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__52_/D    1
clk(R)->clk(R)	3.032    -6.435/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_10__48_/D    1
clk(R)->clk(R)	3.015    -6.435/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_10__53_/D    1
clk(R)->clk(R)	2.973    -6.435/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_9__52_/D    1
clk(R)->clk(R)	3.033    -6.435/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_26__56_/D    1
clk(R)->clk(R)	3.031    -6.435/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_9__60_/D    1
clk(R)->clk(R)	3.039    -6.435/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_5__36_/D    1
clk(R)->clk(R)	2.968    -6.435/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_15__21_/D    1
clk(R)->clk(R)	3.030    -6.435/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_9__63_/D    1
clk(R)->clk(R)	3.019    -6.435/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_15__40_/D    1
clk(R)->clk(R)	3.021    -6.435/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_10__39_/D    1
clk(R)->clk(R)	3.023    -6.434/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_24__40_/D    1
clk(R)->clk(R)	2.957    -6.434/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_17__5_/D    1
clk(R)->clk(R)	3.038    -6.434/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_1__40_/D    1
clk(R)->clk(R)	3.019    -6.434/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_10__34_/D    1
clk(R)->clk(R)	2.977    -6.434/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_17__47_/D    1
clk(R)->clk(R)	3.013    -6.434/*        -0.113/*        cpu1/myregFile/regfile_ram_reg_28__57_/D    1
clk(R)->clk(R)	2.979    -6.434/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_5__5_/D    1
clk(R)->clk(R)	2.969    -6.434/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_13__18_/D    1
clk(R)->clk(R)	3.028    -6.434/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_29__36_/D    1
clk(R)->clk(R)	3.020    -6.434/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_18__53_/D    1
clk(R)->clk(R)	3.034    -6.434/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_20__56_/D    1
clk(R)->clk(R)	3.024    -6.433/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_17__53_/D    1
clk(R)->clk(R)	3.033    -6.433/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_20__41_/D    1
clk(R)->clk(R)	2.963    -6.433/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_11__5_/D    1
clk(R)->clk(R)	3.019    -6.433/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_16__46_/D    1
clk(R)->clk(R)	2.982    -6.433/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_21__47_/D    1
clk(R)->clk(R)	2.985    -6.433/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_21__41_/D    1
clk(R)->clk(R)	2.965    -6.433/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_11__16_/D    1
clk(R)->clk(R)	2.981    -6.433/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_21__44_/D    1
clk(R)->clk(R)	2.972    -6.433/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_15__50_/D    1
clk(R)->clk(R)	3.036    -6.433/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_16__42_/D    1
clk(R)->clk(R)	3.036    -6.433/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_25__35_/D    1
clk(R)->clk(R)	3.034    -6.432/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_25__36_/D    1
clk(R)->clk(R)	2.971    -6.432/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_5__44_/D    1
clk(R)->clk(R)	3.012    -6.432/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_14__39_/D    1
clk(R)->clk(R)	2.966    -6.432/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_11__22_/D    1
clk(R)->clk(R)	2.990    -6.432/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_15__41_/D    1
clk(R)->clk(R)	3.028    -6.432/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_13__55_/D    1
clk(R)->clk(R)	3.033    -6.432/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_17__37_/D    1
clk(R)->clk(R)	2.962    -6.432/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_11__21_/D    1
clk(R)->clk(R)	2.962    -6.432/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_9__5_/D    1
clk(R)->clk(R)	3.034    -6.432/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_15__41_/D    1
clk(R)->clk(R)	3.024    -6.431/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_2__58_/D    1
clk(R)->clk(R)	3.033    -6.431/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__35_/D    1
clk(R)->clk(R)	2.973    -6.431/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_21__17_/D    1
clk(R)->clk(R)	3.028    -6.431/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__54_/D    1
clk(R)->clk(R)	2.967    -6.431/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_5__16_/D    1
clk(R)->clk(R)	3.031    -6.431/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_29__5_/D    1
clk(R)->clk(R)	3.037    -6.431/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_29__50_/D    1
clk(R)->clk(R)	3.029    -6.431/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_20__44_/D    1
clk(R)->clk(R)	3.028    -6.431/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_15__33_/D    1
clk(R)->clk(R)	3.023    -6.431/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_2__61_/D    1
clk(R)->clk(R)	3.030    -6.431/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_7__39_/D    1
clk(R)->clk(R)	3.029    -6.430/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_13__48_/D    1
clk(R)->clk(R)	3.033    -6.430/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__37_/D    1
clk(R)->clk(R)	3.026    -6.430/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_9__44_/D    1
clk(R)->clk(R)	3.035    -6.430/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_19__52_/D    1
clk(R)->clk(R)	2.979    -6.430/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_17__44_/D    1
clk(R)->clk(R)	3.036    -6.430/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_24__44_/D    1
clk(R)->clk(R)	3.033    -6.430/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_29__35_/D    1
clk(R)->clk(R)	3.026    -6.430/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_10__58_/D    1
clk(R)->clk(R)	3.022    -6.430/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_13__54_/D    1
clk(R)->clk(R)	3.030    -6.430/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__38_/D    1
clk(R)->clk(R)	3.035    -6.430/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_15__36_/D    1
clk(R)->clk(R)	2.953    -6.429/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_29__54_/D    1
clk(R)->clk(R)	2.976    -6.429/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_15__40_/D    1
clk(R)->clk(R)	3.021    -6.429/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_14__54_/D    1
clk(R)->clk(R)	3.021    -6.429/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_15__39_/D    1
clk(R)->clk(R)	2.969    -6.429/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_9__22_/D    1
clk(R)->clk(R)	2.978    -6.429/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_17__43_/D    1
clk(R)->clk(R)	2.979    -6.429/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_21__43_/D    1
clk(R)->clk(R)	3.021    -6.429/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_18__46_/D    1
clk(R)->clk(R)	2.968    -6.429/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_2__55_/D    1
clk(R)->clk(R)	3.024    -6.429/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_13__51_/D    1
clk(R)->clk(R)	3.021    -6.429/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_8__61_/D    1
clk(R)->clk(R)	2.972    -6.428/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_11__50_/D    1
clk(R)->clk(R)	3.033    -6.428/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_13__52_/D    1
clk(R)->clk(R)	2.980    -6.428/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_9__53_/D    1
clk(R)->clk(R)	2.964    -6.428/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_17__19_/D    1
clk(R)->clk(R)	3.029    -6.428/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__40_/D    1
clk(R)->clk(R)	3.032    -6.428/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_27__53_/D    1
clk(R)->clk(R)	3.029    -6.428/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_16__40_/D    1
clk(R)->clk(R)	3.020    -6.428/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_29__58_/D    1
clk(R)->clk(R)	3.035    -6.428/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_15__50_/D    1
clk(R)->clk(R)	2.959    -6.428/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_23__23_/D    1
clk(R)->clk(R)	3.032    -6.428/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_2__39_/D    1
clk(R)->clk(R)	3.019    -6.428/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_28__40_/D    1
clk(R)->clk(R)	3.033    -6.428/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__38_/D    1
clk(R)->clk(R)	2.974    -6.428/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__39_/D    1
clk(R)->clk(R)	3.024    -6.428/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_14__51_/D    1
clk(R)->clk(R)	3.019    -6.427/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_1__46_/D    1
clk(R)->clk(R)	2.962    -6.427/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_17__16_/D    1
clk(R)->clk(R)	2.988    -6.427/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_17__41_/D    1
clk(R)->clk(R)	2.964    -6.427/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_17__21_/D    1
clk(R)->clk(R)	3.038    -6.427/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_5__37_/D    1
clk(R)->clk(R)	2.979    -6.427/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_15__43_/D    1
clk(R)->clk(R)	3.021    -6.427/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_29__61_/D    1
clk(R)->clk(R)	3.025    -6.427/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_10__63_/D    1
clk(R)->clk(R)	3.030    -6.427/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_29__20_/D    1
clk(R)->clk(R)	2.964    -6.427/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_6__37_/D    1
clk(R)->clk(R)	3.023    -6.427/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_28__56_/D    1
clk(R)->clk(R)	3.026    -6.426/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_18__49_/D    1
clk(R)->clk(R)	3.028    -6.426/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_14__55_/D    1
clk(R)->clk(R)	3.015    -6.426/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_30__57_/D    1
clk(R)->clk(R)	3.029    -6.426/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_24__43_/D    1
clk(R)->clk(R)	3.024    -6.426/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_14__53_/D    1
clk(R)->clk(R)	3.037    -6.426/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_15__35_/D    1
clk(R)->clk(R)	3.026    -6.426/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_12__53_/D    1
clk(R)->clk(R)	3.028    -6.425/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_20__47_/D    1
clk(R)->clk(R)	3.019    -6.425/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_23__57_/D    1
clk(R)->clk(R)	3.043    -6.425/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_29__16_/D    1
clk(R)->clk(R)	3.041    -6.425/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_23__50_/D    1
clk(R)->clk(R)	2.957    -6.425/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_6__49_/D    1
clk(R)->clk(R)	2.962    -6.425/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_2__50_/D    1
clk(R)->clk(R)	3.024    -6.425/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_6__59_/D    1
clk(R)->clk(R)	3.023    -6.425/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_8__58_/D    1
clk(R)->clk(R)	2.963    -6.425/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_6__53_/D    1
clk(R)->clk(R)	3.499    -6.424/*        -0.599/*        cpu3/myID_EXMEM/EXMEM_reg1_out_reg_8_/D    1
clk(R)->clk(R)	3.047    -6.424/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_16__41_/D    1
clk(R)->clk(R)	2.958    -6.424/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_23__49_/D    1
clk(R)->clk(R)	3.030    -6.424/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__42_/D    1
clk(R)->clk(R)	3.038    -6.424/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__33_/D    1
clk(R)->clk(R)	2.986    -6.424/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_21__56_/D    1
clk(R)->clk(R)	3.030    -6.424/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_10__33_/D    1
clk(R)->clk(R)	3.020    -6.424/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_25__40_/D    1
clk(R)->clk(R)	3.022    -6.424/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_12__54_/D    1
clk(R)->clk(R)	3.025    -6.424/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_12__51_/D    1
clk(R)->clk(R)	3.024    -6.424/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_23__42_/D    1
clk(R)->clk(R)	3.028    -6.423/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_2__63_/D    1
clk(R)->clk(R)	3.027    -6.423/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_18__43_/D    1
clk(R)->clk(R)	3.055    -6.423/*        -0.155/*        cpu1/myregFile/regfile_ram_reg_3__35_/D    1
clk(R)->clk(R)	2.987    -6.423/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_5__41_/D    1
clk(R)->clk(R)	3.028    -6.423/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_19__49_/D    1
clk(R)->clk(R)	2.977    -6.423/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_21__18_/D    1
clk(R)->clk(R)	2.987    -6.423/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_13__43_/D    1
clk(R)->clk(R)	3.036    -6.423/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_14__48_/D    1
clk(R)->clk(R)	3.034    -6.423/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__38_/D    1
clk(R)->clk(R)	3.031    -6.423/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_29__3_/D    1
clk(R)->clk(R)	3.035    -6.423/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_18__37_/D    1
clk(R)->clk(R)	3.066    -6.423/*        -0.166/*        cpu1/myregFile/regfile_ram_reg_7__35_/D    1
clk(R)->clk(R)	3.040    -6.423/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_5__38_/D    1
clk(R)->clk(R)	3.028    -6.422/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__60_/D    1
clk(R)->clk(R)	3.006    -6.422/*        -0.106/*        cpu1/myregFile/regfile_ram_reg_14__32_/D    1
clk(R)->clk(R)	3.022    -6.422/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_18__57_/D    1
clk(R)->clk(R)	3.015    -6.422/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_20__61_/D    1
clk(R)->clk(R)	3.044    -6.422/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_9__62_/D    1
clk(R)->clk(R)	2.733    */-6.422        */0.167         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_26_/D    1
clk(R)->clk(R)	3.026    -6.422/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_17__41_/D    1
clk(R)->clk(R)	3.029    -6.422/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_17__57_/D    1
clk(R)->clk(R)	2.992    -6.422/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_21__57_/D    1
clk(R)->clk(R)	3.022    -6.422/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_14__33_/D    1
clk(R)->clk(R)	3.022    -6.422/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_26__47_/D    1
clk(R)->clk(R)	2.979    -6.422/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_13__17_/D    1
clk(R)->clk(R)	2.958    -6.422/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_29__34_/D    1
clk(R)->clk(R)	2.975    -6.422/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_11__47_/D    1
clk(R)->clk(R)	2.986    -6.422/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_5__47_/D    1
clk(R)->clk(R)	3.033    -6.422/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_13__49_/D    1
clk(R)->clk(R)	3.017    -6.421/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_22__43_/D    1
clk(R)->clk(R)	3.031    -6.421/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_25__43_/D    1
clk(R)->clk(R)	3.027    -6.421/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_29__44_/D    1
clk(R)->clk(R)	3.016    -6.421/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_13__53_/D    1
clk(R)->clk(R)	3.019    -6.421/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_12__39_/D    1
clk(R)->clk(R)	2.985    -6.421/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_15__56_/D    1
clk(R)->clk(R)	2.974    -6.421/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__46_/D    1
clk(R)->clk(R)	2.989    -6.421/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_17__57_/D    1
clk(R)->clk(R)	3.028    -6.421/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_28__42_/D    1
clk(R)->clk(R)	2.971    -6.421/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_15__39_/D    1
clk(R)->clk(R)	3.046    -6.421/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_9__17_/D    1
clk(R)->clk(R)	3.032    -6.421/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_2__33_/D    1
clk(R)->clk(R)	3.027    -6.421/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_23__56_/D    1
clk(R)->clk(R)	3.025    -6.420/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_10__59_/D    1
clk(R)->clk(R)	3.039    -6.420/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_10__49_/D    1
clk(R)->clk(R)	3.031    -6.420/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__60_/D    1
clk(R)->clk(R)	3.030    -6.420/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_1__4_/D    1
clk(R)->clk(R)	3.028    -6.420/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_1__19_/D    1
clk(R)->clk(R)	2.971    -6.420/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_15__46_/D    1
clk(R)->clk(R)	2.971    -6.420/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__21_/D    1
clk(R)->clk(R)	3.033    -6.420/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_14__37_/D    1
clk(R)->clk(R)	3.028    -6.420/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__38_/D    1
clk(R)->clk(R)	3.025    -6.420/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_30__46_/D    1
clk(R)->clk(R)	3.033    -6.420/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__38_/D    1
clk(R)->clk(R)	3.033    -6.420/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__38_/D    1
clk(R)->clk(R)	2.959    -6.420/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_17__49_/D    1
clk(R)->clk(R)	3.033    -6.419/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__53_/D    1
clk(R)->clk(R)	3.029    -6.419/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_20__45_/D    1
clk(R)->clk(R)	2.977    -6.419/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_5__40_/D    1
clk(R)->clk(R)	2.964    -6.419/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_21__49_/D    1
clk(R)->clk(R)	2.991    -6.419/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_13__56_/D    1
clk(R)->clk(R)	3.039    -6.419/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_18__38_/D    1
clk(R)->clk(R)	2.979    -6.419/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_23__44_/D    1
clk(R)->clk(R)	2.965    -6.418/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__38_/D    1
clk(R)->clk(R)	3.036    -6.418/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_14__52_/D    1
clk(R)->clk(R)	3.028    -6.418/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_29__63_/D    1
clk(R)->clk(R)	3.020    -6.418/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_17__46_/D    1
clk(R)->clk(R)	3.025    -6.418/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_2__34_/D    1
clk(R)->clk(R)	3.034    -6.418/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_18__54_/D    1
clk(R)->clk(R)	2.975    -6.418/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_11__44_/D    1
clk(R)->clk(R)	3.015    -6.418/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_25__61_/D    1
clk(R)->clk(R)	2.949    -6.418/*        -0.049/*        cpu3/myregFile/regfile_ram_reg_23__2_/D    1
clk(R)->clk(R)	3.024    -6.418/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_30__43_/D    1
clk(R)->clk(R)	3.023    -6.418/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_30__40_/D    1
clk(R)->clk(R)	2.965    -6.418/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_17__20_/D    1
clk(R)->clk(R)	3.035    -6.418/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_17__56_/D    1
clk(R)->clk(R)	3.033    -6.418/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_12__55_/D    1
clk(R)->clk(R)	3.031    -6.418/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_18__55_/D    1
clk(R)->clk(R)	3.033    -6.418/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_18__40_/D    1
clk(R)->clk(R)	3.028    -6.418/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_8__63_/D    1
clk(R)->clk(R)	3.032    -6.418/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_28__46_/D    1
clk(R)->clk(R)	2.966    -6.417/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_29__33_/D    1
clk(R)->clk(R)	3.037    -6.417/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_18__51_/D    1
clk(R)->clk(R)	3.015    -6.417/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_22__57_/D    1
clk(R)->clk(R)	3.033    -6.417/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_1__43_/D    1
clk(R)->clk(R)	3.028    -6.417/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_7__42_/D    1
clk(R)->clk(R)	3.030    -6.416/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_19__51_/D    1
clk(R)->clk(R)	3.008    -6.416/*        -0.108/*        cpu1/myregFile/regfile_ram_reg_10__32_/D    1
clk(R)->clk(R)	3.024    -6.416/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_29__62_/D    1
clk(R)->clk(R)	2.957    -6.416/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_6__54_/D    1
clk(R)->clk(R)	3.020    -6.416/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_9__45_/D    1
clk(R)->clk(R)	3.020    -6.416/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_22__54_/D    1
clk(R)->clk(R)	2.985    -6.416/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_23__41_/D    1
clk(R)->clk(R)	3.021    -6.416/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_3__57_/D    1
clk(R)->clk(R)	3.023    -6.416/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_26__45_/D    1
clk(R)->clk(R)	3.028    -6.416/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_19__54_/D    1
clk(R)->clk(R)	2.994    -6.416/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_17__56_/D    1
clk(R)->clk(R)	3.020    -6.416/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_20__63_/D    1
clk(R)->clk(R)	3.021    -6.416/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_22__49_/D    1
clk(R)->clk(R)	3.037    -6.416/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_10__62_/D    1
clk(R)->clk(R)	3.034    -6.415/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_28__41_/D    1
clk(R)->clk(R)	3.033    -6.415/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_2__62_/D    1
clk(R)->clk(R)	2.966    -6.415/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_9__4_/D    1
clk(R)->clk(R)	3.036    -6.415/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__43_/D    1
clk(R)->clk(R)	2.984    -6.415/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_2__32_/D    1
clk(R)->clk(R)	3.041    -6.415/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_21__52_/D    1
clk(R)->clk(R)	3.040    -6.415/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_26__44_/D    1
clk(R)->clk(R)	3.034    -6.415/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_10__37_/D    1
clk(R)->clk(R)	3.024    -6.415/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_28__44_/D    1
clk(R)->clk(R)	3.012    -6.415/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_29__32_/D    1
clk(R)->clk(R)	2.964    -6.415/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_9__20_/D    1
clk(R)->clk(R)	3.023    -6.415/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_1__58_/D    1
clk(R)->clk(R)	2.967    -6.415/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_17__0_/D    1
clk(R)->clk(R)	2.972    -6.415/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_23__20_/D    1
clk(R)->clk(R)	3.030    -6.415/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_21__49_/D    1
clk(R)->clk(R)	3.012    -6.415/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_25__32_/D    1
clk(R)->clk(R)	3.033    -6.415/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__41_/D    1
clk(R)->clk(R)	3.014    -6.415/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_18__34_/D    1
clk(R)->clk(R)	3.016    -6.414/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_25__39_/D    1
clk(R)->clk(R)	3.030    -6.414/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_5__56_/D    1
clk(R)->clk(R)	3.027    -6.414/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_20__58_/D    1
clk(R)->clk(R)	2.978    -6.414/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_23__43_/D    1
clk(R)->clk(R)	3.012    -6.414/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_26__39_/D    1
clk(R)->clk(R)	2.971    -6.414/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_13__20_/D    1
clk(R)->clk(R)	2.972    -6.414/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_13__45_/D    1
clk(R)->clk(R)	2.972    -6.414/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__0_/D    1
clk(R)->clk(R)	3.045    -6.414/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_23__37_/D    1
clk(R)->clk(R)	3.029    -6.414/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_5__42_/D    1
clk(R)->clk(R)	3.032    -6.414/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_26__20_/D    1
clk(R)->clk(R)	3.041    -6.414/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_12__48_/D    1
clk(R)->clk(R)	3.021    -6.414/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_25__58_/D    1
clk(R)->clk(R)	2.977    -6.413/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_23__18_/D    1
clk(R)->clk(R)	3.026    -6.413/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_7__57_/D    1
clk(R)->clk(R)	2.974    -6.413/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_17__18_/D    1
clk(R)->clk(R)	3.020    -6.413/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_6__58_/D    1
clk(R)->clk(R)	3.018    -6.413/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_26__34_/D    1
clk(R)->clk(R)	2.965    -6.413/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_2__20_/D    1
clk(R)->clk(R)	2.963    -6.413/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_17__3_/D    1
clk(R)->clk(R)	3.045    -6.413/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_2__50_/D    1
clk(R)->clk(R)	3.026    -6.413/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_1__61_/D    1
clk(R)->clk(R)	3.034    -6.412/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_8__62_/D    1
clk(R)->clk(R)	2.986    -6.412/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_13__0_/D    1
clk(R)->clk(R)	2.972    -6.412/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_23__3_/D    1
clk(R)->clk(R)	2.979    -6.412/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_6__52_/D    1
clk(R)->clk(R)	3.035    -6.412/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_3__42_/D    1
clk(R)->clk(R)	3.051    -6.412/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_9__23_/D    1
clk(R)->clk(R)	3.027    -6.412/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_30__41_/D    1
clk(R)->clk(R)	2.992    -6.411/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_23__47_/D    1
clk(R)->clk(R)	3.040    -6.411/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_12__52_/D    1
clk(R)->clk(R)	2.974    -6.411/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__55_/D    1
clk(R)->clk(R)	2.988    -6.411/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_11__41_/D    1
clk(R)->clk(R)	2.960    -6.411/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_10__5_/D    1
clk(R)->clk(R)	2.977    -6.411/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_13__50_/D    1
clk(R)->clk(R)	2.985    -6.411/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_23__57_/D    1
clk(R)->clk(R)	2.967    -6.411/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_23__4_/D    1
clk(R)->clk(R)	2.962    -6.411/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_6__38_/D    1
clk(R)->clk(R)	2.980    -6.411/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_15__45_/D    1
clk(R)->clk(R)	2.981    -6.411/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_21__40_/D    1
clk(R)->clk(R)	2.970    -6.411/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_17__4_/D    1
clk(R)->clk(R)	3.016    -6.411/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_28__47_/D    1
clk(R)->clk(R)	3.026    -6.411/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_23__46_/D    1
clk(R)->clk(R)	3.032    -6.411/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_7__56_/D    1
clk(R)->clk(R)	3.040    -6.410/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_14__49_/D    1
clk(R)->clk(R)	2.965    -6.410/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__55_/D    1
clk(R)->clk(R)	2.966    -6.410/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_2__0_/D    1
clk(R)->clk(R)	3.032    -6.410/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_27__37_/D    1
clk(R)->clk(R)	3.030    -6.410/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_15__19_/D    1
clk(R)->clk(R)	2.971    -6.410/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_2__4_/D    1
clk(R)->clk(R)	3.031    -6.410/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__59_/D    1
clk(R)->clk(R)	3.030    -6.410/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_8__59_/D    1
clk(R)->clk(R)	3.027    -6.410/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_18__48_/D    1
clk(R)->clk(R)	3.024    -6.410/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_10__0_/D    1
clk(R)->clk(R)	2.966    -6.410/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_17__23_/D    1
clk(R)->clk(R)	3.036    -6.410/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_8__60_/D    1
clk(R)->clk(R)	2.978    -6.410/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_5__46_/D    1
clk(R)->clk(R)	3.030    -6.410/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_9__34_/D    1
clk(R)->clk(R)	2.971    -6.410/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__1_/D    1
clk(R)->clk(R)	3.029    -6.410/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_18__41_/D    1
clk(R)->clk(R)	3.021    -6.409/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_22__48_/D    1
clk(R)->clk(R)	2.970    -6.409/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_6__34_/D    1
clk(R)->clk(R)	3.030    -6.409/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_26__0_/D    1
clk(R)->clk(R)	3.038    -6.409/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_5__41_/D    1
clk(R)->clk(R)	2.973    -6.409/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_2__1_/D    1
clk(R)->clk(R)	3.034    -6.409/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_18__42_/D    1
clk(R)->clk(R)	2.981    -6.409/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_21__20_/D    1
clk(R)->clk(R)	3.028    -6.409/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_22__40_/D    1
clk(R)->clk(R)	3.022    -6.409/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_21__56_/D    1
clk(R)->clk(R)	3.018    -6.409/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_22__39_/D    1
clk(R)->clk(R)	3.033    -6.409/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_17__49_/D    1
clk(R)->clk(R)	2.965    -6.409/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_9__17_/D    1
clk(R)->clk(R)	2.964    -6.409/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_21__1_/D    1
clk(R)->clk(R)	2.970    -6.408/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_29__53_/D    1
clk(R)->clk(R)	3.022    -6.408/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_7__40_/D    1
clk(R)->clk(R)	2.978    -6.408/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_6__32_/D    1
clk(R)->clk(R)	3.029    -6.408/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_17__54_/D    1
clk(R)->clk(R)	2.981    -6.408/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_5__56_/D    1
clk(R)->clk(R)	2.958    -6.408/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_17__2_/D    1
clk(R)->clk(R)	3.035    -6.408/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_30__42_/D    1
clk(R)->clk(R)	2.966    -6.408/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_6__33_/D    1
clk(R)->clk(R)	3.036    -6.408/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_5__57_/D    1
clk(R)->clk(R)	3.042    -6.408/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_17__52_/D    1
clk(R)->clk(R)	2.976    -6.408/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_29__63_/D    1
clk(R)->clk(R)	3.025    -6.408/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_21__54_/D    1
clk(R)->clk(R)	3.022    -6.408/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_21__57_/D    1
clk(R)->clk(R)	3.039    -6.408/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_1__18_/D    1
clk(R)->clk(R)	2.990    -6.408/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_13__57_/D    1
clk(R)->clk(R)	3.029    -6.408/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_6__61_/D    1
clk(R)->clk(R)	3.031    -6.408/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_30__56_/D    1
clk(R)->clk(R)	3.030    -6.408/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_26__2_/D    1
clk(R)->clk(R)	3.031    -6.407/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__4_/D    1
clk(R)->clk(R)	3.039    -6.407/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_26__5_/D    1
clk(R)->clk(R)	2.976    -6.407/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_11__40_/D    1
clk(R)->clk(R)	2.977    -6.407/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_29__60_/D    1
clk(R)->clk(R)	3.019    -6.407/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_7__34_/D    1
clk(R)->clk(R)	3.038    -6.407/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_3__56_/D    1
clk(R)->clk(R)	3.016    -6.407/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_15__32_/D    1
clk(R)->clk(R)	3.024    -6.407/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_3__40_/D    1
clk(R)->clk(R)	2.955    -6.407/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_10__16_/D    1
clk(R)->clk(R)	2.987    -6.407/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_6__48_/D    1
clk(R)->clk(R)	3.034    -6.407/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_15__18_/D    1
clk(R)->clk(R)	3.022    -6.407/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_17__43_/D    1
clk(R)->clk(R)	3.033    -6.407/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_13__37_/D    1
clk(R)->clk(R)	3.029    -6.406/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_11__56_/D    1
clk(R)->clk(R)	3.036    -6.406/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_14__36_/D    1
clk(R)->clk(R)	3.027    -6.406/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_20__59_/D    1
clk(R)->clk(R)	2.975    -6.406/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_29__58_/D    1
clk(R)->clk(R)	3.025    -6.406/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_22__53_/D    1
clk(R)->clk(R)	2.981    -6.406/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_23__0_/D    1
clk(R)->clk(R)	3.027    -6.406/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_18__39_/D    1
clk(R)->clk(R)	2.985    -6.406/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_5__43_/D    1
clk(R)->clk(R)	2.978    -6.406/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_23__1_/D    1
clk(R)->clk(R)	3.036    -6.406/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_14__50_/D    1
clk(R)->clk(R)	3.023    -6.406/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_13__39_/D    1
clk(R)->clk(R)	3.028    -6.406/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_11__42_/D    1
clk(R)->clk(R)	3.023    -6.406/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_3__58_/D    1
clk(R)->clk(R)	3.022    -6.406/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_29__60_/D    1
clk(R)->clk(R)	3.034    -6.406/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_22__46_/D    1
clk(R)->clk(R)	2.969    -6.406/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_21__50_/D    1
clk(R)->clk(R)	3.016    -6.405/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_3__43_/D    1
clk(R)->clk(R)	3.026    -6.405/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_26__48_/D    1
clk(R)->clk(R)	2.992    -6.405/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_23__56_/D    1
clk(R)->clk(R)	3.043    -6.405/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_5__39_/D    1
clk(R)->clk(R)	2.958    -6.405/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_10__22_/D    1
clk(R)->clk(R)	3.025    -6.405/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_25__63_/D    1
clk(R)->clk(R)	3.031    -6.405/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_22__52_/D    1
clk(R)->clk(R)	3.031    -6.405/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__21_/D    1
clk(R)->clk(R)	3.042    -6.405/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_26__3_/D    1
clk(R)->clk(R)	2.972    -6.405/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_11__35_/D    1
clk(R)->clk(R)	3.028    -6.405/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_23__49_/D    1
clk(R)->clk(R)	3.033    -6.405/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_1__44_/D    1
clk(R)->clk(R)	3.035    -6.405/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_18__52_/D    1
clk(R)->clk(R)	3.026    -6.405/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_27__33_/D    1
clk(R)->clk(R)	3.039    -6.405/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__41_/D    1
clk(R)->clk(R)	3.048    -6.405/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_31__23_/D    1
clk(R)->clk(R)	2.974    -6.405/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_9__44_/D    1
clk(R)->clk(R)	2.974    -6.404/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__39_/D    1
clk(R)->clk(R)	3.032    -6.404/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_18__56_/D    1
clk(R)->clk(R)	2.981    -6.404/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_13__1_/D    1
clk(R)->clk(R)	3.022    -6.404/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_11__57_/D    1
clk(R)->clk(R)	3.033    -6.404/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_21__51_/D    1
clk(R)->clk(R)	2.985    -6.404/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_17__17_/D    1
clk(R)->clk(R)	2.961    -6.404/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_21__4_/D    1
clk(R)->clk(R)	3.023    -6.404/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_26__54_/D    1
clk(R)->clk(R)	2.978    -6.403/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_17__1_/D    1
clk(R)->clk(R)	3.043    -6.403/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_12__49_/D    1
clk(R)->clk(R)	2.976    -6.403/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_13__42_/D    1
clk(R)->clk(R)	3.030    -6.403/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_15__43_/D    1
clk(R)->clk(R)	2.969    -6.403/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_13__59_/D    1
clk(R)->clk(R)	2.976    -6.403/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_5__42_/D    1
clk(R)->clk(R)	3.026    -6.403/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_8__48_/D    1
clk(R)->clk(R)	3.019    -6.403/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_21__46_/D    1
clk(R)->clk(R)	2.958    -6.403/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_15__23_/D    1
clk(R)->clk(R)	3.031    -6.403/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_5__40_/D    1
clk(R)->clk(R)	3.025    -6.402/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_15__46_/D    1
clk(R)->clk(R)	2.971    -6.402/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_5__50_/D    1
clk(R)->clk(R)	3.032    -6.402/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_9__20_/D    1
clk(R)->clk(R)	2.970    -6.402/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__18_/D    1
clk(R)->clk(R)	3.026    -6.402/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_22__42_/D    1
clk(R)->clk(R)	3.026    -6.402/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_9__47_/D    1
clk(R)->clk(R)	3.023    -6.402/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_16__61_/D    1
clk(R)->clk(R)	3.010    -6.402/*        -0.110/*        cpu1/myregFile/regfile_ram_reg_11__32_/D    1
clk(R)->clk(R)	3.031    -6.402/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_20__62_/D    1
clk(R)->clk(R)	2.990    -6.402/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_23__17_/D    1
clk(R)->clk(R)	3.023    -6.402/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_1__45_/D    1
clk(R)->clk(R)	2.989    -6.402/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_5__57_/D    1
clk(R)->clk(R)	3.042    -6.402/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_15__4_/D    1
clk(R)->clk(R)	2.984    -6.402/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_29__61_/D    1
clk(R)->clk(R)	3.018    -6.402/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_20__53_/D    1
clk(R)->clk(R)	3.046    -6.402/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_3__41_/D    1
clk(R)->clk(R)	3.031    -6.402/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_6__62_/D    1
clk(R)->clk(R)	2.977    -6.401/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_29__59_/D    1
clk(R)->clk(R)	3.038    -6.401/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__52_/D    1
clk(R)->clk(R)	3.043    -6.401/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_2__19_/D    1
clk(R)->clk(R)	3.051    -6.401/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_14__38_/D    1
clk(R)->clk(R)	2.987    -6.401/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_17__40_/D    1
clk(R)->clk(R)	3.035    -6.401/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_13__38_/D    1
clk(R)->clk(R)	3.029    -6.401/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_13__35_/D    1
clk(R)->clk(R)	3.037    -6.400/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_11__41_/D    1
clk(R)->clk(R)	3.032    -6.400/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__38_/D    1
clk(R)->clk(R)	2.970    -6.400/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_2__18_/D    1
clk(R)->clk(R)	3.027    -6.400/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_13__50_/D    1
clk(R)->clk(R)	3.031    -6.400/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_10__5_/D    1
clk(R)->clk(R)	2.733    */-6.400        */0.167         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_7_/D    1
clk(R)->clk(R)	3.019    -6.400/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_17__63_/D    1
clk(R)->clk(R)	2.970    -6.400/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__19_/D    1
clk(R)->clk(R)	3.025    -6.400/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_17__4_/D    1
clk(R)->clk(R)	3.031    -6.400/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_31__63_/D    1
clk(R)->clk(R)	3.033    -6.400/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_1__60_/D    1
clk(R)->clk(R)	2.981    -6.400/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_15__42_/D    1
clk(R)->clk(R)	3.023    -6.400/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_26__58_/D    1
clk(R)->clk(R)	3.029    -6.399/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_18__44_/D    1
clk(R)->clk(R)	3.020    -6.399/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_26__61_/D    1
clk(R)->clk(R)	2.984    -6.399/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_29__62_/D    1
clk(R)->clk(R)	2.959    -6.399/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_5__23_/D    1
clk(R)->clk(R)	3.030    -6.399/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_21__41_/D    1
clk(R)->clk(R)	3.021    -6.399/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_17__40_/D    1
clk(R)->clk(R)	3.028    -6.399/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_23__51_/D    1
clk(R)->clk(R)	3.024    -6.399/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_10__20_/D    1
clk(R)->clk(R)	3.024    -6.399/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_23__43_/D    1
clk(R)->clk(R)	3.048    -6.399/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_10__50_/D    1
clk(R)->clk(R)	3.020    -6.399/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_26__53_/D    1
clk(R)->clk(R)	3.033    -6.399/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_6__63_/D    1
clk(R)->clk(R)	2.977    -6.399/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_29__42_/D    1
clk(R)->clk(R)	3.042    -6.399/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_1__22_/D    1
clk(R)->clk(R)	2.983    -6.399/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_11__43_/D    1
clk(R)->clk(R)	3.018    -6.399/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_30__34_/D    1
clk(R)->clk(R)	2.985    -6.399/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_9__47_/D    1
clk(R)->clk(R)	2.974    -6.398/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_15__59_/D    1
clk(R)->clk(R)	3.032    -6.398/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__41_/D    1
clk(R)->clk(R)	3.039    -6.398/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_17__51_/D    1
clk(R)->clk(R)	3.022    -6.398/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_3__63_/D    1
clk(R)->clk(R)	2.972    -6.398/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_13__4_/D    1
clk(R)->clk(R)	2.969    -6.398/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_5__59_/D    1
clk(R)->clk(R)	3.037    -6.398/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_25__44_/D    1
clk(R)->clk(R)	2.967    -6.398/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_29__48_/D    1
clk(R)->clk(R)	3.019    -6.398/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_26__63_/D    1
clk(R)->clk(R)	2.988    -6.398/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_9__41_/D    1
clk(R)->clk(R)	2.984    -6.398/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_29__32_/D    1
clk(R)->clk(R)	3.010    -6.398/*        -0.110/*        cpu1/myregFile/regfile_ram_reg_5__32_/D    1
clk(R)->clk(R)	3.029    -6.398/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_3__62_/D    1
clk(R)->clk(R)	2.970    -6.398/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_23__50_/D    1
clk(R)->clk(R)	3.022    -6.398/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_16__58_/D    1
clk(R)->clk(R)	2.983    -6.398/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_21__46_/D    1
clk(R)->clk(R)	3.007    -6.398/*        -0.107/*        cpu1/myregFile/regfile_ram_reg_13__32_/D    1
clk(R)->clk(R)	3.024    -6.398/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_3__44_/D    1
clk(R)->clk(R)	2.956    -6.397/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_31__55_/D    1
clk(R)->clk(R)	3.024    -6.397/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_15__61_/D    1
clk(R)->clk(R)	3.032    -6.397/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_6__60_/D    1
clk(R)->clk(R)	3.029    -6.397/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_18__47_/D    1
clk(R)->clk(R)	2.980    -6.397/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_17__46_/D    1
clk(R)->clk(R)	2.960    -6.397/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_11__3_/D    1
clk(R)->clk(R)	3.049    -6.397/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_26__16_/D    1
clk(R)->clk(R)	3.040    -6.397/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_2__18_/D    1
clk(R)->clk(R)	2.965    -6.397/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__37_/D    1
clk(R)->clk(R)	3.024    -6.397/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_17__61_/D    1
clk(R)->clk(R)	3.021    -6.397/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_24__58_/D    1
clk(R)->clk(R)	3.031    -6.397/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_22__34_/D    1
clk(R)->clk(R)	2.984    -6.397/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_11__56_/D    1
clk(R)->clk(R)	3.030    -6.397/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_8__2_/D    1
clk(R)->clk(R)	3.027    -6.396/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_23__54_/D    1
clk(R)->clk(R)	2.956    -6.396/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_14__21_/D    1
clk(R)->clk(R)	2.979    -6.396/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_11__46_/D    1
clk(R)->clk(R)	3.035    -6.396/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_30__44_/D    1
clk(R)->clk(R)	2.990    -6.396/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_5__45_/D    1
clk(R)->clk(R)	3.025    -6.396/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_20__55_/D    1
clk(R)->clk(R)	3.038    -6.396/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_13__33_/D    1
clk(R)->clk(R)	2.972    -6.396/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_17__45_/D    1
clk(R)->clk(R)	3.033    -6.396/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_3__61_/D    1
clk(R)->clk(R)	3.027    -6.396/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_12__33_/D    1
clk(R)->clk(R)	3.031    -6.396/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_27__19_/D    1
clk(R)->clk(R)	2.982    -6.396/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_14__1_/D    1
clk(R)->clk(R)	3.024    -6.396/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_25__5_/D    1
clk(R)->clk(R)	3.027    -6.396/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_3__60_/D    1
clk(R)->clk(R)	2.971    -6.396/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_21__42_/D    1
clk(R)->clk(R)	3.026    -6.396/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_18__45_/D    1
clk(R)->clk(R)	3.025    -6.396/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_8__49_/D    1
clk(R)->clk(R)	3.011    -6.396/*        -0.111/*        cpu1/myregFile/regfile_ram_reg_12__32_/D    1
clk(R)->clk(R)	3.025    -6.396/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_11__40_/D    1
clk(R)->clk(R)	2.966    -6.395/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_10__21_/D    1
clk(R)->clk(R)	3.020    -6.395/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_14__34_/D    1
clk(R)->clk(R)	3.035    -6.395/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_13__36_/D    1
clk(R)->clk(R)	3.029    -6.395/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_8__52_/D    1
clk(R)->clk(R)	3.041    -6.395/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_20__60_/D    1
clk(R)->clk(R)	3.030    -6.395/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_3__46_/D    1
clk(R)->clk(R)	2.968    -6.395/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_2__19_/D    1
clk(R)->clk(R)	3.028    -6.395/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_8__54_/D    1
clk(R)->clk(R)	3.034    -6.395/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_8__0_/D    1
clk(R)->clk(R)	3.028    -6.395/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_20__49_/D    1
clk(R)->clk(R)	3.025    -6.395/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_4__48_/D    1
clk(R)->clk(R)	3.019    -6.395/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_24__61_/D    1
clk(R)->clk(R)	3.038    -6.395/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_26__51_/D    1
clk(R)->clk(R)	3.038    -6.395/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_21__42_/D    1
clk(R)->clk(R)	3.029    -6.395/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_15__58_/D    1
clk(R)->clk(R)	3.049    -6.395/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_14__35_/D    1
clk(R)->clk(R)	3.021    -6.394/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_20__34_/D    1
clk(R)->clk(R)	3.048    -6.394/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_22__51_/D    1
clk(R)->clk(R)	3.030    -6.394/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__58_/D    1
clk(R)->clk(R)	2.976    -6.394/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_17__50_/D    1
clk(R)->clk(R)	3.004    -6.394/*        -0.104/*        cpu3/myregFile/regfile_ram_reg_15__57_/D    1
clk(R)->clk(R)	2.965    -6.394/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_14__19_/D    1
clk(R)->clk(R)	3.027    -6.394/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_21__55_/D    1
clk(R)->clk(R)	2.972    -6.394/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_2__35_/D    1
clk(R)->clk(R)	2.970    -6.394/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__40_/D    1
clk(R)->clk(R)	2.985    -6.394/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_23__40_/D    1
clk(R)->clk(R)	2.958    -6.394/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_15__3_/D    1
clk(R)->clk(R)	2.981    -6.394/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_29__52_/D    1
clk(R)->clk(R)	2.972    -6.394/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_6__50_/D    1
clk(R)->clk(R)	3.044    -6.394/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_1__63_/D    1
clk(R)->clk(R)	3.037    -6.394/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_10__16_/D    1
clk(R)->clk(R)	3.031    -6.394/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_22__56_/D    1
clk(R)->clk(R)	3.029    -6.393/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_30__47_/D    1
clk(R)->clk(R)	2.965    -6.393/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_10__19_/D    1
clk(R)->clk(R)	3.028    -6.393/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_15__45_/D    1
clk(R)->clk(R)	3.028    -6.393/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_29__39_/D    1
clk(R)->clk(R)	3.028    -6.393/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_15__44_/D    1
clk(R)->clk(R)	3.041    -6.393/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_9__3_/D    1
clk(R)->clk(R)	3.029    -6.393/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_27__50_/D    1
clk(R)->clk(R)	3.032    -6.393/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_8__51_/D    1
clk(R)->clk(R)	3.023    -6.393/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_3__45_/D    1
clk(R)->clk(R)	3.035    -6.393/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_8__55_/D    1
clk(R)->clk(R)	2.954    -6.393/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_11__2_/D    1
clk(R)->clk(R)	2.972    -6.392/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_2__39_/D    1
clk(R)->clk(R)	2.955    -6.392/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_13__23_/D    1
clk(R)->clk(R)	3.025    -6.392/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_25__34_/D    1
clk(R)->clk(R)	3.030    -6.392/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_20__51_/D    1
clk(R)->clk(R)	3.042    -6.392/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_2__22_/D    1
clk(R)->clk(R)	2.970    -6.392/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_10__48_/D    1
clk(R)->clk(R)	3.027    -6.392/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_19__48_/D    1
clk(R)->clk(R)	3.032    -6.392/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_10__3_/D    1
clk(R)->clk(R)	3.048    -6.392/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_22__55_/D    1
clk(R)->clk(R)	3.017    -6.392/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_18__58_/D    1
clk(R)->clk(R)	3.044    -6.392/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_15__22_/D    1
clk(R)->clk(R)	2.986    -6.392/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_29__45_/D    1
clk(R)->clk(R)	3.036    -6.391/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_12__38_/D    1
clk(R)->clk(R)	2.964    -6.391/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_2__21_/D    1
clk(R)->clk(R)	2.969    -6.391/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_11__23_/D    1
clk(R)->clk(R)	2.984    -6.391/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_21__45_/D    1
clk(R)->clk(R)	3.025    -6.391/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_8__39_/D    1
clk(R)->clk(R)	2.974    -6.391/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_14__18_/D    1
clk(R)->clk(R)	3.028    -6.391/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_21__48_/D    1
clk(R)->clk(R)	3.024    -6.391/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_20__48_/D    1
clk(R)->clk(R)	3.048    -6.391/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_10__2_/D    1
clk(R)->clk(R)	3.025    -6.391/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_20__39_/D    1
clk(R)->clk(R)	2.986    -6.391/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_14__4_/D    1
clk(R)->clk(R)	3.035    -6.391/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_28__45_/D    1
clk(R)->clk(R)	2.985    -6.391/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_14__20_/D    1
clk(R)->clk(R)	3.035    -6.391/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__4_/D    1
clk(R)->clk(R)	3.034    -6.391/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_26__49_/D    1
clk(R)->clk(R)	3.029    -6.390/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_27__42_/D    1
clk(R)->clk(R)	3.040    -6.390/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_1__1_/D    1
clk(R)->clk(R)	2.972    -6.390/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__37_/D    1
clk(R)->clk(R)	2.959    -6.390/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_2__5_/D    1
clk(R)->clk(R)	3.031    -6.390/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_14__0_/D    1
clk(R)->clk(R)	3.033    -6.390/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_9__5_/D    1
clk(R)->clk(R)	3.043    -6.390/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_26__55_/D    1
clk(R)->clk(R)	3.029    -6.390/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_25__60_/D    1
clk(R)->clk(R)	3.022    -6.390/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_7__43_/D    1
clk(R)->clk(R)	3.016    -6.390/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_4__32_/D    1
clk(R)->clk(R)	3.036    -6.390/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_15__21_/D    1
clk(R)->clk(R)	3.050    -6.390/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_1__62_/D    1
clk(R)->clk(R)	2.980    -6.389/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_29__46_/D    1
clk(R)->clk(R)	2.959    -6.389/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_26__34_/D    1
clk(R)->clk(R)	3.026    -6.389/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_23__40_/D    1
clk(R)->clk(R)	3.033    -6.389/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_8__53_/D    1
clk(R)->clk(R)	3.027    -6.389/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_10__36_/D    1
clk(R)->clk(R)	2.963    -6.389/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_6__35_/D    1
clk(R)->clk(R)	3.030    -6.389/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_30__48_/D    1
clk(R)->clk(R)	2.961    -6.389/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_10__49_/D    1
clk(R)->clk(R)	2.987    -6.389/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_2__17_/D    1
clk(R)->clk(R)	3.033    -6.389/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_25__21_/D    1
clk(R)->clk(R)	3.029    -6.389/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_4__49_/D    1
clk(R)->clk(R)	2.961    -6.389/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_14__5_/D    1
clk(R)->clk(R)	2.978    -6.389/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_14__17_/D    1
clk(R)->clk(R)	3.035    -6.389/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_22__37_/D    1
clk(R)->clk(R)	3.033    -6.389/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__60_/D    1
clk(R)->clk(R)	2.960    -6.389/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_13__3_/D    1
clk(R)->clk(R)	3.026    -6.389/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_27__57_/D    1
clk(R)->clk(R)	3.020    -6.389/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_13__57_/D    1
clk(R)->clk(R)	3.038    -6.389/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_8__5_/D    1
clk(R)->clk(R)	3.033    -6.389/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__18_/D    1
clk(R)->clk(R)	3.031    -6.389/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_19__55_/D    1
clk(R)->clk(R)	2.972    -6.388/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__18_/D    1
clk(R)->clk(R)	3.029    -6.388/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_4__54_/D    1
clk(R)->clk(R)	2.971    -6.388/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_11__42_/D    1
clk(R)->clk(R)	3.023    -6.388/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_23__58_/D    1
clk(R)->clk(R)	3.030    -6.388/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_27__56_/D    1
clk(R)->clk(R)	3.039    -6.388/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_25__17_/D    1
clk(R)->clk(R)	3.031    -6.388/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_4__52_/D    1
clk(R)->clk(R)	3.025    -6.388/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_30__39_/D    1
clk(R)->clk(R)	2.985    -6.388/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_14__0_/D    1
clk(R)->clk(R)	3.027    -6.388/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_8__38_/D    1
clk(R)->clk(R)	3.020    -6.388/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_17__48_/D    1
clk(R)->clk(R)	3.030    -6.388/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_15__63_/D    1
clk(R)->clk(R)	2.975    -6.388/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_13__58_/D    1
clk(R)->clk(R)	3.025    -6.387/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_15__34_/D    1
clk(R)->clk(R)	2.971    -6.387/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_21__58_/D    1
clk(R)->clk(R)	3.039    -6.387/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_8__16_/D    1
clk(R)->clk(R)	2.962    -6.387/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_10__38_/D    1
clk(R)->clk(R)	2.979    -6.387/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_15__58_/D    1
clk(R)->clk(R)	3.028    -6.387/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_27__20_/D    1
clk(R)->clk(R)	3.020    -6.387/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_3__47_/D    1
clk(R)->clk(R)	3.029    -6.387/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_22__47_/D    1
clk(R)->clk(R)	3.036    -6.387/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_6__20_/D    1
clk(R)->clk(R)	3.039    -6.387/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_2__21_/D    1
clk(R)->clk(R)	2.972    -6.387/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_5__58_/D    1
clk(R)->clk(R)	3.034    -6.387/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_17__44_/D    1
clk(R)->clk(R)	3.029    -6.387/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_26__60_/D    1
clk(R)->clk(R)	2.965    -6.387/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_11__51_/D    1
clk(R)->clk(R)	2.967    -6.387/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_10__55_/D    1
clk(R)->clk(R)	3.032    -6.387/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_27__1_/D    1
clk(R)->clk(R)	2.982    -6.387/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_21__59_/D    1
clk(R)->clk(R)	3.033    -6.387/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_25__2_/D    1
clk(R)->clk(R)	3.040    -6.387/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_25__3_/D    1
clk(R)->clk(R)	2.996    -6.387/*        -0.096/*        cpu3/myregFile/regfile_ram_reg_11__57_/D    1
clk(R)->clk(R)	3.034    -6.386/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_14__2_/D    1
clk(R)->clk(R)	3.029    -6.386/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_27__21_/D    1
clk(R)->clk(R)	3.039    -6.386/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_25__1_/D    1
clk(R)->clk(R)	3.033    -6.386/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__17_/D    1
clk(R)->clk(R)	3.040    -6.386/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_25__23_/D    1
clk(R)->clk(R)	3.033    -6.386/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__36_/D    1
clk(R)->clk(R)	3.044    -6.386/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_25__62_/D    1
clk(R)->clk(R)	3.042    -6.386/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_17__18_/D    1
clk(R)->clk(R)	2.967    -6.386/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_2__36_/D    1
clk(R)->clk(R)	2.973    -6.386/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_5__39_/D    1
clk(R)->clk(R)	3.033    -6.386/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_22__44_/D    1
clk(R)->clk(R)	3.033    -6.386/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__62_/D    1
clk(R)->clk(R)	3.032    -6.386/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_1__47_/D    1
clk(R)->clk(R)	2.957    -6.386/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_26__55_/D    1
clk(R)->clk(R)	3.034    -6.386/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_4__51_/D    1
clk(R)->clk(R)	3.034    -6.386/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_13__42_/D    1
clk(R)->clk(R)	2.973    -6.386/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_10__17_/D    1
clk(R)->clk(R)	3.031    -6.386/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_20__38_/D    1
clk(R)->clk(R)	3.020    -6.385/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_5__43_/D    1
clk(R)->clk(R)	2.984    -6.385/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_11__45_/D    1
clk(R)->clk(R)	2.967    -6.385/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_11__59_/D    1
clk(R)->clk(R)	2.979    -6.385/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_17__42_/D    1
clk(R)->clk(R)	3.039    -6.385/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_4__55_/D    1
clk(R)->clk(R)	3.039    -6.385/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_25__4_/D    1
clk(R)->clk(R)	3.030    -6.385/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_20__52_/D    1
clk(R)->clk(R)	3.040    -6.385/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_6__23_/D    1
clk(R)->clk(R)	3.023    -6.385/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_18__61_/D    1
clk(R)->clk(R)	2.966    -6.385/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__33_/D    1
clk(R)->clk(R)	3.037    -6.385/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_20__54_/D    1
clk(R)->clk(R)	3.045    -6.385/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_6__17_/D    1
clk(R)->clk(R)	3.027    -6.385/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_23__63_/D    1
clk(R)->clk(R)	3.025    -6.385/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_22__45_/D    1
clk(R)->clk(R)	3.032    -6.385/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_27__41_/D    1
clk(R)->clk(R)	2.976    -6.385/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_15__35_/D    1
clk(R)->clk(R)	2.966    -6.384/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_2__59_/D    1
clk(R)->clk(R)	3.018    -6.384/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_30__58_/D    1
clk(R)->clk(R)	3.037    -6.384/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_8__20_/D    1
clk(R)->clk(R)	3.033    -6.384/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__55_/D    1
clk(R)->clk(R)	2.971    -6.384/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_2__58_/D    1
clk(R)->clk(R)	2.962    -6.384/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_10__3_/D    1
clk(R)->clk(R)	3.032    -6.384/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_8__37_/D    1
clk(R)->clk(R)	3.032    -6.384/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_30__45_/D    1
clk(R)->clk(R)	3.014    -6.384/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_28__59_/D    1
clk(R)->clk(R)	3.038    -6.384/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_27__35_/D    1
clk(R)->clk(R)	3.037    -6.384/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_27__23_/D    1
clk(R)->clk(R)	3.045    -6.384/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_26__52_/D    1
clk(R)->clk(R)	3.027    -6.384/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_4__38_/D    1
clk(R)->clk(R)	3.049    -6.384/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_12__37_/D    1
clk(R)->clk(R)	3.033    -6.384/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_26__62_/D    1
clk(R)->clk(R)	3.032    -6.384/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_13__41_/D    1
clk(R)->clk(R)	3.039    -6.383/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_17__22_/D    1
clk(R)->clk(R)	3.019    -6.383/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_27__46_/D    1
clk(R)->clk(R)	2.979    -6.383/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_9__50_/D    1
clk(R)->clk(R)	3.031    -6.383/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_26__59_/D    1
clk(R)->clk(R)	2.971    -6.383/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_10__54_/D    1
clk(R)->clk(R)	3.023    -6.383/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_28__0_/D    1
clk(R)->clk(R)	3.043    -6.383/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_25__20_/D    1
clk(R)->clk(R)	3.030    -6.383/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_23__61_/D    1
clk(R)->clk(R)	2.976    -6.383/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_2__62_/D    1
clk(R)->clk(R)	3.043    -6.383/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_6__1_/D    1
clk(R)->clk(R)	3.030    -6.383/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_27__5_/D    1
clk(R)->clk(R)	3.021    -6.382/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_7__46_/D    1
clk(R)->clk(R)	2.986    -6.382/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_23__46_/D    1
clk(R)->clk(R)	3.039    -6.382/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_6__3_/D    1
clk(R)->clk(R)	3.040    -6.382/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_25__16_/D    1
clk(R)->clk(R)	3.023    -6.382/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_28__58_/D    1
clk(R)->clk(R)	2.954    -6.382/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_2__22_/D    1
clk(R)->clk(R)	3.034    -6.382/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_26__17_/D    1
clk(R)->clk(R)	3.034    -6.382/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__17_/D    1
clk(R)->clk(R)	2.957    -6.382/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_31__23_/D    1
clk(R)->clk(R)	3.035    -6.382/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_17__20_/D    1
clk(R)->clk(R)	2.975    -6.382/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_17__59_/D    1
clk(R)->clk(R)	3.041    -6.382/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_15__1_/D    1
clk(R)->clk(R)	3.035    -6.382/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_20__37_/D    1
clk(R)->clk(R)	3.014    -6.382/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_22__58_/D    1
clk(R)->clk(R)	3.036    -6.382/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_18__33_/D    1
clk(R)->clk(R)	2.980    -6.382/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_9__56_/D    1
clk(R)->clk(R)	2.968    -6.382/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_10__32_/D    1
clk(R)->clk(R)	3.041    -6.381/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_25__22_/D    1
clk(R)->clk(R)	2.956    -6.381/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_21__3_/D    1
clk(R)->clk(R)	3.039    -6.381/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_29__17_/D    1
clk(R)->clk(R)	3.019    -6.381/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_11__34_/D    1
clk(R)->clk(R)	3.037    -6.381/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_8__3_/D    1
clk(R)->clk(R)	3.032    -6.381/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_6__5_/D    1
clk(R)->clk(R)	3.027    -6.381/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_17__55_/D    1
clk(R)->clk(R)	3.023    -6.381/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_12__34_/D    1
clk(R)->clk(R)	2.984    -6.381/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_9__43_/D    1
clk(R)->clk(R)	3.028    -6.381/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_21__43_/D    1
clk(R)->clk(R)	3.038    -6.381/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_17__3_/D    1
clk(R)->clk(R)	3.033    -6.381/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_17__16_/D    1
clk(R)->clk(R)	3.024    -6.381/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_16__60_/D    1
clk(R)->clk(R)	3.037    -6.381/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_13__56_/D    1
clk(R)->clk(R)	2.951    -6.381/*        -0.051/*        cpu3/myregFile/regfile_ram_reg_5__3_/D    1
clk(R)->clk(R)	2.964    -6.381/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_17__39_/D    1
clk(R)->clk(R)	3.035    -6.381/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__23_/D    1
clk(R)->clk(R)	3.029    -6.381/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__34_/D    1
clk(R)->clk(R)	2.971    -6.381/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_10__44_/D    1
clk(R)->clk(R)	2.972    -6.381/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_15__61_/D    1
clk(R)->clk(R)	2.972    -6.381/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__33_/D    1
clk(R)->clk(R)	3.026    -6.380/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_12__50_/D    1
clk(R)->clk(R)	2.970    -6.380/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_17__58_/D    1
clk(R)->clk(R)	2.974    -6.380/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__36_/D    1
clk(R)->clk(R)	3.027    -6.380/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_7__4_/D    1
clk(R)->clk(R)	3.024    -6.380/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_23__48_/D    1
clk(R)->clk(R)	3.027    -6.380/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_26__37_/D    1
clk(R)->clk(R)	2.965    -6.380/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_21__23_/D    1
clk(R)->clk(R)	2.959    -6.380/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_13__2_/D    1
clk(R)->clk(R)	2.961    -6.380/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_29__19_/D    1
clk(R)->clk(R)	3.036    -6.380/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_10__17_/D    1
clk(R)->clk(R)	3.030    -6.380/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_9__16_/D    1
clk(R)->clk(R)	3.022    -6.380/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_18__50_/D    1
clk(R)->clk(R)	3.037    -6.380/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_29__47_/D    1
clk(R)->clk(R)	3.027    -6.380/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_16__63_/D    1
clk(R)->clk(R)	2.979    -6.380/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_29__40_/D    1
clk(R)->clk(R)	3.026    -6.379/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_28__61_/D    1
clk(R)->clk(R)	3.025    -6.379/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_28__63_/D    1
clk(R)->clk(R)	2.975    -6.379/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_23__42_/D    1
clk(R)->clk(R)	2.979    -6.379/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_23__45_/D    1
clk(R)->clk(R)	3.030    -6.379/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__47_/D    1
clk(R)->clk(R)	2.984    -6.379/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_10__53_/D    1
clk(R)->clk(R)	2.962    -6.379/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_10__4_/D    1
clk(R)->clk(R)	3.022    -6.379/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_18__59_/D    1
clk(R)->clk(R)	3.039    -6.379/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_23__44_/D    1
clk(R)->clk(R)	2.962    -6.379/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_14__22_/D    1
clk(R)->clk(R)	3.029    -6.379/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_20__33_/D    1
clk(R)->clk(R)	3.030    -6.379/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_2__36_/D    1
clk(R)->clk(R)	2.972    -6.379/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__39_/D    1
clk(R)->clk(R)	2.981    -6.379/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_15__62_/D    1
clk(R)->clk(R)	3.046    -6.378/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_17__21_/D    1
clk(R)->clk(R)	3.022    -6.378/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_21__61_/D    1
clk(R)->clk(R)	3.019    -6.378/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_5__46_/D    1
clk(R)->clk(R)	3.029    -6.378/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__45_/D    1
clk(R)->clk(R)	2.971    -6.378/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__46_/D    1
clk(R)->clk(R)	3.041    -6.377/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_17__5_/D    1
clk(R)->clk(R)	3.028    -6.377/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_18__63_/D    1
clk(R)->clk(R)	2.976    -6.377/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_26__38_/D    1
clk(R)->clk(R)	2.977    -6.377/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_26__54_/D    1
clk(R)->clk(R)	3.045    -6.377/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_25__18_/D    1
clk(R)->clk(R)	3.042    -6.377/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_26__38_/D    1
clk(R)->clk(R)	3.023    -6.377/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_27__0_/D    1
clk(R)->clk(R)	2.974    -6.377/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_23__59_/D    1
clk(R)->clk(R)	3.037    -6.377/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_6__16_/D    1
clk(R)->clk(R)	3.037    -6.377/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_14__16_/D    1
clk(R)->clk(R)	3.053    -6.377/*        -0.153/*        cpu1/myregFile/regfile_ram_reg_6__21_/D    1
clk(R)->clk(R)	2.979    -6.377/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_21__39_/D    1
clk(R)->clk(R)	2.964    -6.377/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_29__21_/D    1
clk(R)->clk(R)	3.024    -6.377/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_25__0_/D    1
clk(R)->clk(R)	3.042    -6.377/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_4__53_/D    1
clk(R)->clk(R)	3.042    -6.377/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_4__39_/D    1
clk(R)->clk(R)	3.032    -6.376/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_7__19_/D    1
clk(R)->clk(R)	3.032    -6.376/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__33_/D    1
clk(R)->clk(R)	3.011    -6.376/*        -0.111/*        cpu1/myregFile/regfile_ram_reg_20__32_/D    1
clk(R)->clk(R)	3.036    -6.376/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_30__52_/D    1
clk(R)->clk(R)	3.023    -6.376/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_11__43_/D    1
clk(R)->clk(R)	2.972    -6.376/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_13__61_/D    1
clk(R)->clk(R)	3.043    -6.376/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_17__23_/D    1
clk(R)->clk(R)	3.047    -6.376/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_17__17_/D    1
clk(R)->clk(R)	2.967    -6.376/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_13__35_/D    1
clk(R)->clk(R)	3.024    -6.376/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_30__53_/D    1
clk(R)->clk(R)	3.020    -6.376/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_22__61_/D    1
clk(R)->clk(R)	3.042    -6.375/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_1__17_/D    1
clk(R)->clk(R)	3.038    -6.375/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_27__16_/D    1
clk(R)->clk(R)	3.054    -6.375/*        -0.154/*        cpu1/myregFile/regfile_ram_reg_25__19_/D    1
clk(R)->clk(R)	3.048    -6.375/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_10__35_/D    1
clk(R)->clk(R)	3.037    -6.375/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_30__54_/D    1
clk(R)->clk(R)	2.968    -6.375/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_26__48_/D    1
clk(R)->clk(R)	3.027    -6.375/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_6__48_/D    1
clk(R)->clk(R)	3.022    -6.375/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_6__54_/D    1
clk(R)->clk(R)	3.021    -6.375/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_21__63_/D    1
clk(R)->clk(R)	3.025    -6.375/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_30__38_/D    1
clk(R)->clk(R)	3.041    -6.375/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_4__37_/D    1
clk(R)->clk(R)	2.965    -6.375/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__5_/D    1
clk(R)->clk(R)	3.027    -6.375/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_19__18_/D    1
clk(R)->clk(R)	3.038    -6.375/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_30__49_/D    1
clk(R)->clk(R)	3.021    -6.374/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_23__47_/D    1
clk(R)->clk(R)	3.035    -6.374/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_14__20_/D    1
clk(R)->clk(R)	2.972    -6.374/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_2__51_/D    1
clk(R)->clk(R)	3.026    -6.374/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_23__55_/D    1
clk(R)->clk(R)	3.040    -6.374/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_8__17_/D    1
clk(R)->clk(R)	3.060    -6.374/*        -0.160/*        cpu1/myregFile/regfile_ram_reg_17__19_/D    1
clk(R)->clk(R)	3.026    -6.374/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_3__4_/D    1
clk(R)->clk(R)	3.026    -6.374/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_11__61_/D    1
clk(R)->clk(R)	3.023    -6.374/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_5__44_/D    1
clk(R)->clk(R)	3.019    -6.374/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_19__57_/D    1
clk(R)->clk(R)	2.973    -6.374/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_26__53_/D    1
clk(R)->clk(R)	3.033    -6.374/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_9__2_/D    1
clk(R)->clk(R)	3.027    -6.374/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_28__60_/D    1
clk(R)->clk(R)	3.021    -6.374/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_11__19_/D    1
clk(R)->clk(R)	3.031    -6.373/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_19__4_/D    1
clk(R)->clk(R)	3.041    -6.373/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_27__3_/D    1
clk(R)->clk(R)	2.982    -6.373/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_13__62_/D    1
clk(R)->clk(R)	2.976    -6.373/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_23__39_/D    1
clk(R)->clk(R)	3.049    -6.373/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_2__1_/D    1
clk(R)->clk(R)	3.023    -6.373/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_30__60_/D    1
clk(R)->clk(R)	3.038    -6.373/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_27__2_/D    1
clk(R)->clk(R)	3.049    -6.373/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_26__23_/D    1
clk(R)->clk(R)	2.971    -6.373/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_11__58_/D    1
clk(R)->clk(R)	3.047    -6.373/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_14__5_/D    1
clk(R)->clk(R)	3.031    -6.373/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_18__62_/D    1
clk(R)->clk(R)	3.026    -6.373/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_17__0_/D    1
clk(R)->clk(R)	3.023    -6.373/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_18__35_/D    1
clk(R)->clk(R)	2.972    -6.373/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__50_/D    1
clk(R)->clk(R)	3.044    -6.373/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_8__1_/D    1
clk(R)->clk(R)	2.975    -6.373/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_26__32_/D    1
clk(R)->clk(R)	3.028    -6.372/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_11__4_/D    1
clk(R)->clk(R)	3.045    -6.372/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_15__17_/D    1
clk(R)->clk(R)	3.033    -6.372/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_4__34_/D    1
clk(R)->clk(R)	2.959    -6.372/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_21__2_/D    1
clk(R)->clk(R)	3.015    -6.372/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_8__32_/D    1
clk(R)->clk(R)	3.034    -6.372/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_13__40_/D    1
clk(R)->clk(R)	2.970    -6.372/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_26__52_/D    1
clk(R)->clk(R)	3.041    -6.372/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_2__23_/D    1
clk(R)->clk(R)	2.983    -6.372/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_10__34_/D    1
clk(R)->clk(R)	2.972    -6.372/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_2__45_/D    1
clk(R)->clk(R)	3.028    -6.372/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_28__5_/D    1
clk(R)->clk(R)	3.034    -6.372/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__35_/D    1
clk(R)->clk(R)	3.054    -6.372/*        -0.154/*        cpu1/myregFile/regfile_ram_reg_27__22_/D    1
clk(R)->clk(R)	3.027    -6.372/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_24__62_/D    1
clk(R)->clk(R)	3.046    -6.372/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_8__21_/D    1
clk(R)->clk(R)	2.986    -6.372/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_10__41_/D    1
clk(R)->clk(R)	2.974    -6.372/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_9__45_/D    1
clk(R)->clk(R)	3.023    -6.372/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_6__53_/D    1
clk(R)->clk(R)	3.027    -6.371/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_19__42_/D    1
clk(R)->clk(R)	3.028    -6.371/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_6__52_/D    1
clk(R)->clk(R)	2.979    -6.371/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_2__46_/D    1
clk(R)->clk(R)	3.024    -6.371/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_7__58_/D    1
clk(R)->clk(R)	3.031    -6.371/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_2__20_/D    1
clk(R)->clk(R)	2.994    -6.371/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_10__52_/D    1
clk(R)->clk(R)	3.019    -6.371/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_19__46_/D    1
clk(R)->clk(R)	3.027    -6.371/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_27__43_/D    1
clk(R)->clk(R)	2.957    -6.371/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_2__23_/D    1
clk(R)->clk(R)	3.042    -6.371/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_10__1_/D    1
clk(R)->clk(R)	2.966    -6.371/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__37_/D    1
clk(R)->clk(R)	2.973    -6.371/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_23__58_/D    1
clk(R)->clk(R)	2.970    -6.370/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_5__35_/D    1
clk(R)->clk(R)	2.978    -6.370/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_5__62_/D    1
clk(R)->clk(R)	3.049    -6.370/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_30__51_/D    1
clk(R)->clk(R)	3.051    -6.370/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_17__1_/D    1
clk(R)->clk(R)	2.970    -6.370/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_29__22_/D    1
clk(R)->clk(R)	3.015    -6.370/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_9__59_/D    1
clk(R)->clk(R)	3.029    -6.370/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_3__19_/D    1
clk(R)->clk(R)	2.973    -6.370/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_10__1_/D    1
clk(R)->clk(R)	3.046    -6.370/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_10__23_/D    1
clk(R)->clk(R)	3.043    -6.370/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_26__1_/D    1
clk(R)->clk(R)	3.028    -6.370/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_21__40_/D    1
clk(R)->clk(R)	3.037    -6.370/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_19__19_/D    1
clk(R)->clk(R)	3.040    -6.369/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_14__3_/D    1
clk(R)->clk(R)	2.979    -6.369/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_10__56_/D    1
clk(R)->clk(R)	2.961    -6.369/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_15__2_/D    1
clk(R)->clk(R)	2.960    -6.369/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_26__49_/D    1
clk(R)->clk(R)	3.035    -6.369/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_8__33_/D    1
clk(R)->clk(R)	3.028    -6.369/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_15__47_/D    1
clk(R)->clk(R)	3.032    -6.369/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__58_/D    1
clk(R)->clk(R)	3.026    -6.369/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_16__59_/D    1
clk(R)->clk(R)	2.973    -6.368/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_9__0_/D    1
clk(R)->clk(R)	2.991    -6.368/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_10__47_/D    1
clk(R)->clk(R)	2.975    -6.368/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_10__20_/D    1
clk(R)->clk(R)	2.977    -6.368/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_10__40_/D    1
clk(R)->clk(R)	3.035    -6.368/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__59_/D    1
clk(R)->clk(R)	2.991    -6.368/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_9__57_/D    1
clk(R)->clk(R)	2.961    -6.368/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_29__18_/D    1
clk(R)->clk(R)	2.995    -6.368/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_2__61_/D    1
clk(R)->clk(R)	2.982    -6.368/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_21__61_/D    1
clk(R)->clk(R)	3.027    -6.368/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_21__44_/D    1
clk(R)->clk(R)	3.036    -6.368/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__16_/D    1
clk(R)->clk(R)	3.033    -6.368/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__37_/D    1
clk(R)->clk(R)	3.027    -6.368/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_25__45_/D    1
clk(R)->clk(R)	3.019    -6.368/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_27__40_/D    1
clk(R)->clk(R)	3.038    -6.368/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_28__2_/D    1
clk(R)->clk(R)	3.034    -6.367/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_30__61_/D    1
clk(R)->clk(R)	3.028    -6.367/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_11__60_/D    1
clk(R)->clk(R)	3.028    -6.367/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_13__19_/D    1
clk(R)->clk(R)	3.023    -6.367/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_13__34_/D    1
clk(R)->clk(R)	3.029    -6.367/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_7__61_/D    1
clk(R)->clk(R)	3.028    -6.367/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_18__36_/D    1
clk(R)->clk(R)	3.024    -6.367/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_21__20_/D    1
clk(R)->clk(R)	3.034    -6.367/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_23__60_/D    1
clk(R)->clk(R)	2.975    -6.367/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_5__61_/D    1
clk(R)->clk(R)	2.972    -6.367/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_17__61_/D    1
clk(R)->clk(R)	3.032    -6.367/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__50_/D    1
clk(R)->clk(R)	3.050    -6.367/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_1__23_/D    1
clk(R)->clk(R)	3.028    -6.367/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_7__44_/D    1
clk(R)->clk(R)	3.031    -6.367/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_30__63_/D    1
clk(R)->clk(R)	3.025    -6.366/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_5__58_/D    1
clk(R)->clk(R)	2.977    -6.366/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_14__40_/D    1
clk(R)->clk(R)	2.963    -6.366/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_14__48_/D    1
clk(R)->clk(R)	3.050    -6.366/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_17__2_/D    1
clk(R)->clk(R)	3.035    -6.366/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__58_/D    1
clk(R)->clk(R)	3.040    -6.366/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_6__2_/D    1
clk(R)->clk(R)	3.034    -6.366/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_14__1_/D    1
clk(R)->clk(R)	3.033    -6.366/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_19__56_/D    1
clk(R)->clk(R)	3.023    -6.366/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_28__34_/D    1
clk(R)->clk(R)	3.038    -6.366/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_26__21_/D    1
clk(R)->clk(R)	3.044    -6.366/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_18__60_/D    1
clk(R)->clk(R)	3.026    -6.366/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_5__61_/D    1
clk(R)->clk(R)	3.027    -6.365/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_11__63_/D    1
clk(R)->clk(R)	2.975    -6.365/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_13__60_/D    1
clk(R)->clk(R)	2.976    -6.365/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_6__36_/D    1
clk(R)->clk(R)	3.014    -6.365/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_6__39_/D    1
clk(R)->clk(R)	2.990    -6.365/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_6__39_/D    1
clk(R)->clk(R)	3.014    -6.365/*        -0.114/*        cpu1/myregFile/regfile_ram_reg_27__32_/D    1
clk(R)->clk(R)	3.024    -6.365/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_22__59_/D    1
clk(R)->clk(R)	3.037    -6.365/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_24__60_/D    1
clk(R)->clk(R)	3.036    -6.365/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_24__63_/D    1
clk(R)->clk(R)	3.028    -6.365/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_7__63_/D    1
clk(R)->clk(R)	2.971    -6.365/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__42_/D    1
clk(R)->clk(R)	3.009    -6.365/*        -0.109/*        cpu1/myregFile/regfile_ram_reg_18__32_/D    1
clk(R)->clk(R)	3.038    -6.365/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__5_/D    1
clk(R)->clk(R)	2.963    -6.365/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_10__2_/D    1
clk(R)->clk(R)	3.024    -6.364/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_30__2_/D    1
clk(R)->clk(R)	3.037    -6.364/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_23__1_/D    1
clk(R)->clk(R)	3.029    -6.364/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_22__60_/D    1
clk(R)->clk(R)	2.963    -6.364/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_7__4_/D    1
clk(R)->clk(R)	3.022    -6.364/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_5__4_/D    1
clk(R)->clk(R)	3.029    -6.364/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_13__18_/D    1
clk(R)->clk(R)	2.983    -6.364/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_14__44_/D    1
clk(R)->clk(R)	3.038    -6.364/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_6__51_/D    1
clk(R)->clk(R)	2.975    -6.364/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_29__16_/D    1
clk(R)->clk(R)	2.957    -6.364/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_29__23_/D    1
clk(R)->clk(R)	3.050    -6.364/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_15__23_/D    1
clk(R)->clk(R)	3.039    -6.363/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_10__21_/D    1
clk(R)->clk(R)	2.980    -6.363/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_2__40_/D    1
clk(R)->clk(R)	2.988    -6.363/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_21__62_/D    1
clk(R)->clk(R)	3.023    -6.363/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_11__44_/D    1
clk(R)->clk(R)	2.978    -6.363/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_2__43_/D    1
clk(R)->clk(R)	2.975    -6.363/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_15__51_/D    1
clk(R)->clk(R)	3.027    -6.363/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_30__33_/D    1
clk(R)->clk(R)	2.979    -6.363/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_14__16_/D    1
clk(R)->clk(R)	3.032    -6.363/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__62_/D    1
clk(R)->clk(R)	2.966    -6.363/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_2__16_/D    1
clk(R)->clk(R)	3.034    -6.363/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_7__22_/D    1
clk(R)->clk(R)	3.035    -6.363/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_13__4_/D    1
clk(R)->clk(R)	3.034    -6.363/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_11__46_/D    1
clk(R)->clk(R)	3.032    -6.363/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_23__4_/D    1
clk(R)->clk(R)	3.019    -6.363/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_28__39_/D    1
clk(R)->clk(R)	3.041    -6.362/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_6__0_/D    1
clk(R)->clk(R)	3.035    -6.362/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_23__62_/D    1
clk(R)->clk(R)	2.967    -6.362/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_14__52_/D    1
clk(R)->clk(R)	2.987    -6.362/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_10__0_/D    1
clk(R)->clk(R)	3.020    -6.362/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_28__53_/D    1
clk(R)->clk(R)	3.034    -6.362/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_7__62_/D    1
clk(R)->clk(R)	3.030    -6.362/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_28__3_/D    1
clk(R)->clk(R)	2.970    -6.362/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_14__37_/D    1
clk(R)->clk(R)	3.040    -6.362/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_14__17_/D    1
clk(R)->clk(R)	2.964    -6.362/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_10__39_/D    1
clk(R)->clk(R)	2.972    -6.362/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__35_/D    1
clk(R)->clk(R)	3.036    -6.362/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_19__41_/D    1
clk(R)->clk(R)	3.043    -6.362/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_8__35_/D    1
clk(R)->clk(R)	3.025    -6.362/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_24__59_/D    1
clk(R)->clk(R)	2.972    -6.362/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_6__59_/D    1
clk(R)->clk(R)	3.044    -6.362/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_23__20_/D    1
clk(R)->clk(R)	3.032    -6.362/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_30__59_/D    1
clk(R)->clk(R)	3.030    -6.362/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_20__50_/D    1
clk(R)->clk(R)	3.038    -6.361/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_19__22_/D    1
clk(R)->clk(R)	3.037    -6.361/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_22__63_/D    1
clk(R)->clk(R)	3.032    -6.361/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_30__62_/D    1
clk(R)->clk(R)	3.026    -6.361/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_6__37_/D    1
clk(R)->clk(R)	2.964    -6.361/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_7__20_/D    1
clk(R)->clk(R)	3.036    -6.361/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__20_/D    1
clk(R)->clk(R)	3.032    -6.361/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_1__20_/D    1
clk(R)->clk(R)	3.031    -6.361/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_30__5_/D    1
clk(R)->clk(R)	3.022    -6.361/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_13__43_/D    1
clk(R)->clk(R)	2.985    -6.361/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_10__43_/D    1
clk(R)->clk(R)	2.969    -6.361/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_17__35_/D    1
clk(R)->clk(R)	2.948    -6.361/*        -0.048/*        cpu3/myregFile/regfile_ram_reg_29__2_/D    1
clk(R)->clk(R)	3.029    -6.361/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_5__19_/D    1
clk(R)->clk(R)	3.037    -6.361/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_29__21_/D    1
clk(R)->clk(R)	2.974    -6.361/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__62_/D    1
clk(R)->clk(R)	3.050    -6.361/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_7__18_/D    1
clk(R)->clk(R)	3.038    -6.361/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_16__62_/D    1
clk(R)->clk(R)	3.019    -6.360/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_19__61_/D    1
clk(R)->clk(R)	3.038    -6.360/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__23_/D    1
clk(R)->clk(R)	2.975    -6.360/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_29__49_/D    1
clk(R)->clk(R)	2.965    -6.360/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__0_/D    1
clk(R)->clk(R)	2.972    -6.360/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__59_/D    1
clk(R)->clk(R)	3.041    -6.360/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_8__36_/D    1
clk(R)->clk(R)	3.030    -6.360/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__60_/D    1
clk(R)->clk(R)	2.954    -6.360/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_2__3_/D    1
clk(R)->clk(R)	3.024    -6.360/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_8__34_/D    1
clk(R)->clk(R)	3.044    -6.360/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_28__62_/D    1
clk(R)->clk(R)	2.981    -6.360/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_10__45_/D    1
clk(R)->clk(R)	3.032    -6.360/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_26__18_/D    1
clk(R)->clk(R)	2.965    -6.360/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_14__55_/D    1
clk(R)->clk(R)	3.024    -6.360/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_13__61_/D    1
clk(R)->clk(R)	2.958    -6.360/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_14__54_/D    1
clk(R)->clk(R)	3.037    -6.359/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_23__18_/D    1
clk(R)->clk(R)	3.036    -6.359/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_7__21_/D    1
clk(R)->clk(R)	2.975    -6.359/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_11__61_/D    1
clk(R)->clk(R)	3.026    -6.359/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_28__48_/D    1
clk(R)->clk(R)	3.033    -6.359/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_2__3_/D    1
clk(R)->clk(R)	2.978    -6.359/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_6__58_/D    1
clk(R)->clk(R)	2.967    -6.359/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_13__36_/D    1
clk(R)->clk(R)	2.986    -6.359/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_17__62_/D    1
clk(R)->clk(R)	2.986    -6.358/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_14__56_/D    1
clk(R)->clk(R)	3.033    -6.358/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_21__3_/D    1
clk(R)->clk(R)	3.023    -6.358/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_7__60_/D    1
clk(R)->clk(R)	3.033    -6.358/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_21__5_/D    1
clk(R)->clk(R)	3.041    -6.358/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_19__21_/D    1
clk(R)->clk(R)	2.974    -6.358/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__46_/D    1
clk(R)->clk(R)	3.044    -6.357/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_23__16_/D    1
clk(R)->clk(R)	3.042    -6.357/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_8__50_/D    1
clk(R)->clk(R)	3.031    -6.357/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_3__22_/D    1
clk(R)->clk(R)	3.029    -6.357/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_30__20_/D    1
clk(R)->clk(R)	3.040    -6.357/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_19__1_/D    1
clk(R)->clk(R)	3.038    -6.357/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_21__1_/D    1
clk(R)->clk(R)	3.033    -6.357/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__0_/D    1
clk(R)->clk(R)	3.043    -6.357/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_6__49_/D    1
clk(R)->clk(R)	3.043    -6.357/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_26__33_/D    1
clk(R)->clk(R)	3.031    -6.357/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_21__19_/D    1
clk(R)->clk(R)	3.030    -6.357/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_21__18_/D    1
clk(R)->clk(R)	3.044    -6.357/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_23__17_/D    1
clk(R)->clk(R)	3.024    -6.357/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_7__45_/D    1
clk(R)->clk(R)	3.031    -6.356/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_13__58_/D    1
clk(R)->clk(R)	3.040    -6.356/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_11__18_/D    1
clk(R)->clk(R)	3.065    -6.356/*        -0.165/*        cpu1/myregFile/regfile_ram_reg_8__23_/D    1
clk(R)->clk(R)	2.969    -6.356/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_7__0_/D    1
clk(R)->clk(R)	2.990    -6.356/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_14__47_/D    1
clk(R)->clk(R)	3.049    -6.356/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_14__23_/D    1
clk(R)->clk(R)	3.061    -6.356/*        -0.161/*        cpu1/myregFile/regfile_ram_reg_25__47_/D    1
clk(R)->clk(R)	3.048    -6.356/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_6__55_/D    1
clk(R)->clk(R)	2.968    -6.356/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_29__20_/D    1
clk(R)->clk(R)	2.989    -6.356/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_14__57_/D    1
clk(R)->clk(R)	3.030    -6.356/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_22__36_/D    1
clk(R)->clk(R)	2.972    -6.356/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_14__42_/D    1
clk(R)->clk(R)	3.037    -6.356/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_26__22_/D    1
clk(R)->clk(R)	3.033    -6.356/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_12__36_/D    1
clk(R)->clk(R)	3.029    -6.356/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_28__38_/D    1
clk(R)->clk(R)	3.043    -6.356/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_23__21_/D    1
clk(R)->clk(R)	2.994    -6.356/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_10__57_/D    1
clk(R)->clk(R)	2.966    -6.356/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_29__3_/D    1
clk(R)->clk(R)	3.042    -6.356/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_4__33_/D    1
clk(R)->clk(R)	2.988    -6.356/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_15__36_/D    1
clk(R)->clk(R)	3.015    -6.355/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_27__61_/D    1
clk(R)->clk(R)	3.045    -6.355/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_23__19_/D    1
clk(R)->clk(R)	3.041    -6.355/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_11__62_/D    1
clk(R)->clk(R)	3.042    -6.355/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_23__2_/D    1
clk(R)->clk(R)	2.976    -6.355/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_14__46_/D    1
clk(R)->clk(R)	3.025    -6.355/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_19__58_/D    1
clk(R)->clk(R)	2.972    -6.355/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__23_/D    1
clk(R)->clk(R)	2.970    -6.355/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_10__59_/D    1
clk(R)->clk(R)	3.013    -6.355/*        -0.113/*        cpu1/myregFile/regfile_ram_reg_22__32_/D    1
clk(R)->clk(R)	3.050    -6.355/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_23__3_/D    1
clk(R)->clk(R)	2.965    -6.355/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_13__51_/D    1
clk(R)->clk(R)	3.032    -6.355/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__16_/D    1
clk(R)->clk(R)	2.955    -6.354/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_9__2_/D    1
clk(R)->clk(R)	3.040    -6.354/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_19__17_/D    1
clk(R)->clk(R)	3.030    -6.354/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_17__62_/D    1
clk(R)->clk(R)	3.030    -6.354/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_30__3_/D    1
clk(R)->clk(R)	3.031    -6.354/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_29__18_/D    1
clk(R)->clk(R)	2.983    -6.353/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_5__60_/D    1
clk(R)->clk(R)	3.037    -6.353/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_21__21_/D    1
clk(R)->clk(R)	3.035    -6.353/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_21__2_/D    1
clk(R)->clk(R)	2.963    -6.353/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_9__35_/D    1
clk(R)->clk(R)	3.058    -6.353/*        -0.158/*        cpu1/myregFile/regfile_ram_reg_29__1_/D    1
clk(R)->clk(R)	3.038    -6.353/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_11__22_/D    1
clk(R)->clk(R)	2.965    -6.353/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__4_/D    1
clk(R)->clk(R)	2.976    -6.353/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_14__53_/D    1
clk(R)->clk(R)	3.041    -6.353/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_21__17_/D    1
clk(R)->clk(R)	2.978    -6.353/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_23__35_/D    1
clk(R)->clk(R)	3.020    -6.353/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_27__44_/D    1
clk(R)->clk(R)	3.024    -6.352/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_26__4_/D    1
clk(R)->clk(R)	3.023    -6.352/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_19__43_/D    1
clk(R)->clk(R)	3.028    -6.352/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_28__52_/D    1
clk(R)->clk(R)	3.039    -6.352/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__1_/D    1
clk(R)->clk(R)	3.038    -6.352/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_30__16_/D    1
clk(R)->clk(R)	2.975    -6.352/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_29__17_/D    1
clk(R)->clk(R)	3.040    -6.352/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_19__23_/D    1
clk(R)->clk(R)	3.020    -6.352/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_27__39_/D    1
clk(R)->clk(R)	3.036    -6.352/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_4__50_/D    1
clk(R)->clk(R)	3.015    -6.352/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_19__39_/D    1
clk(R)->clk(R)	2.973    -6.352/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_26__50_/D    1
clk(R)->clk(R)	3.027    -6.352/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_26__19_/D    1
clk(R)->clk(R)	2.961    -6.352/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_14__23_/D    1
clk(R)->clk(R)	3.031    -6.352/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_19__63_/D    1
clk(R)->clk(R)	3.041    -6.352/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_21__4_/D    1
clk(R)->clk(R)	3.023    -6.352/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_5__60_/D    1
clk(R)->clk(R)	3.021    -6.352/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_13__44_/D    1
clk(R)->clk(R)	3.021    -6.352/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_29__4_/D    1
clk(R)->clk(R)	3.034    -6.352/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__16_/D    1
clk(R)->clk(R)	2.986    -6.352/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_23__62_/D    1
clk(R)->clk(R)	3.024    -6.352/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_13__46_/D    1
clk(R)->clk(R)	2.984    -6.351/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_6__51_/D    1
clk(R)->clk(R)	3.033    -6.351/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_22__35_/D    1
clk(R)->clk(R)	3.023    -6.351/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_19__40_/D    1
clk(R)->clk(R)	3.028    -6.351/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_5__63_/D    1
clk(R)->clk(R)	2.982    -6.351/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_23__61_/D    1
clk(R)->clk(R)	3.040    -6.351/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_29__22_/D    1
clk(R)->clk(R)	3.036    -6.351/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__55_/D    1
clk(R)->clk(R)	2.989    -6.351/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_14__45_/D    1
clk(R)->clk(R)	3.027    -6.351/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_23__45_/D    1
clk(R)->clk(R)	2.971    -6.351/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__58_/D    1
clk(R)->clk(R)	3.047    -6.351/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_8__22_/D    1
clk(R)->clk(R)	3.037    -6.351/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_21__22_/D    1
clk(R)->clk(R)	3.052    -6.351/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_3__18_/D    1
clk(R)->clk(R)	3.021    -6.351/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_5__45_/D    1
clk(R)->clk(R)	3.028    -6.351/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_19__20_/D    1
clk(R)->clk(R)	2.985    -6.351/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_2__56_/D    1
clk(R)->clk(R)	3.030    -6.351/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_19__5_/D    1
clk(R)->clk(R)	2.976    -6.350/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_21__60_/D    1
clk(R)->clk(R)	2.969    -6.350/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_14__33_/D    1
clk(R)->clk(R)	3.026    -6.350/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_23__0_/D    1
clk(R)->clk(R)	3.033    -6.350/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_10__22_/D    1
clk(R)->clk(R)	2.975    -6.350/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_26__36_/D    1
clk(R)->clk(R)	2.972    -6.350/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__54_/D    1
clk(R)->clk(R)	3.036    -6.350/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_8__18_/D    1
clk(R)->clk(R)	3.036    -6.350/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_15__20_/D    1
clk(R)->clk(R)	3.028    -6.350/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_25__59_/D    1
clk(R)->clk(R)	2.968    -6.350/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__18_/D    1
clk(R)->clk(R)	2.983    -6.350/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_10__46_/D    1
clk(R)->clk(R)	3.036    -6.350/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_26__50_/D    1
clk(R)->clk(R)	3.033    -6.350/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_11__45_/D    1
clk(R)->clk(R)	3.044    -6.350/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_21__23_/D    1
clk(R)->clk(R)	3.021    -6.349/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_6__32_/D    1
clk(R)->clk(R)	2.995    -6.349/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_14__43_/D    1
clk(R)->clk(R)	3.033    -6.349/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_2__5_/D    1
clk(R)->clk(R)	3.024    -6.349/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_27__58_/D    1
clk(R)->clk(R)	2.978    -6.349/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_29__43_/D    1
clk(R)->clk(R)	2.969    -6.349/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_14__38_/D    1
clk(R)->clk(R)	2.974    -6.349/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_29__1_/D    1
clk(R)->clk(R)	3.028    -6.349/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_20__36_/D    1
clk(R)->clk(R)	2.969    -6.349/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_30__34_/D    1
clk(R)->clk(R)	2.972    -6.349/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__58_/D    1
clk(R)->clk(R)	3.019    -6.349/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_19__47_/D    1
clk(R)->clk(R)	3.041    -6.348/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_13__22_/D    1
clk(R)->clk(R)	3.031    -6.348/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_28__49_/D    1
clk(R)->clk(R)	2.981    -6.348/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_7__1_/D    1
clk(R)->clk(R)	3.039    -6.348/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_1__3_/D    1
clk(R)->clk(R)	3.038    -6.348/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_28__51_/D    1
clk(R)->clk(R)	2.973    -6.348/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_30__33_/D    1
clk(R)->clk(R)	3.028    -6.348/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_9__0_/D    1
clk(R)->clk(R)	3.022    -6.348/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_1__59_/D    1
clk(R)->clk(R)	3.029    -6.348/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_6__36_/D    1
clk(R)->clk(R)	3.015    -6.347/*        -0.115/*        cpu1/myregFile/regfile_ram_reg_17__39_/D    1
clk(R)->clk(R)	2.972    -6.347/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_6__4_/D    1
clk(R)->clk(R)	3.034    -6.347/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_13__62_/D    1
clk(R)->clk(R)	2.978    -6.347/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_10__42_/D    1
clk(R)->clk(R)	2.972    -6.347/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_10__35_/D    1
clk(R)->clk(R)	3.034    -6.347/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_19__3_/D    1
clk(R)->clk(R)	3.030    -6.347/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_30__50_/D    1
clk(R)->clk(R)	2.982    -6.347/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_6__40_/D    1
clk(R)->clk(R)	3.022    -6.347/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_27__34_/D    1
clk(R)->clk(R)	2.964    -6.347/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_30__48_/D    1
clk(R)->clk(R)	2.966    -6.347/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_14__50_/D    1
clk(R)->clk(R)	3.035    -6.347/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_13__63_/D    1
clk(R)->clk(R)	3.042    -6.346/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_11__21_/D    1
clk(R)->clk(R)	2.980    -6.346/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_14__32_/D    1
clk(R)->clk(R)	3.033    -6.346/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_21__62_/D    1
clk(R)->clk(R)	3.051    -6.346/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_23__22_/D    1
clk(R)->clk(R)	2.976    -6.346/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_30__38_/D    1
clk(R)->clk(R)	2.976    -6.346/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_7__17_/D    1
clk(R)->clk(R)	2.972    -6.346/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_5__36_/D    1
clk(R)->clk(R)	3.047    -6.346/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_5__62_/D    1
clk(R)->clk(R)	2.987    -6.346/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_14__59_/D    1
clk(R)->clk(R)	3.023    -6.346/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_8__19_/D    1
clk(R)->clk(R)	2.971    -6.346/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_6__20_/D    1
clk(R)->clk(R)	2.980    -6.346/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_14__49_/D    1
clk(R)->clk(R)	3.036    -6.345/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_11__1_/D    1
clk(R)->clk(R)	2.977    -6.345/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_14__61_/D    1
clk(R)->clk(R)	3.029    -6.345/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_19__16_/D    1
clk(R)->clk(R)	2.971    -6.345/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_2__44_/D    1
clk(R)->clk(R)	3.036    -6.345/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_21__47_/D    1
clk(R)->clk(R)	2.974    -6.345/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_17__60_/D    1
clk(R)->clk(R)	3.038    -6.345/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_28__54_/D    1
clk(R)->clk(R)	2.958    -6.345/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_5__2_/D    1
clk(R)->clk(R)	3.033    -6.345/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_19__44_/D    1
clk(R)->clk(R)	3.021    -6.344/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_13__45_/D    1
clk(R)->clk(R)	3.019    -6.344/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_3__59_/D    1
clk(R)->clk(R)	2.980    -6.344/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_14__58_/D    1
clk(R)->clk(R)	2.979    -6.344/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_11__60_/D    1
clk(R)->clk(R)	3.000    -6.344/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_15__60_/D    1
clk(R)->clk(R)	3.035    -6.344/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_6__50_/D    1
clk(R)->clk(R)	2.976    -6.344/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_30__36_/D    1
clk(R)->clk(R)	3.037    -6.344/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_30__1_/D    1
clk(R)->clk(R)	2.988    -6.344/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_6__45_/D    1
clk(R)->clk(R)	2.977    -6.343/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_14__34_/D    1
clk(R)->clk(R)	2.975    -6.343/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_2__47_/D    1
clk(R)->clk(R)	3.050    -6.343/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_14__21_/D    1
clk(R)->clk(R)	3.037    -6.343/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_6__38_/D    1
clk(R)->clk(R)	2.977    -6.343/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_6__1_/D    1
clk(R)->clk(R)	3.043    -6.343/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_15__3_/D    1
clk(R)->clk(R)	3.023    -6.343/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_26__36_/D    1
clk(R)->clk(R)	3.035    -6.343/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_21__60_/D    1
clk(R)->clk(R)	2.956    -6.342/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_6__23_/D    1
clk(R)->clk(R)	3.042    -6.342/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_6__22_/D    1
clk(R)->clk(R)	3.037    -6.342/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_13__1_/D    1
clk(R)->clk(R)	3.046    -6.342/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_5__18_/D    1
clk(R)->clk(R)	2.971    -6.342/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__53_/D    1
clk(R)->clk(R)	3.040    -6.342/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_5__22_/D    1
clk(R)->clk(R)	3.045    -6.342/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_13__21_/D    1
clk(R)->clk(R)	2.975    -6.342/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_23__60_/D    1
clk(R)->clk(R)	3.034    -6.342/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_1__5_/D    1
clk(R)->clk(R)	2.958    -6.341/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_6__21_/D    1
clk(R)->clk(R)	3.019    -6.341/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_17__45_/D    1
clk(R)->clk(R)	3.047    -6.341/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_3__21_/D    1
clk(R)->clk(R)	2.976    -6.341/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_29__50_/D    1
clk(R)->clk(R)	3.025    -6.341/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_19__0_/D    1
clk(R)->clk(R)	3.035    -6.341/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_14__22_/D    1
clk(R)->clk(R)	2.988    -6.341/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_6__43_/D    1
clk(R)->clk(R)	3.034    -6.341/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_27__63_/D    1
clk(R)->clk(R)	2.990    -6.341/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_2__57_/D    1
clk(R)->clk(R)	2.984    -6.340/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_5__63_/D    1
clk(R)->clk(R)	2.969    -6.340/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_4__40_/D    1
clk(R)->clk(R)	3.045    -6.340/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_3__1_/D    1
clk(R)->clk(R)	2.977    -6.340/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_9__62_/D    1
clk(R)->clk(R)	2.953    -6.340/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_26__23_/D    1
clk(R)->clk(R)	3.033    -6.339/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_15__5_/D    1
clk(R)->clk(R)	3.028    -6.339/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_24__51_/D    1
clk(R)->clk(R)	3.040    -6.339/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_7__17_/D    1
clk(R)->clk(R)	3.036    -6.339/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__37_/D    1
clk(R)->clk(R)	2.980    -6.339/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_15__63_/D    1
clk(R)->clk(R)	3.057    -6.339/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_12__35_/D    1
clk(R)->clk(R)	3.031    -6.339/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_28__21_/D    1
clk(R)->clk(R)	2.967    -6.338/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_10__36_/D    1
clk(R)->clk(R)	2.964    -6.338/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_19__33_/D    1
clk(R)->clk(R)	3.033    -6.338/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_6__33_/D    1
clk(R)->clk(R)	2.995    -6.338/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_13__63_/D    1
clk(R)->clk(R)	3.021    -6.338/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_21__39_/D    1
clk(R)->clk(R)	3.041    -6.338/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_6__35_/D    1
clk(R)->clk(R)	3.029    -6.338/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_24__48_/D    1
clk(R)->clk(R)	3.024    -6.338/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_24__53_/D    1
clk(R)->clk(R)	2.970    -6.338/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__61_/D    1
clk(R)->clk(R)	3.039    -6.338/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_5__21_/D    1
clk(R)->clk(R)	2.959    -6.338/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_6__16_/D    1
clk(R)->clk(R)	2.989    -6.337/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_29__56_/D    1
clk(R)->clk(R)	2.973    -6.337/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_10__61_/D    1
clk(R)->clk(R)	3.034    -6.337/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_4__35_/D    1
clk(R)->clk(R)	2.968    -6.337/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__19_/D    1
clk(R)->clk(R)	2.964    -6.337/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_19__54_/D    1
clk(R)->clk(R)	3.032    -6.337/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_4__36_/D    1
clk(R)->clk(R)	2.983    -6.337/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_6__56_/D    1
clk(R)->clk(R)	2.977    -6.337/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_29__44_/D    1
clk(R)->clk(R)	3.042    -6.337/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_30__21_/D    1
clk(R)->clk(R)	2.971    -6.336/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_5__51_/D    1
clk(R)->clk(R)	3.012    -6.336/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_16__39_/D    1
clk(R)->clk(R)	2.959    -6.336/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_14__2_/D    1
clk(R)->clk(R)	2.969    -6.336/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_6__19_/D    1
clk(R)->clk(R)	3.032    -6.336/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_24__55_/D    1
clk(R)->clk(R)	2.975    -6.336/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_4__47_/D    1
clk(R)->clk(R)	2.972    -6.336/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_17__36_/D    1
clk(R)->clk(R)	3.034    -6.336/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_11__17_/D    1
clk(R)->clk(R)	3.023    -6.336/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_6__34_/D    1
clk(R)->clk(R)	3.051    -6.336/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_13__60_/D    1
clk(R)->clk(R)	3.031    -6.336/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_30__36_/D    1
clk(R)->clk(R)	2.972    -6.335/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__55_/D    1
clk(R)->clk(R)	2.967    -6.335/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_30__49_/D    1
clk(R)->clk(R)	3.021    -6.335/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_24__39_/D    1
clk(R)->clk(R)	2.985    -6.335/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_14__62_/D    1
clk(R)->clk(R)	3.051    -6.335/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_30__23_/D    1
clk(R)->clk(R)	3.017    -6.335/*        -0.117/*        cpu1/myregFile/regfile_ram_reg_26__32_/D    1
clk(R)->clk(R)	2.978    -6.335/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_31__63_/D    1
clk(R)->clk(R)	2.986    -6.335/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_6__0_/D    1
clk(R)->clk(R)	2.976    -6.335/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_29__39_/D    1
clk(R)->clk(R)	3.037    -6.334/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_21__0_/D    1
clk(R)->clk(R)	2.980    -6.334/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_6__47_/D    1
clk(R)->clk(R)	3.044    -6.334/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_28__1_/D    1
clk(R)->clk(R)	2.977    -6.334/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_6__18_/D    1
clk(R)->clk(R)	2.973    -6.334/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_14__39_/D    1
clk(R)->clk(R)	3.030    -6.334/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_14__18_/D    1
clk(R)->clk(R)	2.960    -6.334/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_26__16_/D    1
clk(R)->clk(R)	2.980    -6.333/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_30__32_/D    1
clk(R)->clk(R)	3.028    -6.333/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_21__45_/D    1
clk(R)->clk(R)	3.025    -6.333/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_16__55_/D    1
clk(R)->clk(R)	3.039    -6.333/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_8__4_/D    1
clk(R)->clk(R)	2.979    -6.333/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_6__17_/D    1
clk(R)->clk(R)	2.981    -6.333/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_4__44_/D    1
clk(R)->clk(R)	3.038    -6.333/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_11__23_/D    1
clk(R)->clk(R)	2.957    -6.333/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_26__3_/D    1
clk(R)->clk(R)	2.981    -6.333/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_10__62_/D    1
clk(R)->clk(R)	2.974    -6.333/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_30__52_/D    1
clk(R)->clk(R)	2.963    -6.333/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_26__18_/D    1
clk(R)->clk(R)	2.960    -6.332/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_19__55_/D    1
clk(R)->clk(R)	2.973    -6.332/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_21__36_/D    1
clk(R)->clk(R)	3.031    -6.332/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_20__35_/D    1
clk(R)->clk(R)	3.043    -6.332/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_19__2_/D    1
clk(R)->clk(R)	3.022    -6.332/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_16__53_/D    1
clk(R)->clk(R)	2.972    -6.332/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_23__36_/D    1
clk(R)->clk(R)	3.035    -6.332/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__60_/D    1
clk(R)->clk(R)	3.033    -6.332/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__54_/D    1
clk(R)->clk(R)	2.955    -6.332/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_2__2_/D    1
clk(R)->clk(R)	2.964    -6.332/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_6__22_/D    1
clk(R)->clk(R)	3.036    -6.332/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_3__23_/D    1
clk(R)->clk(R)	3.029    -6.332/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_1__16_/D    1
clk(R)->clk(R)	2.976    -6.332/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_17__51_/D    1
clk(R)->clk(R)	3.023    -6.332/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_18__20_/D    1
clk(R)->clk(R)	2.972    -6.332/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_6__42_/D    1
clk(R)->clk(R)	3.035    -6.332/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_7__47_/D    1
clk(R)->clk(R)	3.032    -6.332/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_24__49_/D    1
clk(R)->clk(R)	2.964    -6.332/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_1__20_/D    1
clk(R)->clk(R)	3.046    -6.331/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_10__18_/D    1
clk(R)->clk(R)	3.028    -6.331/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_16__51_/D    1
clk(R)->clk(R)	2.972    -6.331/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_26__39_/D    1
clk(R)->clk(R)	3.044    -6.331/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_27__62_/D    1
clk(R)->clk(R)	3.032    -6.331/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_10__4_/D    1
clk(R)->clk(R)	2.958    -6.331/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_7__37_/D    1
clk(R)->clk(R)	2.964    -6.331/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_6__5_/D    1
clk(R)->clk(R)	3.037    -6.330/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_13__17_/D    1
clk(R)->clk(R)	3.040    -6.330/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_13__23_/D    1
clk(R)->clk(R)	3.027    -6.330/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_16__49_/D    1
clk(R)->clk(R)	3.028    -6.330/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_16__48_/D    1
clk(R)->clk(R)	2.965    -6.330/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_26__22_/D    1
clk(R)->clk(R)	2.971    -6.330/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_4__46_/D    1
clk(R)->clk(R)	3.056    -6.330/*        -0.156/*        cpu1/myregFile/regfile_ram_reg_30__17_/D    1
clk(R)->clk(R)	2.976    -6.330/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_21__51_/D    1
clk(R)->clk(R)	3.028    -6.330/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_23__39_/D    1
clk(R)->clk(R)	2.965    -6.329/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_7__54_/D    1
clk(R)->clk(R)	2.985    -6.329/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_6__44_/D    1
clk(R)->clk(R)	2.969    -6.329/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_1__4_/D    1
clk(R)->clk(R)	3.046    -6.329/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_29__19_/D    1
clk(R)->clk(R)	2.968    -6.329/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_1__1_/D    1
clk(R)->clk(R)	2.981    -6.329/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_12__44_/D    1
clk(R)->clk(R)	2.962    -6.329/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_7__48_/D    1
clk(R)->clk(R)	2.984    -6.328/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_4__56_/D    1
clk(R)->clk(R)	3.036    -6.328/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_24__52_/D    1
clk(R)->clk(R)	2.968    -6.328/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_26__4_/D    1
clk(R)->clk(R)	2.986    -6.328/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_30__37_/D    1
clk(R)->clk(R)	2.967    -6.328/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_26__21_/D    1
clk(R)->clk(R)	3.031    -6.328/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_15__59_/D    1
clk(R)->clk(R)	3.059    -6.328/*        -0.159/*        cpu1/myregFile/regfile_ram_reg_28__17_/D    1
clk(R)->clk(R)	2.965    -6.328/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_18__36_/D    1
clk(R)->clk(R)	2.982    -6.328/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_11__63_/D    1
clk(R)->clk(R)	3.029    -6.327/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_16__54_/D    1
clk(R)->clk(R)	3.035    -6.327/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_15__16_/D    1
clk(R)->clk(R)	2.981    -6.327/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_4__45_/D    1
clk(R)->clk(R)	3.047    -6.327/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_6__18_/D    1
clk(R)->clk(R)	2.963    -6.327/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_19__1_/D    1
clk(R)->clk(R)	3.032    -6.327/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_24__38_/D    1
clk(R)->clk(R)	3.038    -6.327/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_2__0_/D    1
clk(R)->clk(R)	2.974    -6.327/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_9__36_/D    1
clk(R)->clk(R)	2.981    -6.327/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_23__51_/D    1
clk(R)->clk(R)	3.032    -6.327/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_15__2_/D    1
clk(R)->clk(R)	2.985    -6.327/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_4__43_/D    1
clk(R)->clk(R)	2.966    -6.327/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_18__54_/D    1
clk(R)->clk(R)	2.960    -6.327/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_26__2_/D    1
clk(R)->clk(R)	3.036    -6.326/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__33_/D    1
clk(R)->clk(R)	3.031    -6.326/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_26__35_/D    1
clk(R)->clk(R)	3.048    -6.326/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_5__1_/D    1
clk(R)->clk(R)	2.974    -6.326/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_19__34_/D    1
clk(R)->clk(R)	2.964    -6.326/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_4__37_/D    1
clk(R)->clk(R)	3.033    -6.326/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_16__52_/D    1
clk(R)->clk(R)	2.964    -6.325/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_7__38_/D    1
clk(R)->clk(R)	2.961    -6.325/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_7__21_/D    1
clk(R)->clk(R)	3.036    -6.325/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_30__18_/D    1
clk(R)->clk(R)	2.960    -6.325/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_6__3_/D    1
clk(R)->clk(R)	2.974    -6.325/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_19__38_/D    1
clk(R)->clk(R)	3.023    -6.324/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_30__19_/D    1
clk(R)->clk(R)	2.966    -6.324/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_19__52_/D    1
clk(R)->clk(R)	3.048    -6.324/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_3__17_/D    1
clk(R)->clk(R)	2.957    -6.324/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_28__54_/D    1
clk(R)->clk(R)	3.020    -6.324/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_30__32_/D    1
clk(R)->clk(R)	2.966    -6.324/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_18__33_/D    1
clk(R)->clk(R)	2.965    -6.324/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_14__35_/D    1
clk(R)->clk(R)	2.974    -6.324/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_26__19_/D    1
clk(R)->clk(R)	3.039    -6.324/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_30__22_/D    1
clk(R)->clk(R)	2.971    -6.324/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__50_/D    1
clk(R)->clk(R)	3.029    -6.324/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_13__47_/D    1
clk(R)->clk(R)	3.038    -6.323/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_2__2_/D    1
clk(R)->clk(R)	3.037    -6.323/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_19__60_/D    1
clk(R)->clk(R)	2.954    -6.323/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_1__19_/D    1
clk(R)->clk(R)	3.018    -6.323/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_24__32_/D    1
clk(R)->clk(R)	3.065    -6.323/*        -0.165/*        cpu1/myregFile/regfile_ram_reg_28__23_/D    1
clk(R)->clk(R)	2.972    -6.323/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_19__53_/D    1
clk(R)->clk(R)	3.037    -6.323/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_28__22_/D    1
clk(R)->clk(R)	3.028    -6.323/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_7__5_/D    1
clk(R)->clk(R)	3.028    -6.323/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_18__16_/D    1
clk(R)->clk(R)	3.052    -6.323/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_7__23_/D    1
clk(R)->clk(R)	3.031    -6.323/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__2_/D    1
clk(R)->clk(R)	2.977    -6.323/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__59_/D    1
clk(R)->clk(R)	3.026    -6.322/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_18__0_/D    1
clk(R)->clk(R)	3.034    -6.322/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_24__37_/D    1
clk(R)->clk(R)	3.036    -6.322/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_7__20_/D    1
clk(R)->clk(R)	3.034    -6.322/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_3__20_/D    1
clk(R)->clk(R)	2.999    -6.322/*        -0.099/*        cpu3/myregFile/regfile_ram_reg_6__57_/D    1
clk(R)->clk(R)	2.970    -6.322/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_19__4_/D    1
clk(R)->clk(R)	2.961    -6.322/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_19__18_/D    1
clk(R)->clk(R)	2.978    -6.322/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_9__60_/D    1
clk(R)->clk(R)	3.029    -6.321/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_28__50_/D    1
clk(R)->clk(R)	2.971    -6.321/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__53_/D    1
clk(R)->clk(R)	2.733    */-6.321        */0.167         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_10_/D    1
clk(R)->clk(R)	2.973    -6.321/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_4__58_/D    1
clk(R)->clk(R)	3.025    -6.321/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_24__33_/D    1
clk(R)->clk(R)	2.977    -6.321/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_1__18_/D    1
clk(R)->clk(R)	2.978    -6.321/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_26__17_/D    1
clk(R)->clk(R)	2.991    -6.321/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_4__57_/D    1
clk(R)->clk(R)	2.976    -6.321/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_1__17_/D    1
clk(R)->clk(R)	3.030    -6.321/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_6__4_/D    1
clk(R)->clk(R)	3.038    -6.320/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_10__19_/D    1
clk(R)->clk(R)	2.984    -6.320/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_12__56_/D    1
clk(R)->clk(R)	3.036    -6.320/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_5__17_/D    1
clk(R)->clk(R)	3.028    -6.320/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_27__47_/D    1
clk(R)->clk(R)	3.035    -6.320/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_5__47_/D    1
clk(R)->clk(R)	2.974    -6.320/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_26__5_/D    1
clk(R)->clk(R)	2.971    -6.320/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_1__0_/D    1
clk(R)->clk(R)	2.973    -6.320/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_7__33_/D    1
clk(R)->clk(R)	2.974    -6.320/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_26__1_/D    1
clk(R)->clk(R)	2.979    -6.319/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_14__60_/D    1
clk(R)->clk(R)	3.041    -6.319/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_11__47_/D    1
clk(R)->clk(R)	2.985    -6.319/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_6__41_/D    1
clk(R)->clk(R)	3.023    -6.319/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_24__34_/D    1
clk(R)->clk(R)	2.972    -6.319/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_18__34_/D    1
clk(R)->clk(R)	3.033    -6.319/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_11__20_/D    1
clk(R)->clk(R)	3.025    -6.319/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_28__4_/D    1
clk(R)->clk(R)	3.032    -6.319/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_18__2_/D    1
clk(R)->clk(R)	2.983    -6.318/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_12__40_/D    1
clk(R)->clk(R)	2.976    -6.318/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_10__51_/D    1
clk(R)->clk(R)	2.971    -6.318/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__52_/D    1
clk(R)->clk(R)	2.966    -6.318/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_28__38_/D    1
clk(R)->clk(R)	2.979    -6.318/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_9__51_/D    1
clk(R)->clk(R)	3.037    -6.318/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_16__38_/D    1
clk(R)->clk(R)	2.968    -6.318/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__55_/D    1
clk(R)->clk(R)	2.974    -6.318/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_26__20_/D    1
clk(R)->clk(R)	3.021    -6.318/*        -0.121/*        cpu1/myregFile/regfile_ram_reg_27__45_/D    1
clk(R)->clk(R)	2.988    -6.318/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_12__47_/D    1
clk(R)->clk(R)	2.969    -6.317/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_7__49_/D    1
clk(R)->clk(R)	2.976    -6.317/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_19__32_/D    1
clk(R)->clk(R)	3.036    -6.317/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_16__34_/D    1
clk(R)->clk(R)	2.993    -6.317/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_2__41_/D    1
clk(R)->clk(R)	2.966    -6.316/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__51_/D    1
clk(R)->clk(R)	2.973    -6.316/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_19__0_/D    1
clk(R)->clk(R)	2.975    -6.316/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_14__63_/D    1
clk(R)->clk(R)	3.012    -6.316/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_17__32_/D    1
clk(R)->clk(R)	2.972    -6.316/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_7__34_/D    1
clk(R)->clk(R)	3.033    -6.316/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_14__4_/D    1
clk(R)->clk(R)	3.040    -6.316/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_18__5_/D    1
clk(R)->clk(R)	3.024    -6.316/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_16__33_/D    1
clk(R)->clk(R)	2.972    -6.316/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_4__61_/D    1
clk(R)->clk(R)	3.030    -6.316/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_23__59_/D    1
clk(R)->clk(R)	2.978    -6.316/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_18__38_/D    1
clk(R)->clk(R)	3.043    -6.316/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_7__3_/D    1
clk(R)->clk(R)	2.969    -6.315/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_28__33_/D    1
clk(R)->clk(R)	3.031    -6.315/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_28__19_/D    1
clk(R)->clk(R)	3.037    -6.315/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_16__37_/D    1
clk(R)->clk(R)	3.041    -6.315/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_30__35_/D    1
clk(R)->clk(R)	2.968    -6.315/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_4__49_/D    1
clk(R)->clk(R)	2.950    -6.315/*        -0.050/*        cpu3/myregFile/regfile_ram_reg_30__23_/D    1
clk(R)->clk(R)	3.029    -6.315/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_6__19_/D    1
clk(R)->clk(R)	2.984    -6.314/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_17__63_/D    1
clk(R)->clk(R)	2.973    -6.314/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_12__59_/D    1
clk(R)->clk(R)	2.959    -6.314/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_28__55_/D    1
clk(R)->clk(R)	3.043    -6.314/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_28__18_/D    1
clk(R)->clk(R)	2.970    -6.314/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_4__55_/D    1
clk(R)->clk(R)	3.044    -6.313/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_5__23_/D    1
clk(R)->clk(R)	2.994    -6.313/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_2__42_/D    1
clk(R)->clk(R)	2.971    -6.313/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__44_/D    1
clk(R)->clk(R)	3.038    -6.313/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_14__19_/D    1
clk(R)->clk(R)	2.971    -6.313/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_19__48_/D    1
clk(R)->clk(R)	2.980    -6.313/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_26__35_/D    1
clk(R)->clk(R)	3.041    -6.313/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_18__3_/D    1
clk(R)->clk(R)	2.972    -6.312/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_12__58_/D    1
clk(R)->clk(R)	2.963    -6.312/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_28__49_/D    1
clk(R)->clk(R)	2.970    -6.312/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_2__63_/D    1
clk(R)->clk(R)	3.020    -6.312/*        -0.120/*        cpu1/myregFile/regfile_ram_reg_27__59_/D    1
clk(R)->clk(R)	2.980    -6.312/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_26__0_/D    1
clk(R)->clk(R)	2.983    -6.312/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_14__3_/D    1
clk(R)->clk(R)	2.976    -6.312/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_4__53_/D    1
clk(R)->clk(R)	3.028    -6.312/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_24__50_/D    1
clk(R)->clk(R)	2.973    -6.312/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_19__37_/D    1
clk(R)->clk(R)	2.966    -6.311/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_18__55_/D    1
clk(R)->clk(R)	2.980    -6.311/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_4__48_/D    1
clk(R)->clk(R)	2.989    -6.311/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_12__45_/D    1
clk(R)->clk(R)	2.981    -6.311/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_4__52_/D    1
clk(R)->clk(R)	3.036    -6.311/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_19__62_/D    1
clk(R)->clk(R)	2.970    -6.311/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_28__34_/D    1
clk(R)->clk(R)	3.030    -6.311/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_13__20_/D    1
clk(R)->clk(R)	2.995    -6.310/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_12__57_/D    1
clk(R)->clk(R)	3.012    -6.310/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_28__32_/D    1
clk(R)->clk(R)	3.018    -6.310/*        -0.118/*        cpu1/myregFile/regfile_ram_reg_5__59_/D    1
clk(R)->clk(R)	2.967    -6.310/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_14__36_/D    1
clk(R)->clk(R)	2.981    -6.310/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_18__32_/D    1
clk(R)->clk(R)	2.981    -6.310/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_21__63_/D    1
clk(R)->clk(R)	3.041    -6.310/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_30__4_/D    1
clk(R)->clk(R)	3.012    -6.310/*        -0.112/*        cpu1/myregFile/regfile_ram_reg_19__32_/D    1
clk(R)->clk(R)	2.994    -6.310/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_12__43_/D    1
clk(R)->clk(R)	3.032    -6.309/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_5__20_/D    1
clk(R)->clk(R)	3.038    -6.309/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_3__5_/D    1
clk(R)->clk(R)	2.976    -6.309/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_4__32_/D    1
clk(R)->clk(R)	3.033    -6.309/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_18__1_/D    1
clk(R)->clk(R)	3.040    -6.309/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_11__3_/D    1
clk(R)->clk(R)	2.956    -6.309/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_6__2_/D    1
clk(R)->clk(R)	3.045    -6.308/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_3__3_/D    1
clk(R)->clk(R)	2.971    -6.308/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_1__44_/D    1
clk(R)->clk(R)	2.985    -6.308/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_19__20_/D    1
clk(R)->clk(R)	2.983    -6.308/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_7__32_/D    1
clk(R)->clk(R)	2.981    -6.308/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_10__60_/D    1
clk(R)->clk(R)	2.959    -6.308/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_1__38_/D    1
clk(R)->clk(R)	3.033    -6.307/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_28__36_/D    1
clk(R)->clk(R)	2.978    -6.307/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_28__36_/D    1
clk(R)->clk(R)	3.023    -6.307/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_21__59_/D    1
clk(R)->clk(R)	2.981    -6.307/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_19__41_/D    1
clk(R)->clk(R)	2.965    -6.307/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_7__16_/D    1
clk(R)->clk(R)	2.974    -6.306/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_28__52_/D    1
clk(R)->clk(R)	3.038    -6.306/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_17__59_/D    1
clk(R)->clk(R)	3.027    -6.306/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_19__45_/D    1
clk(R)->clk(R)	2.965    -6.306/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_18__37_/D    1
clk(R)->clk(R)	2.966    -6.306/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_7__22_/D    1
clk(R)->clk(R)	2.972    -6.306/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_4__34_/D    1
clk(R)->clk(R)	2.963    -6.305/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_1__37_/D    1
clk(R)->clk(R)	2.964    -6.305/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_20__49_/D    1
clk(R)->clk(R)	2.982    -6.305/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_19__47_/D    1
clk(R)->clk(R)	2.960    -6.305/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_4__54_/D    1
clk(R)->clk(R)	2.964    -6.305/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_20__50_/D    1
clk(R)->clk(R)	2.977    -6.305/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_12__61_/D    1
clk(R)->clk(R)	3.034    -6.305/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_11__5_/D    1
clk(R)->clk(R)	2.963    -6.305/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_28__21_/D    1
clk(R)->clk(R)	2.976    -6.304/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_19__17_/D    1
clk(R)->clk(R)	2.971    -6.304/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_18__48_/D    1
clk(R)->clk(R)	2.958    -6.304/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_1__21_/D    1
clk(R)->clk(R)	2.983    -6.304/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_6__60_/D    1
clk(R)->clk(R)	3.025    -6.304/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_7__2_/D    1
clk(R)->clk(R)	2.972    -6.304/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__32_/D    1
clk(R)->clk(R)	2.968    -6.304/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_20__35_/D    1
clk(R)->clk(R)	2.981    -6.304/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_19__44_/D    1
clk(R)->clk(R)	2.958    -6.304/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_12__49_/D    1
clk(R)->clk(R)	2.983    -6.304/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_23__63_/D    1
clk(R)->clk(R)	2.964    -6.304/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_1__33_/D    1
clk(R)->clk(R)	2.984    -6.304/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_12__42_/D    1
clk(R)->clk(R)	3.035    -6.303/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_5__3_/D    1
clk(R)->clk(R)	2.974    -6.303/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_2__60_/D    1
clk(R)->clk(R)	2.963    -6.303/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_28__50_/D    1
clk(R)->clk(R)	2.978    -6.303/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_19__43_/D    1
clk(R)->clk(R)	2.974    -6.303/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_29__35_/D    1
clk(R)->clk(R)	2.970    -6.303/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_4__38_/D    1
clk(R)->clk(R)	2.974    -6.303/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_7__5_/D    1
clk(R)->clk(R)	2.972    -6.303/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__53_/D    1
clk(R)->clk(R)	2.988    -6.303/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_29__47_/D    1
clk(R)->clk(R)	2.961    -6.303/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_30__16_/D    1
clk(R)->clk(R)	2.982    -6.302/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_6__63_/D    1
clk(R)->clk(R)	2.959    -6.302/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_30__21_/D    1
clk(R)->clk(R)	2.998    -6.302/*        -0.098/*        cpu3/myregFile/regfile_ram_reg_4__62_/D    1
clk(R)->clk(R)	2.974    -6.302/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_28__37_/D    1
clk(R)->clk(R)	2.975    -6.302/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_4__39_/D    1
clk(R)->clk(R)	2.990    -6.302/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_14__41_/D    1
clk(R)->clk(R)	2.734    */-6.302        */0.166         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_11_/D    1
clk(R)->clk(R)	3.029    -6.302/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_1__0_/D    1
clk(R)->clk(R)	2.986    -6.302/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_7__47_/D    1
clk(R)->clk(R)	2.974    -6.302/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_30__39_/D    1
clk(R)->clk(R)	3.032    -6.302/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_15__0_/D    1
clk(R)->clk(R)	2.954    -6.301/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_19__21_/D    1
clk(R)->clk(R)	2.735    */-6.301        */0.165         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_12_/D    1
clk(R)->clk(R)	3.022    -6.301/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_11__59_/D    1
clk(R)->clk(R)	2.981    -6.301/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_12__62_/D    1
clk(R)->clk(R)	2.968    -6.301/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_1__48_/D    1
clk(R)->clk(R)	2.978    -6.301/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_4__42_/D    1
clk(R)->clk(R)	2.976    -6.301/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_20__51_/D    1
clk(R)->clk(R)	3.009    -6.301/*        -0.109/*        cpu1/myregFile/regfile_ram_reg_16__32_/D    1
clk(R)->clk(R)	2.965    -6.300/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_30__22_/D    1
clk(R)->clk(R)	3.034    -6.300/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_28__35_/D    1
clk(R)->clk(R)	3.034    -6.300/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_7__16_/D    1
clk(R)->clk(R)	3.013    -6.300/*        -0.113/*        cpu1/myregFile/regfile_ram_reg_23__32_/D    1
clk(R)->clk(R)	2.976    -6.300/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_10__63_/D    1
clk(R)->clk(R)	2.964    -6.300/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_30__3_/D    1
clk(R)->clk(R)	2.966    -6.300/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_1__49_/D    1
clk(R)->clk(R)	3.040    -6.300/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_18__17_/D    1
clk(R)->clk(R)	3.000    -6.299/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_29__57_/D    1
clk(R)->clk(R)	2.967    -6.299/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_18__49_/D    1
clk(R)->clk(R)	3.022    -6.299/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_7__59_/D    1
clk(R)->clk(R)	2.955    -6.299/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_28__2_/D    1
clk(R)->clk(R)	2.990    -6.299/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_18__53_/D    1
clk(R)->clk(R)	3.025    -6.299/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_18__4_/D    1
clk(R)->clk(R)	2.970    -6.299/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_27__58_/D    1
clk(R)->clk(R)	2.974    -6.299/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__54_/D    1
clk(R)->clk(R)	2.965    -6.299/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_12__53_/D    1
clk(R)->clk(R)	3.023    -6.299/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_16__36_/D    1
clk(R)->clk(R)	2.972    -6.299/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_27__63_/D    1
clk(R)->clk(R)	2.964    -6.298/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_12__55_/D    1
clk(R)->clk(R)	2.982    -6.298/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_29__41_/D    1
clk(R)->clk(R)	2.736    */-6.298        */0.164         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_13_/D    1
clk(R)->clk(R)	2.967    -6.298/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_1__34_/D    1
clk(R)->clk(R)	2.967    -6.298/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_12__52_/D    1
clk(R)->clk(R)	2.954    -6.298/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_1__5_/D    1
clk(R)->clk(R)	2.969    -6.298/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_1__53_/D    1
clk(R)->clk(R)	2.992    -6.298/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_7__41_/D    1
clk(R)->clk(R)	3.022    -6.297/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_21__32_/D    1
clk(R)->clk(R)	2.968    -6.297/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_1__55_/D    1
clk(R)->clk(R)	2.969    -6.297/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_4__33_/D    1
clk(R)->clk(R)	2.968    -6.297/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_27__59_/D    1
clk(R)->clk(R)	2.988    -6.297/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_1__41_/D    1
clk(R)->clk(R)	3.000    -6.296/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_12__46_/D    1
clk(R)->clk(R)	3.029    -6.296/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_3__2_/D    1
clk(R)->clk(R)	2.965    -6.296/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_20__48_/D    1
clk(R)->clk(R)	2.972    -6.296/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_26__58_/D    1
clk(R)->clk(R)	2.968    -6.296/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_30__5_/D    1
clk(R)->clk(R)	2.966    -6.296/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_30__19_/D    1
clk(R)->clk(R)	3.035    -6.296/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_3__16_/D    1
clk(R)->clk(R)	2.978    -6.296/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_7__43_/D    1
clk(R)->clk(R)	2.988    -6.296/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_19__56_/D    1
clk(R)->clk(R)	2.967    -6.296/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_20__37_/D    1
clk(R)->clk(R)	3.048    -6.295/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_18__23_/D    1
clk(R)->clk(R)	2.977    -6.295/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_14__51_/D    1
clk(R)->clk(R)	2.978    -6.295/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_27__62_/D    1
clk(R)->clk(R)	2.959    -6.295/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_12__33_/D    1
clk(R)->clk(R)	2.966    -6.294/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_19__19_/D    1
clk(R)->clk(R)	2.972    -6.294/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__19_/D    1
clk(R)->clk(R)	3.036    -6.294/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_12__26_/D    1
clk(R)->clk(R)	2.958    -6.294/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_25__38_/D    1
clk(R)->clk(R)	2.980    -6.294/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_20__39_/D    1
clk(R)->clk(R)	2.975    -6.294/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_12__37_/D    1
clk(R)->clk(R)	3.034    -6.294/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_18__19_/D    1
clk(R)->clk(R)	2.737    */-6.294        */0.163         cpu3/myID_EXMEM/EXMEM_reg1_out_reg_9_/D    1
clk(R)->clk(R)	2.971    -6.294/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_12__32_/D    1
clk(R)->clk(R)	2.974    -6.294/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__52_/D    1
clk(R)->clk(R)	2.978    -6.294/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_6__61_/D    1
clk(R)->clk(R)	3.035    -6.294/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__16_/D    1
clk(R)->clk(R)	2.976    -6.294/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_12__48_/D    1
clk(R)->clk(R)	2.969    -6.294/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_26__59_/D    1
clk(R)->clk(R)	2.984    -6.294/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_28__48_/D    1
clk(R)->clk(R)	2.981    -6.293/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_27__60_/D    1
clk(R)->clk(R)	2.971    -6.293/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_20__52_/D    1
clk(R)->clk(R)	2.980    -6.293/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_27__61_/D    1
clk(R)->clk(R)	2.988    -6.293/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_9__63_/D    1
clk(R)->clk(R)	3.039    -6.293/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_12__29_/D    1
clk(R)->clk(R)	3.033    -6.293/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__36_/D    1
clk(R)->clk(R)	2.978    -6.293/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_6__62_/D    1
clk(R)->clk(R)	3.043    -6.292/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_16__50_/D    1
clk(R)->clk(R)	2.973    -6.292/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_1__32_/D    1
clk(R)->clk(R)	2.957    -6.292/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_1__16_/D    1
clk(R)->clk(R)	3.036    -6.292/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_5__5_/D    1
clk(R)->clk(R)	2.976    -6.292/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_26__40_/D    1
clk(R)->clk(R)	2.984    -6.292/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_7__40_/D    1
clk(R)->clk(R)	2.980    -6.292/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_26__46_/D    1
clk(R)->clk(R)	3.016    -6.291/*        -0.116/*        cpu1/myregFile/regfile_ram_reg_13__59_/D    1
clk(R)->clk(R)	2.961    -6.291/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_27__38_/D    1
clk(R)->clk(R)	3.050    -6.291/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_13__3_/D    1
clk(R)->clk(R)	3.043    -6.291/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_18__21_/D    1
clk(R)->clk(R)	3.029    -6.291/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_3__0_/D    1
clk(R)->clk(R)	3.040    -6.291/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_12__27_/D    1
clk(R)->clk(R)	2.963    -6.291/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_27__33_/D    1
clk(R)->clk(R)	3.041    -6.291/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_12__28_/D    1
clk(R)->clk(R)	3.037    -6.290/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_13__5_/D    1
clk(R)->clk(R)	2.977    -6.290/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_30__35_/D    1
clk(R)->clk(R)	2.994    -6.290/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_1__47_/D    1
clk(R)->clk(R)	2.969    -6.290/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_12__38_/D    1
clk(R)->clk(R)	2.979    -6.290/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_26__61_/D    1
clk(R)->clk(R)	2.979    -6.290/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_1__40_/D    1
clk(R)->clk(R)	2.963    -6.290/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_25__33_/D    1
clk(R)->clk(R)	2.981    -6.290/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_7__56_/D    1
clk(R)->clk(R)	2.979    -6.289/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_26__62_/D    1
clk(R)->clk(R)	2.964    -6.289/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_1__22_/D    1
clk(R)->clk(R)	2.956    -6.289/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_18__21_/D    1
clk(R)->clk(R)	2.976    -6.289/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_28__20_/D    1
clk(R)->clk(R)	2.966    -6.289/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_27__54_/D    1
clk(R)->clk(R)	2.968    -6.288/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_20__55_/D    1
clk(R)->clk(R)	2.966    -6.288/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_25__54_/D    1
clk(R)->clk(R)	2.976    -6.288/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_28__18_/D    1
clk(R)->clk(R)	2.962    -6.287/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_19__16_/D    1
clk(R)->clk(R)	3.036    -6.287/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_11__2_/D    1
clk(R)->clk(R)	2.971    -6.287/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_29__36_/D    1
clk(R)->clk(R)	3.047    -6.287/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_12__24_/D    1
clk(R)->clk(R)	2.963    -6.287/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_19__22_/D    1
clk(R)->clk(R)	2.987    -6.287/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_18__52_/D    1
clk(R)->clk(R)	2.981    -6.287/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_28__4_/D    1
clk(R)->clk(R)	2.971    -6.286/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_18__4_/D    1
clk(R)->clk(R)	3.036    -6.286/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_24__35_/D    1
clk(R)->clk(R)	3.044    -6.286/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_12__30_/D    1
clk(R)->clk(R)	3.024    -6.285/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_21__34_/D    1
clk(R)->clk(R)	3.019    -6.285/*        -0.119/*        cpu1/myregFile/regfile_ram_reg_19__59_/D    1
clk(R)->clk(R)	2.977    -6.285/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__50_/D    1
clk(R)->clk(R)	2.972    -6.285/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_7__45_/D    1
clk(R)->clk(R)	2.977    -6.285/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_28__0_/D    1
clk(R)->clk(R)	2.980    -6.285/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_28__17_/D    1
clk(R)->clk(R)	2.981    -6.285/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_28__1_/D    1
clk(R)->clk(R)	3.025    -6.285/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_16__2_/D    1
clk(R)->clk(R)	2.972    -6.284/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_12__50_/D    1
clk(R)->clk(R)	2.988    -6.284/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_1__43_/D    1
clk(R)->clk(R)	3.024    -6.284/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_13__2_/D    1
clk(R)->clk(R)	2.973    -6.284/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_26__45_/D    1
clk(R)->clk(R)	2.983    -6.284/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_27__42_/D    1
clk(R)->clk(R)	3.027    -6.284/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_16__5_/D    1
clk(R)->clk(R)	2.960    -6.283/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_18__23_/D    1
clk(R)->clk(R)	3.048    -6.283/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_18__22_/D    1
clk(R)->clk(R)	2.966    -6.283/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_19__5_/D    1
clk(R)->clk(R)	2.971    -6.283/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_19__49_/D    1
clk(R)->clk(R)	2.968    -6.283/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_27__34_/D    1
clk(R)->clk(R)	2.974    -6.283/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_18__1_/D    1
clk(R)->clk(R)	2.977    -6.283/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_27__45_/D    1
clk(R)->clk(R)	2.973    -6.282/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_12__54_/D    1
clk(R)->clk(R)	2.969    -6.282/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_12__41_/D    1
clk(R)->clk(R)	2.965    -6.282/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_27__53_/D    1
clk(R)->clk(R)	3.025    -6.282/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_19__34_/D    1
clk(R)->clk(R)	3.036    -6.282/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_16__35_/D    1
clk(R)->clk(R)	2.968    -6.282/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_30__2_/D    1
clk(R)->clk(R)	3.022    -6.282/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_23__34_/D    1
clk(R)->clk(R)	3.037    -6.282/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_17__34_/D    1
clk(R)->clk(R)	3.027    -6.282/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_16__0_/D    1
clk(R)->clk(R)	2.985    -6.282/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_26__43_/D    1
clk(R)->clk(R)	2.982    -6.282/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_7__46_/D    1
clk(R)->clk(R)	2.962    -6.282/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_27__55_/D    1
clk(R)->clk(R)	2.967    -6.282/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_25__34_/D    1
clk(R)->clk(R)	3.029    -6.281/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_5__2_/D    1
clk(R)->clk(R)	2.982    -6.281/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_12__34_/D    1
clk(R)->clk(R)	2.978    -6.281/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_19__40_/D    1
clk(R)->clk(R)	2.973    -6.281/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_1__45_/D    1
clk(R)->clk(R)	3.025    -6.281/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_24__0_/D    1
clk(R)->clk(R)	2.982    -6.281/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_25__41_/D    1
clk(R)->clk(R)	2.972    -6.280/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__17_/D    1
clk(R)->clk(R)	2.964    -6.280/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_18__19_/D    1
clk(R)->clk(R)	3.031    -6.280/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_4__28_/D    1
clk(R)->clk(R)	2.971    -6.280/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_20__53_/D    1
clk(R)->clk(R)	2.986    -6.280/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_4__41_/D    1
clk(R)->clk(R)	3.010    -6.280/*        -0.110/*        cpu3/myregFile/regfile_ram_reg_19__57_/D    1
clk(R)->clk(R)	2.952    -6.279/*        -0.052/*        cpu3/myregFile/regfile_ram_reg_18__2_/D    1
clk(R)->clk(R)	2.977    -6.279/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_1__46_/D    1
clk(R)->clk(R)	2.985    -6.279/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_26__56_/D    1
clk(R)->clk(R)	2.966    -6.279/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_18__22_/D    1
clk(R)->clk(R)	2.972    -6.279/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__18_/D    1
clk(R)->clk(R)	2.986    -6.279/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_1__56_/D    1
clk(R)->clk(R)	2.980    -6.279/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_7__50_/D    1
clk(R)->clk(R)	2.980    -6.279/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_18__20_/D    1
clk(R)->clk(R)	2.963    -6.279/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_18__3_/D    1
clk(R)->clk(R)	2.974    -6.279/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_18__50_/D    1
clk(R)->clk(R)	2.975    -6.279/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_27__46_/D    1
clk(R)->clk(R)	2.963    -6.279/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_20__34_/D    1
clk(R)->clk(R)	2.990    -6.279/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_7__57_/D    1
clk(R)->clk(R)	3.037    -6.278/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_5__16_/D    1
clk(R)->clk(R)	3.032    -6.278/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_12__31_/D    1
clk(R)->clk(R)	3.042    -6.278/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_12__25_/D    1
clk(R)->clk(R)	2.965    -6.278/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_7__39_/D    1
clk(R)->clk(R)	2.963    -6.278/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_28__3_/D    1
clk(R)->clk(R)	3.040    -6.278/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_7__0_/D    1
clk(R)->clk(R)	3.037    -6.277/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_13__16_/D    1
clk(R)->clk(R)	2.968    -6.277/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_25__53_/D    1
clk(R)->clk(R)	2.962    -6.277/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_20__54_/D    1
clk(R)->clk(R)	2.968    -6.277/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_4__35_/D    1
clk(R)->clk(R)	3.033    -6.277/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_4__29_/D    1
clk(R)->clk(R)	2.984    -6.276/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_25__47_/D    1
clk(R)->clk(R)	3.050    -6.276/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_18__18_/D    1
clk(R)->clk(R)	2.967    -6.276/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_18__5_/D    1
clk(R)->clk(R)	2.970    -6.276/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_28__39_/D    1
clk(R)->clk(R)	2.974    -6.276/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_4__60_/D    1
clk(R)->clk(R)	2.984    -6.276/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_29__51_/D    1
clk(R)->clk(R)	2.965    -6.276/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_25__55_/D    1
clk(R)->clk(R)	2.958    -6.275/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_7__23_/D    1
clk(R)->clk(R)	2.971    -6.275/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_1__42_/D    1
clk(R)->clk(R)	2.979    -6.275/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_7__42_/D    1
clk(R)->clk(R)	2.973    -6.275/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_12__39_/D    1
clk(R)->clk(R)	2.976    -6.275/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_18__0_/D    1
clk(R)->clk(R)	2.963    -6.275/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_28__35_/D    1
clk(R)->clk(R)	3.033    -6.275/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_16__3_/D    1
clk(R)->clk(R)	2.976    -6.275/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_27__40_/D    1
clk(R)->clk(R)	2.986    -6.274/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_1__57_/D    1
clk(R)->clk(R)	2.988    -6.274/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_26__42_/D    1
clk(R)->clk(R)	3.038    -6.274/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_16__20_/D    1
clk(R)->clk(R)	2.978    -6.274/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_4__63_/D    1
clk(R)->clk(R)	2.957    -6.274/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_25__37_/D    1
clk(R)->clk(R)	3.033    -6.273/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__2_/D    1
clk(R)->clk(R)	3.035    -6.273/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_24__5_/D    1
clk(R)->clk(R)	2.968    -6.273/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_1__59_/D    1
clk(R)->clk(R)	2.970    -6.272/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_25__32_/D    1
clk(R)->clk(R)	3.035    -6.272/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_16__16_/D    1
clk(R)->clk(R)	2.974    -6.272/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_27__32_/D    1
clk(R)->clk(R)	3.038    -6.272/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_4__27_/D    1
clk(R)->clk(R)	2.974    -6.272/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_27__52_/D    1
clk(R)->clk(R)	2.971    -6.272/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__59_/D    1
clk(R)->clk(R)	3.026    -6.272/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_4__25_/D    1
clk(R)->clk(R)	3.035    -6.272/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__0_/D    1
clk(R)->clk(R)	2.985    -6.271/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_18__18_/D    1
clk(R)->clk(R)	2.979    -6.270/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_30__20_/D    1
clk(R)->clk(R)	3.033    -6.270/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_16__1_/D    1
clk(R)->clk(R)	2.988    -6.270/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_25__56_/D    1
clk(R)->clk(R)	2.961    -6.270/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_25__48_/D    1
clk(R)->clk(R)	2.978    -6.270/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_18__17_/D    1
clk(R)->clk(R)	3.044    -6.270/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_4__30_/D    1
clk(R)->clk(R)	3.033    -6.270/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__3_/D    1
clk(R)->clk(R)	2.984    -6.270/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_19__46_/D    1
clk(R)->clk(R)	2.968    -6.270/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_27__48_/D    1
clk(R)->clk(R)	2.964    -6.270/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_28__5_/D    1
clk(R)->clk(R)	2.977    -6.269/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_30__1_/D    1
clk(R)->clk(R)	3.037    -6.269/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_24__16_/D    1
clk(R)->clk(R)	2.972    -6.269/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__4_/D    1
clk(R)->clk(R)	3.034    -6.269/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_24__20_/D    1
clk(R)->clk(R)	2.984    -6.269/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_30__0_/D    1
clk(R)->clk(R)	2.734    */-6.269        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_8_/D    1
clk(R)->clk(R)	2.992    -6.269/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_25__44_/D    1
clk(R)->clk(R)	2.969    -6.269/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_25__52_/D    1
clk(R)->clk(R)	2.964    -6.268/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_20__38_/D    1
clk(R)->clk(R)	2.983    -6.268/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_25__43_/D    1
clk(R)->clk(R)	3.047    -6.268/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_4__24_/D    1
clk(R)->clk(R)	2.734    */-6.268        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_27_/D    1
clk(R)->clk(R)	2.980    -6.267/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_19__50_/D    1
clk(R)->clk(R)	2.974    -6.267/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_20__33_/D    1
clk(R)->clk(R)	3.023    -6.267/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_4__31_/D    1
clk(R)->clk(R)	2.734    */-6.267        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_14_/D    1
clk(R)->clk(R)	2.977    -6.267/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_20__32_/D    1
clk(R)->clk(R)	3.044    -6.267/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_4__26_/D    1
clk(R)->clk(R)	2.979    -6.266/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_26__41_/D    1
clk(R)->clk(R)	2.734    */-6.266        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_11_/D    1
clk(R)->clk(R)	3.033    -6.266/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__1_/D    1
clk(R)->clk(R)	3.028    -6.266/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_22__0_/D    1
clk(R)->clk(R)	2.734    */-6.266        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_10_/D    1
clk(R)->clk(R)	2.987    -6.266/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_30__51_/D    1
clk(R)->clk(R)	2.734    */-6.266        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_13_/D    1
clk(R)->clk(R)	3.029    -6.266/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_22__2_/D    1
clk(R)->clk(R)	2.971    -6.266/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_19__42_/D    1
clk(R)->clk(R)	2.734    */-6.266        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_15_/D    1
clk(R)->clk(R)	3.036    -6.266/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_5__0_/D    1
clk(R)->clk(R)	2.970    -6.266/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_18__39_/D    1
clk(R)->clk(R)	2.734    */-6.266        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_12_/D    1
clk(R)->clk(R)	2.734    */-6.265        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_9_/D    1
clk(R)->clk(R)	2.966    -6.265/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_28__22_/D    1
clk(R)->clk(R)	2.985    -6.265/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_18__16_/D    1
clk(R)->clk(R)	3.037    -6.264/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_8__30_/D    1
clk(R)->clk(R)	2.981    -6.264/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_26__47_/D    1
clk(R)->clk(R)	2.972    -6.264/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_26__63_/D    1
clk(R)->clk(R)	2.977    -6.264/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_12__63_/D    1
clk(R)->clk(R)	2.734    */-6.264        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_29_/D    1
clk(R)->clk(R)	2.734    */-6.264        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_26_/D    1
clk(R)->clk(R)	2.999    -6.263/*        -0.099/*        cpu3/myregFile/regfile_ram_reg_25__57_/D    1
clk(R)->clk(R)	2.968    -6.263/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_1__58_/D    1
clk(R)->clk(R)	2.734    */-6.263        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_28_/D    1
clk(R)->clk(R)	2.734    */-6.263        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_13_/D    1
clk(R)->clk(R)	2.966    -6.263/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_30__58_/D    1
clk(R)->clk(R)	2.733    */-6.263        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_8_/D    1
clk(R)->clk(R)	2.980    -6.263/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_19__45_/D    1
clk(R)->clk(R)	3.024    -6.262/*        -0.124/*        cpu1/myregFile/regfile_ram_reg_16__4_/D    1
clk(R)->clk(R)	2.734    */-6.262        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_7_/D    1
clk(R)->clk(R)	2.735    */-6.262        */0.165         cpu3/myEXMEM_WB/WB_MEMout_reg_25_/D    1
clk(R)->clk(R)	3.038    -6.262/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_8__27_/D    1
clk(R)->clk(R)	3.041    -6.262/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_8__29_/D    1
clk(R)->clk(R)	2.734    */-6.262        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_6_/D    1
clk(R)->clk(R)	2.982    -6.262/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_12__35_/D    1
clk(R)->clk(R)	2.733    */-6.262        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_10_/D    1
clk(R)->clk(R)	2.734    */-6.262        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_30_/D    1
clk(R)->clk(R)	2.978    -6.261/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_4__36_/D    1
clk(R)->clk(R)	3.035    -6.261/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_8__24_/D    1
clk(R)->clk(R)	3.029    -6.261/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_16__18_/D    1
clk(R)->clk(R)	3.037    -6.260/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_22__5_/D    1
clk(R)->clk(R)	2.967    -6.260/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_19__58_/D    1
clk(R)->clk(R)	2.733    */-6.260        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_12_/D    1
clk(R)->clk(R)	2.975    -6.260/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_27__37_/D    1
clk(R)->clk(R)	3.038    -6.260/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_16__21_/D    1
clk(R)->clk(R)	2.735    */-6.260        */0.165         cpu3/myEXMEM_WB/WB_MEMout_reg_24_/D    1
clk(R)->clk(R)	2.973    -6.260/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_7__58_/D    1
clk(R)->clk(R)	2.733    */-6.260        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_14_/D    1
clk(R)->clk(R)	2.733    */-6.260        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_9_/D    1
clk(R)->clk(R)	2.734    */-6.260        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_31_/D    1
clk(R)->clk(R)	3.043    -6.260/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_22__20_/D    1
clk(R)->clk(R)	3.045    -6.260/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_8__28_/D    1
clk(R)->clk(R)	2.968    -6.259/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__4_/D    1
clk(R)->clk(R)	2.954    -6.259/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_28__23_/D    1
clk(R)->clk(R)	3.030    -6.259/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_13__0_/D    1
clk(R)->clk(R)	2.733    */-6.259        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_11_/D    1
clk(R)->clk(R)	2.734    */-6.259        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_2_/D    1
clk(R)->clk(R)	2.734    */-6.258        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_0_/D    1
clk(R)->clk(R)	2.957    -6.258/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_1__23_/D    1
clk(R)->clk(R)	3.046    -6.258/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_24__17_/D    1
clk(R)->clk(R)	3.034    -6.258/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_22__1_/D    1
clk(R)->clk(R)	2.733    */-6.258        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_25_/D    1
clk(R)->clk(R)	3.046    -6.258/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_16__17_/D    1
clk(R)->clk(R)	3.040    -6.258/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_8__26_/D    1
clk(R)->clk(R)	2.733    */-6.258        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_7_/D    1
clk(R)->clk(R)	2.733    */-6.258        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_27_/D    1
clk(R)->clk(R)	2.733    */-6.258        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_26_/D    1
clk(R)->clk(R)	2.734    */-6.258        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_3_/D    1
clk(R)->clk(R)	2.975    -6.257/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_12__36_/D    1
clk(R)->clk(R)	2.976    -6.257/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_19__59_/D    1
clk(R)->clk(R)	2.966    -6.257/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_20__58_/D    1
clk(R)->clk(R)	2.988    -6.257/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_26__44_/D    1
clk(R)->clk(R)	2.976    -6.256/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_28__51_/D    1
clk(R)->clk(R)	2.733    */-6.256        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_30_/D    1
clk(R)->clk(R)	2.733    */-6.256        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_15_/D    1
clk(R)->clk(R)	2.733    */-6.256        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_28_/D    1
clk(R)->clk(R)	2.734    */-6.256        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_5_/D    1
clk(R)->clk(R)	3.028    -6.256/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_8__31_/D    1
clk(R)->clk(R)	3.040    -6.256/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__3_/D    1
clk(R)->clk(R)	3.040    -6.256/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__16_/D    1
clk(R)->clk(R)	3.048    -6.256/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_16__23_/D    1
clk(R)->clk(R)	2.733    */-6.256        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_29_/D    1
clk(R)->clk(R)	2.972    -6.255/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_30__59_/D    1
clk(R)->clk(R)	2.733    */-6.255        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_24_/D    1
clk(R)->clk(R)	2.969    -6.255/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_3__1_/D    1
clk(R)->clk(R)	2.957    -6.255/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_3__37_/D    1
clk(R)->clk(R)	2.734    */-6.255        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_4_/D    1
clk(R)->clk(R)	2.966    -6.255/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_19__39_/D    1
clk(R)->clk(R)	2.966    -6.254/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_28__16_/D    1
clk(R)->clk(R)	2.971    -6.254/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_25__46_/D    1
clk(R)->clk(R)	2.734    */-6.254        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_1_/D    1
clk(R)->clk(R)	2.978    -6.254/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_1__50_/D    1
clk(R)->clk(R)	2.733    */-6.254        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_2_/D    1
clk(R)->clk(R)	2.733    */-6.254        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_21_/D    1
clk(R)->clk(R)	2.970    -6.253/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_30__42_/D    1
clk(R)->clk(R)	2.972    -6.253/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_4__51_/D    1
clk(R)->clk(R)	3.047    -6.253/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_24__21_/D    1
clk(R)->clk(R)	2.980    -6.253/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_30__61_/D    1
clk(R)->clk(R)	2.733    */-6.253        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_6_/D    1
clk(R)->clk(R)	2.734    */-6.252        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_20_/D    1
clk(R)->clk(R)	2.972    -6.252/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__20_/D    1
clk(R)->clk(R)	2.970    -6.252/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__39_/D    1
clk(R)->clk(R)	3.041    -6.252/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_16__22_/D    1
clk(R)->clk(R)	2.734    */-6.252        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_16_/D    1
clk(R)->clk(R)	2.978    -6.252/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_30__43_/D    1
clk(R)->clk(R)	2.734    */-6.251        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_23_/D    1
clk(R)->clk(R)	2.734    */-6.251        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_19_/D    1
clk(R)->clk(R)	2.972    -6.251/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__0_/D    1
clk(R)->clk(R)	2.734    */-6.251        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_22_/D    1
clk(R)->clk(R)	3.055    -6.251/*        -0.155/*        cpu1/myregFile/regfile_ram_reg_24__23_/D    1
clk(R)->clk(R)	2.733    */-6.251        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_31_/D    1
clk(R)->clk(R)	2.971    -6.251/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_18__35_/D    1
clk(R)->clk(R)	2.992    -6.251/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_12__60_/D    1
clk(R)->clk(R)	3.000    -6.251/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_26__57_/D    1
clk(R)->clk(R)	2.734    */-6.251        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_18_/D    1
clk(R)->clk(R)	2.958    -6.250/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_19__2_/D    1
clk(R)->clk(R)	2.734    */-6.250        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_17_/D    1
clk(R)->clk(R)	2.951    -6.250/*        -0.051/*        cpu3/myregFile/regfile_ram_reg_19__3_/D    1
clk(R)->clk(R)	3.037    -6.250/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_8__25_/D    1
clk(R)->clk(R)	2.970    -6.249/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_20__59_/D    1
clk(R)->clk(R)	2.981    -6.249/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_30__62_/D    1
clk(R)->clk(R)	3.039    -6.249/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_22__17_/D    1
clk(R)->clk(R)	2.986    -6.249/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_25__40_/D    1
clk(R)->clk(R)	2.972    -6.249/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_20__44_/D    1
clk(R)->clk(R)	2.953    -6.249/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_25__5_/D    1
clk(R)->clk(R)	3.030    -6.249/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_24__19_/D    1
clk(R)->clk(R)	2.982    -6.249/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_26__60_/D    1
clk(R)->clk(R)	2.971    -6.249/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_3__18_/D    1
clk(R)->clk(R)	3.030    -6.249/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_24__4_/D    1
clk(R)->clk(R)	2.975    -6.248/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_20__47_/D    1
clk(R)->clk(R)	2.972    -6.248/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__17_/D    1
clk(R)->clk(R)	2.978    -6.248/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_12__51_/D    1
clk(R)->clk(R)	2.977    -6.248/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_7__35_/D    1
clk(R)->clk(R)	2.733    */-6.247        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_3_/D    1
clk(R)->clk(R)	2.984    -6.247/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_30__46_/D    1
clk(R)->clk(R)	3.030    -6.247/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_20__26_/D    1
clk(R)->clk(R)	2.961    -6.247/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_7__3_/D    1
clk(R)->clk(R)	2.977    -6.246/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_20__61_/D    1
clk(R)->clk(R)	2.959    -6.246/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_27__49_/D    1
clk(R)->clk(R)	2.966    -6.246/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_24__37_/D    1
clk(R)->clk(R)	2.987    -6.246/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_30__40_/D    1
clk(R)->clk(R)	2.982    -6.246/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_20__46_/D    1
clk(R)->clk(R)	2.733    */-6.245        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_4_/D    1
clk(R)->clk(R)	3.030    -6.245/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_4__20_/D    1
clk(R)->clk(R)	2.972    -6.245/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_25__45_/D    1
clk(R)->clk(R)	2.980    -6.245/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_20__41_/D    1
clk(R)->clk(R)	2.964    -6.245/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_3__33_/D    1
clk(R)->clk(R)	3.049    -6.244/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_16__19_/D    1
clk(R)->clk(R)	2.963    -6.244/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_3__38_/D    1
clk(R)->clk(R)	2.966    -6.244/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_3__54_/D    1
clk(R)->clk(R)	2.976    -6.244/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_18__62_/D    1
clk(R)->clk(R)	2.975    -6.244/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_20__42_/D    1
clk(R)->clk(R)	3.042    -6.243/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_24__18_/D    1
clk(R)->clk(R)	2.969    -6.243/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_24__49_/D    1
clk(R)->clk(R)	3.041    -6.243/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_22__23_/D    1
clk(R)->clk(R)	2.733    */-6.243        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_1_/D    1
clk(R)->clk(R)	2.968    -6.243/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__48_/D    1
clk(R)->clk(R)	2.976    -6.243/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_18__46_/D    1
clk(R)->clk(R)	2.973    -6.243/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_18__51_/D    1
clk(R)->clk(R)	2.973    -6.242/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_18__58_/D    1
clk(R)->clk(R)	2.985    -6.242/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_30__45_/D    1
clk(R)->clk(R)	2.982    -6.242/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_7__62_/D    1
clk(R)->clk(R)	2.963    -6.242/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_3__34_/D    1
clk(R)->clk(R)	3.034    -6.242/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_20__28_/D    1
clk(R)->clk(R)	3.032    -6.242/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_12__17_/D    1
clk(R)->clk(R)	3.035    -6.242/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_12__20_/D    1
clk(R)->clk(R)	3.031    -6.242/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_4__0_/D    1
clk(R)->clk(R)	2.978    -6.241/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_19__62_/D    1
clk(R)->clk(R)	2.733    */-6.241        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_0_/D    1
clk(R)->clk(R)	2.966    -6.241/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_24__32_/D    1
clk(R)->clk(R)	3.034    -6.241/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_12__23_/D    1
clk(R)->clk(R)	2.960    -6.241/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_25__21_/D    1
clk(R)->clk(R)	2.978    -6.241/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_20__45_/D    1
clk(R)->clk(R)	2.976    -6.241/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_19__61_/D    1
clk(R)->clk(R)	3.036    -6.240/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_12__16_/D    1
clk(R)->clk(R)	2.979    -6.240/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_30__56_/D    1
clk(R)->clk(R)	2.973    -6.240/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_20__63_/D    1
clk(R)->clk(R)	2.991    -6.240/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_20__40_/D    1
clk(R)->clk(R)	3.031    -6.240/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_22__4_/D    1
clk(R)->clk(R)	2.974    -6.240/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__51_/D    1
clk(R)->clk(R)	3.038    -6.240/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_22__21_/D    1
clk(R)->clk(R)	2.973    -6.239/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_24__50_/D    1
clk(R)->clk(R)	2.734    */-6.239        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_23_/D    1
clk(R)->clk(R)	2.970    -6.239/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__61_/D    1
clk(R)->clk(R)	2.966    -6.239/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_3__55_/D    1
clk(R)->clk(R)	2.964    -6.238/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_25__19_/D    1
clk(R)->clk(R)	2.734    */-6.238        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_5_/D    1
clk(R)->clk(R)	2.972    -6.238/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_24__53_/D    1
clk(R)->clk(R)	2.734    */-6.238        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_20_/D    1
clk(R)->clk(R)	2.972    -6.238/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_24__55_/D    1
clk(R)->clk(R)	3.038    -6.238/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_20__27_/D    1
clk(R)->clk(R)	2.976    -6.238/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_7__60_/D    1
clk(R)->clk(R)	2.970    -6.238/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_7__36_/D    1
clk(R)->clk(R)	2.973    -6.238/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_24__52_/D    1
clk(R)->clk(R)	2.965    -6.237/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_24__59_/D    1
clk(R)->clk(R)	2.733    */-6.237        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_17_/D    1
clk(R)->clk(R)	3.038    -6.237/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_26__30_/D    1
clk(R)->clk(R)	3.038    -6.237/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_26__28_/D    1
clk(R)->clk(R)	2.972    -6.237/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__53_/D    1
clk(R)->clk(R)	3.036    -6.237/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_4__2_/D    1
clk(R)->clk(R)	2.977    -6.236/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_3__52_/D    1
clk(R)->clk(R)	2.968    -6.236/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__49_/D    1
clk(R)->clk(R)	3.039    -6.236/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_20__29_/D    1
clk(R)->clk(R)	3.043    -6.236/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_12__21_/D    1
clk(R)->clk(R)	2.979    -6.236/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_24__35_/D    1
clk(R)->clk(R)	2.974    -6.236/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_18__59_/D    1
clk(R)->clk(R)	2.982    -6.236/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_18__61_/D    1
clk(R)->clk(R)	3.057    -6.236/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_24__22_/D    1
clk(R)->clk(R)	3.037    -6.236/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_22__18_/D    1
clk(R)->clk(R)	2.959    -6.236/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_19__23_/D    1
clk(R)->clk(R)	2.965    -6.236/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_25__16_/D    1
clk(R)->clk(R)	2.972    -6.235/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_25__59_/D    1
clk(R)->clk(R)	2.980    -6.235/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_25__42_/D    1
clk(R)->clk(R)	2.985    -6.235/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_20__36_/D    1
clk(R)->clk(R)	2.973    -6.235/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_30__47_/D    1
clk(R)->clk(R)	2.734    */-6.235        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_21_/D    1
clk(R)->clk(R)	2.734    */-6.234        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_19_/D    1
clk(R)->clk(R)	2.995    -6.234/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_20__62_/D    1
clk(R)->clk(R)	3.036    -6.234/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_4__5_/D    1
clk(R)->clk(R)	2.966    -6.234/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_27__4_/D    1
clk(R)->clk(R)	3.041    -6.234/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_22__22_/D    1
clk(R)->clk(R)	2.957    -6.234/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_24__54_/D    1
clk(R)->clk(R)	2.974    -6.234/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_3__32_/D    1
clk(R)->clk(R)	2.969    -6.234/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_25__49_/D    1
clk(R)->clk(R)	3.029    -6.233/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_12__11_/D    1
clk(R)->clk(R)	3.039    -6.233/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_4__16_/D    1
clk(R)->clk(R)	3.038    -6.233/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_24__27_/D    1
clk(R)->clk(R)	2.976    -6.233/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_30__44_/D    1
clk(R)->clk(R)	2.981    -6.233/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_24__48_/D    1
clk(R)->clk(R)	2.965    -6.232/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_27__0_/D    1
clk(R)->clk(R)	3.041    -6.232/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_26__27_/D    1
clk(R)->clk(R)	2.972    -6.232/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_25__22_/D    1
clk(R)->clk(R)	3.040    -6.232/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_24__28_/D    1
clk(R)->clk(R)	2.992    -6.232/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_20__57_/D    1
clk(R)->clk(R)	3.040    -6.232/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_4__13_/D    1
clk(R)->clk(R)	3.039    -6.232/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_20__31_/D    1
clk(R)->clk(R)	3.034    -6.232/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_4__15_/D    1
clk(R)->clk(R)	3.042    -6.231/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_26__29_/D    1
clk(R)->clk(R)	2.970    -6.231/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_24__58_/D    1
clk(R)->clk(R)	2.961    -6.231/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_1__3_/D    1
clk(R)->clk(R)	2.734    */-6.231        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_16_/D    1
clk(R)->clk(R)	2.734    */-6.231        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_22_/D    1
clk(R)->clk(R)	3.041    -6.231/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_24__29_/D    1
clk(R)->clk(R)	2.987    -6.231/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_1__62_/D    1
clk(R)->clk(R)	2.973    -6.230/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_3__19_/D    1
clk(R)->clk(R)	2.734    */-6.230        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_18_/D    1
clk(R)->clk(R)	2.993    -6.230/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_7__61_/D    1
clk(R)->clk(R)	2.979    -6.230/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_30__41_/D    1
clk(R)->clk(R)	3.031    -6.230/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_12__0_/D    1
clk(R)->clk(R)	3.029    -6.230/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_16__26_/D    1
clk(R)->clk(R)	3.037    -6.230/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_4__3_/D    1
clk(R)->clk(R)	3.043    -6.230/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_4__17_/D    1
clk(R)->clk(R)	2.992    -6.229/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_20__43_/D    1
clk(R)->clk(R)	2.978    -6.229/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_18__42_/D    1
clk(R)->clk(R)	2.979    -6.229/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_27__43_/D    1
clk(R)->clk(R)	2.993    -6.229/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_18__40_/D    1
clk(R)->clk(R)	2.972    -6.229/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_24__42_/D    1
clk(R)->clk(R)	3.037    -6.229/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_24__26_/D    1
clk(R)->clk(R)	2.991    -6.229/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_20__56_/D    1
clk(R)->clk(R)	2.961    -6.229/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_3__21_/D    1
clk(R)->clk(R)	2.968    -6.229/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_19__35_/D    1
clk(R)->clk(R)	2.970    -6.229/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_24__34_/D    1
clk(R)->clk(R)	2.971    -6.229/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_18__44_/D    1
clk(R)->clk(R)	3.034    -6.229/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_20__25_/D    1
clk(R)->clk(R)	3.039    -6.229/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_4__8_/D    1
clk(R)->clk(R)	3.044    -6.228/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_24__30_/D    1
clk(R)->clk(R)	3.032    -6.228/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_20__14_/D    1
clk(R)->clk(R)	2.974    -6.228/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__40_/D    1
clk(R)->clk(R)	3.035    -6.228/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_12__22_/D    1
clk(R)->clk(R)	2.970    -6.228/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_27__20_/D    1
clk(R)->clk(R)	2.963    -6.228/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_7__2_/D    1
clk(R)->clk(R)	3.032    -6.228/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_20__11_/D    1
clk(R)->clk(R)	3.042    -6.227/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_12__8_/D    1
clk(R)->clk(R)	3.029    -6.227/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_24__31_/D    1
clk(R)->clk(R)	3.039    -6.227/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_16__29_/D    1
clk(R)->clk(R)	3.036    -6.227/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_4__11_/D    1
clk(R)->clk(R)	3.039    -6.227/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_20__12_/D    1
clk(R)->clk(R)	2.971    -6.227/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_25__58_/D    1
clk(R)->clk(R)	3.045    -6.227/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_4__21_/D    1
clk(R)->clk(R)	3.049    -6.227/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_22__19_/D    1
clk(R)->clk(R)	3.028    -6.227/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_12__18_/D    1
clk(R)->clk(R)	3.034    -6.227/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_12__14_/D    1
clk(R)->clk(R)	2.976    -6.226/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_1__60_/D    1
clk(R)->clk(R)	3.037    -6.226/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_26__26_/D    1
clk(R)->clk(R)	3.033    -6.226/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_20__16_/D    1
clk(R)->clk(R)	3.034    -6.226/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_20__15_/D    1
clk(R)->clk(R)	3.032    -6.226/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_12__3_/D    1
clk(R)->clk(R)	3.033    -6.226/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_4__10_/D    1
clk(R)->clk(R)	3.037    -6.225/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_2__30_/D    1
clk(R)->clk(R)	3.040    -6.225/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_4__12_/D    1
clk(R)->clk(R)	2.979    -6.225/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_27__56_/D    1
clk(R)->clk(R)	2.995    -6.225/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_24__39_/D    1
clk(R)->clk(R)	2.959    -6.225/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_25__23_/D    1
clk(R)->clk(R)	2.969    -6.225/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_25__3_/D    1
clk(R)->clk(R)	3.032    -6.225/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_16__25_/D    1
clk(R)->clk(R)	3.039    -6.225/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_4__14_/D    1
clk(R)->clk(R)	2.969    -6.225/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_25__18_/D    1
clk(R)->clk(R)	2.967    -6.224/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_28__59_/D    1
clk(R)->clk(R)	2.971    -6.224/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_28__62_/D    1
clk(R)->clk(R)	3.033    -6.224/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_24__25_/D    1
clk(R)->clk(R)	2.968    -6.224/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_28__58_/D    1
clk(R)->clk(R)	2.981    -6.224/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_24__62_/D    1
clk(R)->clk(R)	3.043    -6.224/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_12__15_/D    1
clk(R)->clk(R)	3.038    -6.224/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_20__20_/D    1
clk(R)->clk(R)	2.972    -6.224/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_27__17_/D    1
clk(R)->clk(R)	2.979    -6.224/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_24__45_/D    1
clk(R)->clk(R)	2.971    -6.223/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_24__38_/D    1
clk(R)->clk(R)	3.038    -6.223/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_12__9_/D    1
clk(R)->clk(R)	3.056    -6.223/*        -0.156/*        cpu1/myregFile/regfile_ram_reg_20__30_/D    1
clk(R)->clk(R)	3.042    -6.223/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_12__5_/D    1
clk(R)->clk(R)	3.041    -6.223/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_12__2_/D    1
clk(R)->clk(R)	2.957    -6.223/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_25__2_/D    1
clk(R)->clk(R)	3.043    -6.223/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_12__13_/D    1
clk(R)->clk(R)	3.041    -6.223/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_20__13_/D    1
clk(R)->clk(R)	2.984    -6.223/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_24__46_/D    1
clk(R)->clk(R)	3.038    -6.223/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_4__9_/D    1
clk(R)->clk(R)	3.043    -6.222/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_16__27_/D    1
clk(R)->clk(R)	3.042    -6.222/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_16__30_/D    1
clk(R)->clk(R)	2.976    -6.222/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_28__46_/D    1
clk(R)->clk(R)	2.970    -6.222/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_28__61_/D    1
clk(R)->clk(R)	2.969    -6.222/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_27__18_/D    1
clk(R)->clk(R)	2.971    -6.222/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__51_/D    1
clk(R)->clk(R)	2.980    -6.222/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_18__47_/D    1
clk(R)->clk(R)	2.958    -6.221/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_3__5_/D    1
clk(R)->clk(R)	3.052    -6.221/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_4__23_/D    1
clk(R)->clk(R)	2.980    -6.221/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_30__63_/D    1
clk(R)->clk(R)	2.978    -6.221/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_18__43_/D    1
clk(R)->clk(R)	3.027    -6.221/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_20__0_/D    1
clk(R)->clk(R)	2.976    -6.221/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_24__33_/D    1
clk(R)->clk(R)	3.030    -6.221/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_18__30_/D    1
clk(R)->clk(R)	3.029    -6.221/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_20__5_/D    1
clk(R)->clk(R)	3.036    -6.221/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_26__24_/D    1
clk(R)->clk(R)	2.984    -6.220/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_27__1_/D    1
clk(R)->clk(R)	2.970    -6.220/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__35_/D    1
clk(R)->clk(R)	3.043    -6.220/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_12__10_/D    1
clk(R)->clk(R)	3.048    -6.220/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_12__12_/D    1
clk(R)->clk(R)	3.036    -6.220/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_20__17_/D    1
clk(R)->clk(R)	3.039    -6.220/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_16__31_/D    1
clk(R)->clk(R)	3.035    -6.220/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_8__15_/D    1
clk(R)->clk(R)	2.972    -6.220/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_25__0_/D    1
clk(R)->clk(R)	3.038    -6.220/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_2__26_/D    1
clk(R)->clk(R)	2.975    -6.220/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_27__50_/D    1
clk(R)->clk(R)	2.977    -6.220/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_30__60_/D    1
clk(R)->clk(R)	3.039    -6.219/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_24__24_/D    1
clk(R)->clk(R)	3.037    -6.219/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_16__24_/D    1
clk(R)->clk(R)	2.970    -6.219/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_28__42_/D    1
clk(R)->clk(R)	3.042    -6.219/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_12__1_/D    1
clk(R)->clk(R)	3.041    -6.219/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_2__27_/D    1
clk(R)->clk(R)	2.984    -6.219/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_24__56_/D    1
clk(R)->clk(R)	3.270    -6.219/*        -0.370/*        cpu1/myregFile/regfile_ram_reg_31__52_/D    1
clk(R)->clk(R)	2.980    -6.218/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_7__63_/D    1
clk(R)->clk(R)	3.036    -6.218/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_4__18_/D    1
clk(R)->clk(R)	2.981    -6.218/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_20__60_/D    1
clk(R)->clk(R)	3.042    -6.218/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_20__10_/D    1
clk(R)->clk(R)	3.045    -6.218/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_2__28_/D    1
clk(R)->clk(R)	3.036    -6.218/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__27_/D    1
clk(R)->clk(R)	3.048    -6.218/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_4__1_/D    1
clk(R)->clk(R)	3.041    -6.217/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_2__24_/D    1
clk(R)->clk(R)	2.979    -6.217/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_27__44_/D    1
clk(R)->clk(R)	3.038    -6.217/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_14__30_/D    1
clk(R)->clk(R)	3.046    -6.217/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_20__8_/D    1
clk(R)->clk(R)	3.052    -6.217/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_16__28_/D    1
clk(R)->clk(R)	3.045    -6.217/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_2__29_/D    1
clk(R)->clk(R)	2.957    -6.217/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_24__2_/D    1
clk(R)->clk(R)	3.035    -6.217/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_16__14_/D    1
clk(R)->clk(R)	3.040    -6.216/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_8__11_/D    1
clk(R)->clk(R)	3.038    -6.216/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_14__28_/D    1
clk(R)->clk(R)	3.032    -6.216/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_16__8_/D    1
clk(R)->clk(R)	3.040    -6.216/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_8__12_/D    1
clk(R)->clk(R)	2.989    -6.216/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_18__41_/D    1
clk(R)->clk(R)	3.037    -6.216/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_26__14_/D    1
clk(R)->clk(R)	2.987    -6.216/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_18__56_/D    1
clk(R)->clk(R)	3.027    -6.215/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_2__25_/D    1
clk(R)->clk(R)	2.983    -6.215/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_1__63_/D    1
clk(R)->clk(R)	3.040    -6.215/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_14__29_/D    1
clk(R)->clk(R)	2.977    -6.215/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_25__20_/D    1
clk(R)->clk(R)	2.962    -6.215/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_15__11_/D    1
clk(R)->clk(R)	3.025    -6.215/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_29__31_/D    1
clk(R)->clk(R)	2.955    -6.215/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_24__21_/D    1
clk(R)->clk(R)	2.961    -6.215/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_3__16_/D    1
clk(R)->clk(R)	2.978    -6.215/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_25__17_/D    1
clk(R)->clk(R)	3.033    -6.215/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_20__3_/D    1
clk(R)->clk(R)	3.041    -6.214/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_28__28_/D    1
clk(R)->clk(R)	2.978    -6.214/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_25__50_/D    1
clk(R)->clk(R)	3.035    -6.214/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_26__9_/D    1
clk(R)->clk(R)	3.049    -6.214/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_4__22_/D    1
clk(R)->clk(R)	3.040    -6.214/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_28__29_/D    1
clk(R)->clk(R)	2.964    -6.214/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_11__14_/D    1
clk(R)->clk(R)	2.986    -6.213/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_28__40_/D    1
clk(R)->clk(R)	2.996    -6.213/*        -0.096/*        cpu3/myregFile/regfile_ram_reg_30__57_/D    1
clk(R)->clk(R)	3.036    -6.213/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_8__9_/D    1
clk(R)->clk(R)	3.280    -6.213/*        -0.380/*        cpu1/myregFile/regfile_ram_reg_31__51_/D    1
clk(R)->clk(R)	2.735    */-6.213        */0.165         cpu3/myID_EXMEM/EXMEM_immediate_reg_15_/D    1
clk(R)->clk(R)	3.044    -6.213/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_26__25_/D    1
clk(R)->clk(R)	3.037    -6.213/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_14__24_/D    1
clk(R)->clk(R)	2.981    -6.213/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_19__60_/D    1
clk(R)->clk(R)	3.030    -6.213/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_12__19_/D    1
clk(R)->clk(R)	3.036    -6.212/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_18__12_/D    1
clk(R)->clk(R)	3.035    -6.212/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_18__26_/D    1
clk(R)->clk(R)	3.037    -6.212/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_18__11_/D    1
clk(R)->clk(R)	3.036    -6.212/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_26__11_/D    1
clk(R)->clk(R)	2.996    -6.212/*        -0.096/*        cpu3/myregFile/regfile_ram_reg_24__61_/D    1
clk(R)->clk(R)	2.975    -6.212/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_24__47_/D    1
clk(R)->clk(R)	2.974    -6.212/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_25__1_/D    1
clk(R)->clk(R)	3.057    -6.212/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_20__24_/D    1
clk(R)->clk(R)	3.033    -6.212/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_18__31_/D    1
clk(R)->clk(R)	3.035    -6.211/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_6__26_/D    1
clk(R)->clk(R)	3.029    -6.211/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_29__28_/D    1
clk(R)->clk(R)	3.034    -6.211/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_10__30_/D    1
clk(R)->clk(R)	3.039    -6.211/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_16__9_/D    1
clk(R)->clk(R)	3.038    -6.211/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_20__22_/D    1
clk(R)->clk(R)	3.043    -6.211/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_14__27_/D    1
clk(R)->clk(R)	2.970    -6.211/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_3__22_/D    1
clk(R)->clk(R)	3.043    -6.211/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_26__10_/D    1
clk(R)->clk(R)	3.043    -6.211/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_8__10_/D    1
clk(R)->clk(R)	3.043    -6.211/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_16__10_/D    1
clk(R)->clk(R)	3.049    -6.211/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_8__8_/D    1
clk(R)->clk(R)	3.039    -6.211/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_18__29_/D    1
clk(R)->clk(R)	3.037    -6.211/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_18__9_/D    1
clk(R)->clk(R)	3.047    -6.210/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_8__13_/D    1
clk(R)->clk(R)	3.046    -6.210/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_20__23_/D    1
clk(R)->clk(R)	3.037    -6.210/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_26__12_/D    1
clk(R)->clk(R)	3.044    -6.210/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_18__28_/D    1
clk(R)->clk(R)	2.969    -6.210/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_15__9_/D    1
clk(R)->clk(R)	2.965    -6.210/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_24__4_/D    1
clk(R)->clk(R)	3.029    -6.210/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_24__11_/D    1
clk(R)->clk(R)	2.994    -6.210/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_24__43_/D    1
clk(R)->clk(R)	3.040    -6.210/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_28__26_/D    1
clk(R)->clk(R)	3.037    -6.210/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_6__28_/D    1
clk(R)->clk(R)	2.993    -6.209/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_18__57_/D    1
clk(R)->clk(R)	2.985    -6.209/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_3__44_/D    1
clk(R)->clk(R)	2.961    -6.209/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_1__2_/D    1
clk(R)->clk(R)	3.051    -6.209/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_26__31_/D    1
clk(R)->clk(R)	3.039    -6.209/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_16__12_/D    1
clk(R)->clk(R)	2.987    -6.209/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_28__43_/D    1
clk(R)->clk(R)	2.979    -6.209/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_24__44_/D    1
clk(R)->clk(R)	3.041    -6.209/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_20__2_/D    1
clk(R)->clk(R)	3.029    -6.209/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_30__26_/D    1
clk(R)->clk(R)	3.031    -6.209/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_10__26_/D    1
clk(R)->clk(R)	2.970    -6.209/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_15__10_/D    1
clk(R)->clk(R)	2.966    -6.209/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_24__20_/D    1
clk(R)->clk(R)	3.000    -6.209/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_18__45_/D    1
clk(R)->clk(R)	2.989    -6.209/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_3__41_/D    1
clk(R)->clk(R)	3.026    -6.208/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_14__31_/D    1
clk(R)->clk(R)	3.040    -6.208/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_26__8_/D    1
clk(R)->clk(R)	3.039    -6.208/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_30__27_/D    1
clk(R)->clk(R)	3.041    -6.208/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_18__8_/D    1
clk(R)->clk(R)	3.039    -6.208/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_26__13_/D    1
clk(R)->clk(R)	3.048    -6.208/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_20__21_/D    1
clk(R)->clk(R)	2.734    */-6.208        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_0_/D    1
clk(R)->clk(R)	3.041    -6.207/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_16__15_/D    1
clk(R)->clk(R)	2.964    -6.207/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_19__36_/D    1
clk(R)->clk(R)	3.040    -6.207/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_6__24_/D    1
clk(R)->clk(R)	3.038    -6.207/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_10__27_/D    1
clk(R)->clk(R)	2.989    -6.207/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_25__62_/D    1
clk(R)->clk(R)	3.042    -6.207/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_30__28_/D    1
clk(R)->clk(R)	3.040    -6.207/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_16__13_/D    1
clk(R)->clk(R)	3.041    -6.207/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_6__29_/D    1
clk(R)->clk(R)	3.031    -6.207/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_12__4_/D    1
clk(R)->clk(R)	3.047    -6.207/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_8__14_/D    1
clk(R)->clk(R)	2.979    -6.207/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_18__63_/D    1
clk(R)->clk(R)	2.964    -6.207/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_3__50_/D    1
clk(R)->clk(R)	3.041    -6.206/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_18__13_/D    1
clk(R)->clk(R)	3.026    -6.206/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_20__4_/D    1
clk(R)->clk(R)	3.041    -6.206/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_30__29_/D    1
clk(R)->clk(R)	3.025    -6.206/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_14__25_/D    1
clk(R)->clk(R)	3.037    -6.206/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_10__24_/D    1
clk(R)->clk(R)	3.045    -6.206/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_14__26_/D    1
clk(R)->clk(R)	2.978    -6.206/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_25__4_/D    1
clk(R)->clk(R)	3.035    -6.206/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__27_/D    1
clk(R)->clk(R)	3.036    -6.206/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_29__25_/D    1
clk(R)->clk(R)	3.049    -6.206/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_28__30_/D    1
clk(R)->clk(R)	2.966    -6.206/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_24__19_/D    1
clk(R)->clk(R)	3.033    -6.206/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_28__31_/D    1
clk(R)->clk(R)	3.038    -6.205/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_20__1_/D    1
clk(R)->clk(R)	2.974    -6.205/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__36_/D    1
clk(R)->clk(R)	3.042    -6.205/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_26__15_/D    1
clk(R)->clk(R)	2.964    -6.205/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_27__19_/D    1
clk(R)->clk(R)	2.986    -6.205/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_28__45_/D    1
clk(R)->clk(R)	3.046    -6.204/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_16__11_/D    1
clk(R)->clk(R)	3.026    -6.204/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_25__31_/D    1
clk(R)->clk(R)	2.985    -6.204/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_24__41_/D    1
clk(R)->clk(R)	3.038    -6.204/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_4__19_/D    1
clk(R)->clk(R)	3.044    -6.204/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_10__28_/D    1
clk(R)->clk(R)	3.029    -6.204/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_28__25_/D    1
clk(R)->clk(R)	3.031    -6.203/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_6__25_/D    1
clk(R)->clk(R)	3.048    -6.203/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_30__30_/D    1
clk(R)->clk(R)	2.963    -6.203/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_27__21_/D    1
clk(R)->clk(R)	2.993    -6.203/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_3__47_/D    1
clk(R)->clk(R)	2.971    -6.203/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_15__14_/D    1
clk(R)->clk(R)	3.040    -6.203/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_24__9_/D    1
clk(R)->clk(R)	2.972    -6.203/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_27__39_/D    1
clk(R)->clk(R)	2.973    -6.203/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_15__12_/D    1
clk(R)->clk(R)	2.971    -6.202/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_11__13_/D    1
clk(R)->clk(R)	3.043    -6.202/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_20__18_/D    1
clk(R)->clk(R)	2.978    -6.202/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_24__63_/D    1
clk(R)->clk(R)	3.034    -6.202/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_4__4_/D    1
clk(R)->clk(R)	3.048    -6.202/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_18__27_/D    1
clk(R)->clk(R)	2.978    -6.202/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_11__15_/D    1
clk(R)->clk(R)	3.043    -6.201/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_24__10_/D    1
clk(R)->clk(R)	2.987    -6.201/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_25__61_/D    1
clk(R)->clk(R)	3.040    -6.201/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_29__24_/D    1
clk(R)->clk(R)	3.038    -6.201/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_24__15_/D    1
clk(R)->clk(R)	3.030    -6.201/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_30__31_/D    1
clk(R)->clk(R)	3.046    -6.201/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_6__30_/D    1
clk(R)->clk(R)	2.979    -6.201/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_3__40_/D    1
clk(R)->clk(R)	2.967    -6.201/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_24__3_/D    1
clk(R)->clk(R)	3.046    -6.201/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_6__27_/D    1
clk(R)->clk(R)	2.971    -6.200/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_11__8_/D    1
clk(R)->clk(R)	3.038    -6.200/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_18__25_/D    1
clk(R)->clk(R)	3.036    -6.200/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_29__30_/D    1
clk(R)->clk(R)	3.033    -6.200/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_28__14_/D    1
clk(R)->clk(R)	3.041    -6.200/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_28__24_/D    1
clk(R)->clk(R)	2.973    -6.200/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_19__51_/D    1
clk(R)->clk(R)	3.045    -6.200/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_24__14_/D    1
clk(R)->clk(R)	2.973    -6.200/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_15__13_/D    1
clk(R)->clk(R)	2.974    -6.200/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__60_/D    1
clk(R)->clk(R)	3.035    -6.200/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_22__28_/D    1
clk(R)->clk(R)	3.041    -6.200/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_18__10_/D    1
clk(R)->clk(R)	3.040    -6.199/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_20__19_/D    1
clk(R)->clk(R)	2.974    -6.199/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__0_/D    1
clk(R)->clk(R)	2.976    -6.199/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_19__63_/D    1
clk(R)->clk(R)	3.051    -6.199/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_18__15_/D    1
clk(R)->clk(R)	2.955    -6.199/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_24__5_/D    1
clk(R)->clk(R)	2.969    -6.199/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_11__11_/D    1
clk(R)->clk(R)	2.991    -6.199/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_24__57_/D    1
clk(R)->clk(R)	3.039    -6.199/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_24__13_/D    1
clk(R)->clk(R)	2.978    -6.198/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_28__47_/D    1
clk(R)->clk(R)	2.982    -6.198/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_1__36_/D    1
clk(R)->clk(R)	3.042    -6.198/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_24__12_/D    1
clk(R)->clk(R)	2.956    -6.198/*        -0.056/*        cpu3/myregFile/regfile_ram_reg_24__22_/D    1
clk(R)->clk(R)	3.035    -6.198/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_10__12_/D    1
clk(R)->clk(R)	3.033    -6.198/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_31__31_/D    1
clk(R)->clk(R)	3.032    -6.198/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__31_/D    1
clk(R)->clk(R)	2.965    -6.198/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_13__14_/D    1
clk(R)->clk(R)	2.963    -6.197/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_11__28_/D    1
clk(R)->clk(R)	2.982    -6.197/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_24__1_/D    1
clk(R)->clk(R)	2.975    -6.197/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_11__12_/D    1
clk(R)->clk(R)	3.033    -6.197/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_22__8_/D    1
clk(R)->clk(R)	3.034    -6.197/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__8_/D    1
clk(R)->clk(R)	2.961    -6.197/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_5__30_/D    1
clk(R)->clk(R)	3.036    -6.197/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__9_/D    1
clk(R)->clk(R)	2.987    -6.196/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_27__57_/D    1
clk(R)->clk(R)	3.044    -6.196/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_18__14_/D    1
clk(R)->clk(R)	3.034    -6.196/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_2__15_/D    1
clk(R)->clk(R)	3.052    -6.196/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_10__29_/D    1
clk(R)->clk(R)	3.028    -6.196/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_6__31_/D    1
clk(R)->clk(R)	3.033    -6.196/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_10__31_/D    1
clk(R)->clk(R)	3.038    -6.196/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_25__25_/D    1
clk(R)->clk(R)	3.032    -6.196/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_29__26_/D    1
clk(R)->clk(R)	2.947    -6.196/*        -0.047/*        cpu3/myregFile/regfile_ram_reg_3__23_/D    1
clk(R)->clk(R)	3.028    -6.195/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_10__10_/D    1
clk(R)->clk(R)	2.972    -6.195/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__45_/D    1
clk(R)->clk(R)	2.986    -6.195/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_25__63_/D    1
clk(R)->clk(R)	2.979    -6.195/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_15__15_/D    1
clk(R)->clk(R)	3.038    -6.195/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_22__29_/D    1
clk(R)->clk(R)	2.974    -6.195/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__9_/D    1
clk(R)->clk(R)	2.967    -6.195/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_13__30_/D    1
clk(R)->clk(R)	2.970    -6.195/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_15__28_/D    1
clk(R)->clk(R)	3.038    -6.195/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_10__13_/D    1
clk(R)->clk(R)	3.037    -6.195/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_25__27_/D    1
clk(R)->clk(R)	2.986    -6.195/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_25__39_/D    1
clk(R)->clk(R)	3.040    -6.195/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__30_/D    1
clk(R)->clk(R)	3.294    -6.195/*        -0.394/*        cpu1/myregFile/regfile_ram_reg_31__49_/D    1
clk(R)->clk(R)	3.049    -6.195/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_29__29_/D    1
clk(R)->clk(R)	3.035    -6.194/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_25__29_/D    1
clk(R)->clk(R)	3.042    -6.194/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_10__15_/D    1
clk(R)->clk(R)	3.037    -6.194/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_25__28_/D    1
clk(R)->clk(R)	3.028    -6.194/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_2__10_/D    1
clk(R)->clk(R)	2.966    -6.194/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_5__11_/D    1
clk(R)->clk(R)	2.981    -6.194/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_3__46_/D    1
clk(R)->clk(R)	3.030    -6.194/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_10__25_/D    1
clk(R)->clk(R)	2.960    -6.194/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_27__5_/D    1
clk(R)->clk(R)	3.048    -6.194/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_24__8_/D    1
clk(R)->clk(R)	3.036    -6.194/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__13_/D    1
clk(R)->clk(R)	3.031    -6.194/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_30__25_/D    1
clk(R)->clk(R)	2.958    -6.194/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_27__22_/D    1
clk(R)->clk(R)	2.970    -6.193/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_15__26_/D    1
clk(R)->clk(R)	3.023    -6.193/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_22__14_/D    1
clk(R)->clk(R)	2.984    -6.193/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_3__56_/D    1
clk(R)->clk(R)	2.968    -6.193/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_15__30_/D    1
clk(R)->clk(R)	2.968    -6.193/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_13__31_/D    1
clk(R)->clk(R)	2.968    -6.192/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_11__30_/D    1
clk(R)->clk(R)	2.966    -6.192/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_27__35_/D    1
clk(R)->clk(R)	2.968    -6.192/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_5__27_/D    1
clk(R)->clk(R)	3.050    -6.192/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_18__24_/D    1
clk(R)->clk(R)	2.971    -6.192/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_13__28_/D    1
clk(R)->clk(R)	2.990    -6.192/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_28__56_/D    1
clk(R)->clk(R)	2.979    -6.192/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_24__17_/D    1
clk(R)->clk(R)	2.985    -6.192/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_15__8_/D    1
clk(R)->clk(R)	3.030    -6.192/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_9__27_/D    1
clk(R)->clk(R)	3.036    -6.191/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_28__8_/D    1
clk(R)->clk(R)	3.036    -6.191/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_22__11_/D    1
clk(R)->clk(R)	2.964    -6.191/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_25__35_/D    1
clk(R)->clk(R)	3.043    -6.191/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_10__8_/D    1
clk(R)->clk(R)	3.040    -6.191/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__26_/D    1
clk(R)->clk(R)	3.032    -6.191/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_22__24_/D    1
clk(R)->clk(R)	3.037    -6.191/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_28__11_/D    1
clk(R)->clk(R)	2.967    -6.191/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_5__31_/D    1
clk(R)->clk(R)	2.989    -6.191/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_28__41_/D    1
clk(R)->clk(R)	2.989    -6.190/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_3__43_/D    1
clk(R)->clk(R)	3.040    -6.190/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__9_/D    1
clk(R)->clk(R)	2.986    -6.190/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_25__60_/D    1
clk(R)->clk(R)	2.974    -6.190/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__15_/D    1
clk(R)->clk(R)	3.040    -6.190/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_22__15_/D    1
clk(R)->clk(R)	3.042    -6.190/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_25__30_/D    1
clk(R)->clk(R)	3.035    -6.190/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_10__14_/D    1
clk(R)->clk(R)	2.975    -6.190/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_1__51_/D    1
clk(R)->clk(R)	2.964    -6.190/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_23__14_/D    1
clk(R)->clk(R)	2.962    -6.190/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_27__16_/D    1
clk(R)->clk(R)	3.033    -6.190/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_22__25_/D    1
clk(R)->clk(R)	3.033    -6.190/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__9_/D    1
clk(R)->clk(R)	3.041    -6.189/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_10__11_/D    1
clk(R)->clk(R)	2.963    -6.189/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_17__28_/D    1
clk(R)->clk(R)	3.044    -6.189/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_28__10_/D    1
clk(R)->clk(R)	2.957    -6.189/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_24__23_/D    1
clk(R)->clk(R)	3.035    -6.189/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_9__28_/D    1
clk(R)->clk(R)	2.963    -6.189/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_12__22_/D    1
clk(R)->clk(R)	2.961    -6.189/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_23__30_/D    1
clk(R)->clk(R)	2.972    -6.189/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_13__13_/D    1
clk(R)->clk(R)	3.041    -6.189/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_28__15_/D    1
clk(R)->clk(R)	3.041    -6.188/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_28__12_/D    1
clk(R)->clk(R)	2.971    -6.188/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_5__24_/D    1
clk(R)->clk(R)	3.047    -6.188/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_22__27_/D    1
clk(R)->clk(R)	2.972    -6.188/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_5__12_/D    1
clk(R)->clk(R)	3.033    -6.188/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__14_/D    1
clk(R)->clk(R)	2.977    -6.188/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_3__42_/D    1
clk(R)->clk(R)	2.962    -6.188/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_24__16_/D    1
clk(R)->clk(R)	2.990    -6.188/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_27__47_/D    1
clk(R)->clk(R)	3.048    -6.188/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_30__24_/D    1
clk(R)->clk(R)	3.038    -6.188/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_22__13_/D    1
clk(R)->clk(R)	2.979    -6.188/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_13__27_/D    1
clk(R)->clk(R)	2.986    -6.188/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_24__18_/D    1
clk(R)->clk(R)	3.032    -6.188/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_10__9_/D    1
clk(R)->clk(R)	2.967    -6.188/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_11__24_/D    1
clk(R)->clk(R)	2.734    */-6.188        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_14_/D    1
clk(R)->clk(R)	2.991    -6.187/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_28__57_/D    1
clk(R)->clk(R)	2.977    -6.187/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_5__14_/D    1
clk(R)->clk(R)	2.965    -6.187/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_21__13_/D    1
clk(R)->clk(R)	2.967    -6.187/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_21__8_/D    1
clk(R)->clk(R)	2.957    -6.187/*        -0.057/*        cpu3/myregFile/regfile_ram_reg_4__16_/D    1
clk(R)->clk(R)	3.046    -6.187/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_2__13_/D    1
clk(R)->clk(R)	2.980    -6.187/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_27__41_/D    1
clk(R)->clk(R)	2.971    -6.187/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_21__14_/D    1
clk(R)->clk(R)	3.045    -6.187/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_25__24_/D    1
clk(R)->clk(R)	2.969    -6.187/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_21__15_/D    1
clk(R)->clk(R)	2.734    */-6.187        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_1_/D    1
clk(R)->clk(R)	2.974    -6.187/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__8_/D    1
clk(R)->clk(R)	2.960    -6.187/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_4__23_/D    1
clk(R)->clk(R)	2.976    -6.187/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_15__24_/D    1
clk(R)->clk(R)	2.966    -6.187/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_12__23_/D    1
clk(R)->clk(R)	3.033    -6.187/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_29__14_/D    1
clk(R)->clk(R)	2.986    -6.187/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_11__10_/D    1
clk(R)->clk(R)	3.033    -6.187/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_30__15_/D    1
clk(R)->clk(R)	2.978    -6.186/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_5__26_/D    1
clk(R)->clk(R)	2.970    -6.186/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_11__25_/D    1
clk(R)->clk(R)	2.961    -6.186/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_12__21_/D    1
clk(R)->clk(R)	3.042    -6.186/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_2__12_/D    1
clk(R)->clk(R)	2.991    -6.186/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_28__44_/D    1
clk(R)->clk(R)	3.048    -6.186/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_2__31_/D    1
clk(R)->clk(R)	2.968    -6.186/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_21__28_/D    1
clk(R)->clk(R)	3.036    -6.185/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_22__10_/D    1
clk(R)->clk(R)	2.977    -6.185/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_15__31_/D    1
clk(R)->clk(R)	2.968    -6.185/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__59_/D    1
clk(R)->clk(R)	3.043    -6.185/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_25__26_/D    1
clk(R)->clk(R)	2.978    -6.185/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_11__27_/D    1
clk(R)->clk(R)	2.995    -6.185/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_18__60_/D    1
clk(R)->clk(R)	2.968    -6.185/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_23__26_/D    1
clk(R)->clk(R)	3.043    -6.185/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_22__12_/D    1
clk(R)->clk(R)	3.040    -6.184/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_9__29_/D    1
clk(R)->clk(R)	2.969    -6.184/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_23__15_/D    1
clk(R)->clk(R)	3.029    -6.184/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_14__11_/D    1
clk(R)->clk(R)	2.983    -6.184/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_15__27_/D    1
clk(R)->clk(R)	2.969    -6.184/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_21__26_/D    1
clk(R)->clk(R)	2.962    -6.184/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_21__11_/D    1
clk(R)->clk(R)	3.032    -6.184/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_17__27_/D    1
clk(R)->clk(R)	2.969    -6.184/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_23__8_/D    1
clk(R)->clk(R)	2.980    -6.184/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_5__15_/D    1
clk(R)->clk(R)	2.991    -6.183/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_3__57_/D    1
clk(R)->clk(R)	2.980    -6.183/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_5__28_/D    1
clk(R)->clk(R)	3.041    -6.183/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_2__11_/D    1
clk(R)->clk(R)	2.971    -6.183/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_13__25_/D    1
clk(R)->clk(R)	3.037    -6.183/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_29__10_/D    1
clk(R)->clk(R)	3.036    -6.183/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_30__8_/D    1
clk(R)->clk(R)	3.305    -6.183/*        -0.405/*        cpu1/myregFile/regfile_ram_reg_31__54_/D    1
clk(R)->clk(R)	2.978    -6.183/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_13__10_/D    1
clk(R)->clk(R)	3.038    -6.183/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_29__9_/D    1
clk(R)->clk(R)	2.971    -6.183/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_13__24_/D    1
clk(R)->clk(R)	2.980    -6.183/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_15__25_/D    1
clk(R)->clk(R)	2.977    -6.183/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_15__29_/D    1
clk(R)->clk(R)	3.044    -6.183/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_9__30_/D    1
clk(R)->clk(R)	2.976    -6.183/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_13__11_/D    1
clk(R)->clk(R)	3.092    -6.183/*        -0.192/*        cpu1/myregFile/regfile_ram_reg_20__9_/D    1
clk(R)->clk(R)	3.037    -6.183/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_30__11_/D    1
clk(R)->clk(R)	2.982    -6.183/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_13__9_/D    1
clk(R)->clk(R)	3.035    -6.183/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_29__13_/D    1
clk(R)->clk(R)	2.976    -6.182/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_11__29_/D    1
clk(R)->clk(R)	3.044    -6.182/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_2__14_/D    1
clk(R)->clk(R)	2.976    -6.182/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_11__26_/D    1
clk(R)->clk(R)	2.977    -6.182/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_5__8_/D    1
clk(R)->clk(R)	2.981    -6.182/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_28__60_/D    1
clk(R)->clk(R)	2.970    -6.182/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_17__15_/D    1
clk(R)->clk(R)	2.975    -6.182/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_17__27_/D    1
clk(R)->clk(R)	2.986    -6.182/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_28__63_/D    1
clk(R)->clk(R)	2.983    -6.181/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_5__10_/D    1
clk(R)->clk(R)	2.979    -6.181/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_5__25_/D    1
clk(R)->clk(R)	3.032    -6.181/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_6__8_/D    1
clk(R)->clk(R)	2.958    -6.181/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_4__21_/D    1
clk(R)->clk(R)	2.974    -6.181/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_17__14_/D    1
clk(R)->clk(R)	3.025    -6.181/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_14__10_/D    1
clk(R)->clk(R)	2.972    -6.181/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__12_/D    1
clk(R)->clk(R)	3.037    -6.181/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_9__31_/D    1
clk(R)->clk(R)	2.970    -6.181/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_21__30_/D    1
clk(R)->clk(R)	2.977    -6.181/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_5__29_/D    1
clk(R)->clk(R)	2.965    -6.180/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_3__58_/D    1
clk(R)->clk(R)	2.982    -6.180/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_13__12_/D    1
clk(R)->clk(R)	3.036    -6.180/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_29__11_/D    1
clk(R)->clk(R)	3.270    -6.180/*        -0.370/*        cpu1/myregFile/regfile_ram_reg_31__1_/D    1
clk(R)->clk(R)	2.972    -6.180/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__29_/D    1
clk(R)->clk(R)	3.040    -6.180/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_30__13_/D    1
clk(R)->clk(R)	3.036    -6.180/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_17__28_/D    1
clk(R)->clk(R)	2.973    -6.180/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_21__27_/D    1
clk(R)->clk(R)	3.044    -6.180/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_30__10_/D    1
clk(R)->clk(R)	2.969    -6.179/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_17__31_/D    1
clk(R)->clk(R)	3.027    -6.179/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_17__31_/D    1
clk(R)->clk(R)	3.037    -6.179/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_6__15_/D    1
clk(R)->clk(R)	2.974    -6.179/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_23__27_/D    1
clk(R)->clk(R)	2.971    -6.179/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_23__31_/D    1
clk(R)->clk(R)	2.972    -6.179/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__31_/D    1
clk(R)->clk(R)	2.968    -6.179/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_17__24_/D    1
clk(R)->clk(R)	2.986    -6.179/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_5__9_/D    1
clk(R)->clk(R)	2.972    -6.179/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_21__24_/D    1
clk(R)->clk(R)	2.973    -6.179/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_21__25_/D    1
clk(R)->clk(R)	3.044    -6.179/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_2__9_/D    1
clk(R)->clk(R)	3.038    -6.178/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_14__13_/D    1
clk(R)->clk(R)	2.974    -6.178/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_23__25_/D    1
clk(R)->clk(R)	2.971    -6.178/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_17__26_/D    1
clk(R)->clk(R)	3.039    -6.178/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_14__12_/D    1
clk(R)->clk(R)	3.311    -6.178/*        -0.411/*        cpu1/myregFile/regfile_ram_reg_31__48_/D    1
clk(R)->clk(R)	3.272    -6.178/*        -0.372/*        cpu1/myregFile/regfile_ram_reg_31__17_/D    1
clk(R)->clk(R)	2.969    -6.178/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_17__13_/D    1
clk(R)->clk(R)	2.962    -6.178/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_17__11_/D    1
clk(R)->clk(R)	2.974    -6.178/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_23__29_/D    1
clk(R)->clk(R)	2.986    -6.178/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_5__13_/D    1
clk(R)->clk(R)	3.025    -6.177/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_6__10_/D    1
clk(R)->clk(R)	3.299    -6.177/*        -0.399/*        cpu1/myregFile/regfile_ram_reg_31__56_/D    1
clk(R)->clk(R)	2.976    -6.177/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_13__26_/D    1
clk(R)->clk(R)	3.032    -6.177/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_9__10_/D    1
clk(R)->clk(R)	3.296    -6.177/*        -0.396/*        cpu1/myregFile/regfile_ram_reg_31__41_/D    1
clk(R)->clk(R)	3.039    -6.177/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_25__11_/D    1
clk(R)->clk(R)	3.271    -6.177/*        -0.371/*        cpu1/myregFile/regfile_ram_reg_31__3_/D    1
clk(R)->clk(R)	3.035    -6.177/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_9__12_/D    1
clk(R)->clk(R)	3.274    -6.177/*        -0.374/*        cpu1/myregFile/regfile_ram_reg_31__21_/D    1
clk(R)->clk(R)	3.039    -6.177/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_25__8_/D    1
clk(R)->clk(R)	2.985    -6.176/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_13__29_/D    1
clk(R)->clk(R)	3.044    -6.176/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_30__12_/D    1
clk(R)->clk(R)	2.977    -6.176/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_17__30_/D    1
clk(R)->clk(R)	2.982    -6.176/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_3__39_/D    1
clk(R)->clk(R)	3.043    -6.176/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_14__15_/D    1
clk(R)->clk(R)	3.040    -6.176/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_17__30_/D    1
clk(R)->clk(R)	2.972    -6.176/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_17__29_/D    1
clk(R)->clk(R)	3.274    -6.175/*        -0.374/*        cpu1/myregFile/regfile_ram_reg_31__22_/D    1
clk(R)->clk(R)	2.981    -6.175/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_23__28_/D    1
clk(R)->clk(R)	3.032    -6.175/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_17__14_/D    1
clk(R)->clk(R)	3.303    -6.175/*        -0.403/*        cpu1/myregFile/regfile_ram_reg_31__42_/D    1
clk(R)->clk(R)	3.031    -6.175/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_9__11_/D    1
clk(R)->clk(R)	3.045    -6.175/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_14__8_/D    1
clk(R)->clk(R)	2.974    -6.175/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_21__9_/D    1
clk(R)->clk(R)	3.043    -6.175/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_29__12_/D    1
clk(R)->clk(R)	2.975    -6.175/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_17__8_/D    1
clk(R)->clk(R)	2.965    -6.174/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_12__19_/D    1
clk(R)->clk(R)	3.040    -6.174/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_6__12_/D    1
clk(R)->clk(R)	3.042    -6.174/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_9__13_/D    1
clk(R)->clk(R)	3.042    -6.174/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_9__26_/D    1
clk(R)->clk(R)	3.044    -6.174/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_9__9_/D    1
clk(R)->clk(R)	2.993    -6.174/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_11__31_/D    1
clk(R)->clk(R)	2.966    -6.173/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_9__14_/D    1
clk(R)->clk(R)	3.042    -6.173/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_9__25_/D    1
clk(R)->clk(R)	3.033    -6.173/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_25__14_/D    1
clk(R)->clk(R)	3.040    -6.173/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_9__15_/D    1
clk(R)->clk(R)	3.044    -6.173/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_25__12_/D    1
clk(R)->clk(R)	3.042    -6.172/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_6__13_/D    1
clk(R)->clk(R)	3.048    -6.172/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_9__24_/D    1
clk(R)->clk(R)	3.031    -6.172/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__30_/D    1
clk(R)->clk(R)	3.039    -6.172/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_17__8_/D    1
clk(R)->clk(R)	2.977    -6.172/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__22_/D    1
clk(R)->clk(R)	3.039    -6.172/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_17__10_/D    1
clk(R)->clk(R)	2.971    -6.171/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_23__11_/D    1
clk(R)->clk(R)	3.046    -6.171/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_17__29_/D    1
clk(R)->clk(R)	3.038    -6.171/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_6__9_/D    1
clk(R)->clk(R)	2.978    -6.171/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_17__25_/D    1
clk(R)->clk(R)	3.042    -6.170/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_17__24_/D    1
clk(R)->clk(R)	2.733    */-6.170        */0.167         cpu3/myID_EXMEM/EXMEM_immediate_reg_2_/D    1
clk(R)->clk(R)	3.038    -6.170/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_14__9_/D    1
clk(R)->clk(R)	3.036    -6.170/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_17__25_/D    1
clk(R)->clk(R)	3.045    -6.170/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_17__26_/D    1
clk(R)->clk(R)	3.049    -6.170/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_29__15_/D    1
clk(R)->clk(R)	2.977    -6.170/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_17__12_/D    1
clk(R)->clk(R)	3.039    -6.169/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_17__11_/D    1
clk(R)->clk(R)	2.981    -6.169/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_21__10_/D    1
clk(R)->clk(R)	3.295    -6.169/*        -0.395/*        cpu1/myregFile/regfile_ram_reg_31__38_/D    1
clk(R)->clk(R)	2.980    -6.169/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_23__12_/D    1
clk(R)->clk(R)	3.041    -6.169/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_31__15_/D    1
clk(R)->clk(R)	2.734    */-6.169        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_10_/D    1
clk(R)->clk(R)	3.042    -6.169/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_9__14_/D    1
clk(R)->clk(R)	3.040    -6.168/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_6__14_/D    1
clk(R)->clk(R)	3.045    -6.168/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_25__15_/D    1
clk(R)->clk(R)	2.734    */-6.168        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_13_/D    1
clk(R)->clk(R)	3.042    -6.168/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_17__9_/D    1
clk(R)->clk(R)	3.052    -6.168/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_25__13_/D    1
clk(R)->clk(R)	3.042    -6.168/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_14__14_/D    1
clk(R)->clk(R)	2.734    */-6.168        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_6_/D    1
clk(R)->clk(R)	2.734    */-6.167        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_7_/D    1
clk(R)->clk(R)	3.041    -6.167/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_17__12_/D    1
clk(R)->clk(R)	2.986    -6.167/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_23__13_/D    1
clk(R)->clk(R)	3.037    -6.167/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_1__28_/D    1
clk(R)->clk(R)	2.734    */-6.167        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_5_/D    1
clk(R)->clk(R)	2.975    -6.166/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_27__51_/D    1
clk(R)->clk(R)	3.055    -6.166/*        -0.155/*        cpu1/myregFile/regfile_ram_reg_29__8_/D    1
clk(R)->clk(R)	2.969    -6.166/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_4__19_/D    1
clk(R)->clk(R)	2.734    */-6.165        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_9_/D    1
clk(R)->clk(R)	2.961    -6.165/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_14__30_/D    1
clk(R)->clk(R)	2.734    */-6.165        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_8_/D    1
clk(R)->clk(R)	2.971    -6.165/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__13_/D    1
clk(R)->clk(R)	3.287    -6.165/*        -0.387/*        cpu1/myregFile/regfile_ram_reg_31__18_/D    1
clk(R)->clk(R)	2.734    */-6.165        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_11_/D    1
clk(R)->clk(R)	2.734    */-6.165        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_12_/D    1
clk(R)->clk(R)	2.981    -6.164/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_23__9_/D    1
clk(R)->clk(R)	2.992    -6.164/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_23__24_/D    1
clk(R)->clk(R)	3.038    -6.164/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_25__9_/D    1
clk(R)->clk(R)	2.964    -6.164/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_9__28_/D    1
clk(R)->clk(R)	3.048    -6.164/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_9__8_/D    1
clk(R)->clk(R)	2.972    -6.164/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_25__36_/D    1
clk(R)->clk(R)	2.734    */-6.164        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_3_/D    1
clk(R)->clk(R)	2.734    */-6.164        */0.166         cpu3/myEXMEM_WB/WB_opcode_reg_2_/D    1
clk(R)->clk(R)	3.043    -6.163/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_25__10_/D    1
clk(R)->clk(R)	3.048    -6.163/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_6__11_/D    1
clk(R)->clk(R)	2.996    -6.163/*        -0.096/*        cpu3/myregFile/regfile_ram_reg_12__16_/D    1
clk(R)->clk(R)	3.291    -6.163/*        -0.391/*        cpu1/myregFile/regfile_ram_reg_31__37_/D    1
clk(R)->clk(R)	2.734    */-6.162        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.977    -6.162/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_25__51_/D    1
clk(R)->clk(R)	2.982    -6.162/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_17__9_/D    1
clk(R)->clk(R)	2.978    -6.162/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_9__15_/D    1
clk(R)->clk(R)	2.734    */-6.162        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.734    */-6.162        */0.166         cpu3/myID_EXMEM/EXMEM_immediate_reg_4_/D    1
clk(R)->clk(R)	2.932    -6.162/*        -0.032/*        cpu0/myregFile/regfile_ram_reg_31__49_/D    1
clk(R)->clk(R)	2.969    -6.162/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_14__28_/D    1
clk(R)->clk(R)	2.734    */-6.162        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_2_/D    1
clk(R)->clk(R)	3.044    -6.161/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_17__15_/D    1
clk(R)->clk(R)	2.964    -6.161/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_27__3_/D    1
clk(R)->clk(R)	3.281    -6.161/*        -0.381/*        cpu1/myregFile/regfile_ram_reg_31__2_/D    1
clk(R)->clk(R)	2.734    */-6.161        */0.166         cpu3/myID_EXMEM/EXMEM_Wmem_en_reg/D    1
clk(R)->clk(R)	2.969    -6.161/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_9__11_/D    1
clk(R)->clk(R)	2.735    */-6.161        */0.165         cpu3/myEXMEM_WB/WB_opcode_reg_4_/D    1
clk(R)->clk(R)	2.734    */-6.160        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_4_/D    1
clk(R)->clk(R)	3.044    -6.160/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_1__27_/D    1
clk(R)->clk(R)	2.972    -6.160/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__9_/D    1
clk(R)->clk(R)	2.973    -6.160/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_14__27_/D    1
clk(R)->clk(R)	2.990    -6.160/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_23__10_/D    1
clk(R)->clk(R)	2.963    -6.160/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_2__28_/D    1
clk(R)->clk(R)	3.029    -6.159/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_1__10_/D    1
clk(R)->clk(R)	2.734    */-6.159        */0.166         cpu3/myID_EXMEM/EXMEM_mem_en_reg/D    1
clk(R)->clk(R)	2.734    */-6.159        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.970    -6.159/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_10__30_/D    1
clk(R)->clk(R)	2.734    */-6.159        */0.166         cpu3/myEXMEM_WB/WB_opcode_reg_3_/D    1
clk(R)->clk(R)	2.977    -6.158/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_12__18_/D    1
clk(R)->clk(R)	2.971    -6.158/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_3__35_/D    1
clk(R)->clk(R)	3.039    -6.158/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_15__30_/D    1
clk(R)->clk(R)	2.972    -6.158/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__10_/D    1
clk(R)->clk(R)	2.967    -6.157/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_3__3_/D    1
clk(R)->clk(R)	3.036    -6.157/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_23__27_/D    1
clk(R)->clk(R)	3.305    -6.157/*        -0.405/*        cpu1/myregFile/regfile_ram_reg_31__46_/D    1
clk(R)->clk(R)	2.961    -6.157/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_29__30_/D    1
clk(R)->clk(R)	2.972    -6.157/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__30_/D    1
clk(R)->clk(R)	3.053    -6.157/*        -0.153/*        cpu1/myregFile/regfile_ram_reg_17__13_/D    1
clk(R)->clk(R)	2.979    -6.157/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_10__28_/D    1
clk(R)->clk(R)	3.035    -6.156/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_23__28_/D    1
clk(R)->clk(R)	2.967    -6.156/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_6__27_/D    1
clk(R)->clk(R)	3.034    -6.156/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_1__14_/D    1
clk(R)->clk(R)	3.039    -6.156/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_15__28_/D    1
clk(R)->clk(R)	3.047    -6.156/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_1__29_/D    1
clk(R)->clk(R)	2.970    -6.155/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__26_/D    1
clk(R)->clk(R)	2.971    -6.155/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_9__31_/D    1
clk(R)->clk(R)	2.965    -6.155/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_10__14_/D    1
clk(R)->clk(R)	3.038    -6.155/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__30_/D    1
clk(R)->clk(R)	2.979    -6.155/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_10__31_/D    1
clk(R)->clk(R)	2.967    -6.155/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_31__15_/D    1
clk(R)->clk(R)	2.734    */-6.155        */0.166         cpu3/myID_EXMEM/EXMEM_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.968    -6.154/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_6__28_/D    1
clk(R)->clk(R)	3.038    -6.154/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__29_/D    1
clk(R)->clk(R)	3.038    -6.153/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__26_/D    1
clk(R)->clk(R)	2.972    -6.153/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_29__26_/D    1
clk(R)->clk(R)	2.985    -6.153/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_9__8_/D    1
clk(R)->clk(R)	2.960    -6.153/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_27__23_/D    1
clk(R)->clk(R)	2.981    -6.153/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_9__12_/D    1
clk(R)->clk(R)	2.977    -6.153/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__18_/D    1
clk(R)->clk(R)	2.969    -6.153/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_29__24_/D    1
clk(R)->clk(R)	2.972    -6.153/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__29_/D    1
clk(R)->clk(R)	2.967    -6.153/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_14__15_/D    1
clk(R)->clk(R)	2.981    -6.153/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_3__62_/D    1
clk(R)->clk(R)	3.042    -6.153/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_1__24_/D    1
clk(R)->clk(R)	3.319    -6.153/*        -0.419/*        cpu1/myregFile/regfile_ram_reg_31__53_/D    1
clk(R)->clk(R)	3.294    -6.152/*        -0.394/*        cpu1/myregFile/regfile_ram_reg_31__20_/D    1
clk(R)->clk(R)	3.032    -6.152/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_15__31_/D    1
clk(R)->clk(R)	2.968    -6.152/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_2__14_/D    1
clk(R)->clk(R)	2.971    -6.152/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_6__8_/D    1
clk(R)->clk(R)	3.032    -6.152/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__8_/D    1
clk(R)->clk(R)	2.972    -6.152/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__25_/D    1
clk(R)->clk(R)	2.970    -6.152/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_29__25_/D    1
clk(R)->clk(R)	3.034    -6.152/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_23__11_/D    1
clk(R)->clk(R)	2.972    -6.152/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_9__24_/D    1
clk(R)->clk(R)	2.968    -6.151/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_14__25_/D    1
clk(R)->clk(R)	3.300    -6.151/*        -0.400/*        cpu1/myregFile/regfile_ram_reg_31__19_/D    1
clk(R)->clk(R)	3.040    -6.151/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_1__25_/D    1
clk(R)->clk(R)	3.292    -6.151/*        -0.392/*        cpu1/myregFile/regfile_ram_reg_31__5_/D    1
clk(R)->clk(R)	2.972    -6.151/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_2__27_/D    1
clk(R)->clk(R)	3.043    -6.151/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_15__27_/D    1
clk(R)->clk(R)	3.321    -6.151/*        -0.421/*        cpu1/myregFile/regfile_ram_reg_31__57_/D    1
clk(R)->clk(R)	2.951    -6.151/*        -0.051/*        cpu3/myregFile/regfile_ram_reg_27__2_/D    1
clk(R)->clk(R)	3.034    -6.151/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_23__31_/D    1
clk(R)->clk(R)	2.966    -6.151/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_6__30_/D    1
clk(R)->clk(R)	3.041    -6.151/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_15__29_/D    1
clk(R)->clk(R)	2.973    -6.151/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_10__24_/D    1
clk(R)->clk(R)	2.980    -6.151/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_3__61_/D    1
clk(R)->clk(R)	2.979    -6.150/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_12__17_/D    1
clk(R)->clk(R)	3.292    -6.150/*        -0.392/*        cpu1/myregFile/regfile_ram_reg_31__16_/D    1
clk(R)->clk(R)	2.973    -6.149/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_29__31_/D    1
clk(R)->clk(R)	3.041    -6.149/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_1__11_/D    1
clk(R)->clk(R)	2.971    -6.149/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_2__30_/D    1
clk(R)->clk(R)	2.970    -6.149/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_14__13_/D    1
clk(R)->clk(R)	2.970    -6.149/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_10__8_/D    1
clk(R)->clk(R)	2.972    -6.149/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_14__14_/D    1
clk(R)->clk(R)	2.980    -6.149/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_21__7_/D    1
clk(R)->clk(R)	2.969    -6.149/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_2__31_/D    1
clk(R)->clk(R)	2.946    -6.149/*        -0.046/*        cpu0/myregFile/regfile_ram_reg_31__34_/D    1
clk(R)->clk(R)	3.032    -6.149/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__11_/D    1
clk(R)->clk(R)	2.977    -6.149/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_21__6_/D    1
clk(R)->clk(R)	2.968    -6.149/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_14__26_/D    1
clk(R)->clk(R)	2.974    -6.149/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_4__17_/D    1
clk(R)->clk(R)	2.981    -6.148/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_14__29_/D    1
clk(R)->clk(R)	2.969    -6.148/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_2__24_/D    1
clk(R)->clk(R)	2.940    -6.148/*        -0.040/*        cpu0/myregFile/regfile_ram_reg_31__52_/D    1
clk(R)->clk(R)	2.988    -6.147/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_10__27_/D    1
clk(R)->clk(R)	3.033    -6.147/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_27__31_/D    1
clk(R)->clk(R)	3.031    -6.147/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_23__25_/D    1
clk(R)->clk(R)	2.977    -6.147/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_10__25_/D    1
clk(R)->clk(R)	3.044    -6.147/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_23__12_/D    1
clk(R)->clk(R)	2.967    -6.147/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_6__26_/D    1
clk(R)->clk(R)	3.030    -6.147/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_1__9_/D    1
clk(R)->clk(R)	2.981    -6.146/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_6__14_/D    1
clk(R)->clk(R)	2.974    -6.146/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__31_/D    1
clk(R)->clk(R)	2.969    -6.146/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_17__6_/D    1
clk(R)->clk(R)	3.039    -6.146/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_15__25_/D    1
clk(R)->clk(R)	3.035    -6.146/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__29_/D    1
clk(R)->clk(R)	3.003    -6.146/*        -0.103/*        cpu3/myregFile/regfile_ram_reg_17__10_/D    1
clk(R)->clk(R)	2.947    -6.146/*        -0.047/*        cpu3/myregFile/regfile_ram_reg_20__23_/D    1
clk(R)->clk(R)	3.035    -6.146/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__27_/D    1
clk(R)->clk(R)	2.966    -6.146/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__14_/D    1
clk(R)->clk(R)	2.998    -6.146/*        -0.098/*        cpu3/myregFile/regfile_ram_reg_27__36_/D    1
clk(R)->clk(R)	2.974    -6.146/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__11_/D    1
clk(R)->clk(R)	2.973    -6.146/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_3__36_/D    1
clk(R)->clk(R)	3.046    -6.146/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_23__8_/D    1
clk(R)->clk(R)	2.981    -6.146/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_10__29_/D    1
clk(R)->clk(R)	3.040    -6.146/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_23__13_/D    1
clk(R)->clk(R)	3.037    -6.146/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_27__25_/D    1
clk(R)->clk(R)	2.974    -6.146/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_29__28_/D    1
clk(R)->clk(R)	3.040    -6.145/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_15__24_/D    1
clk(R)->clk(R)	3.039    -6.145/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_21__13_/D    1
clk(R)->clk(R)	2.976    -6.145/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_6__13_/D    1
clk(R)->clk(R)	3.046    -6.145/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_23__24_/D    1
clk(R)->clk(R)	3.027    -6.145/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_21__14_/D    1
clk(R)->clk(R)	3.035    -6.145/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__28_/D    1
clk(R)->clk(R)	2.963    -6.144/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_26__28_/D    1
clk(R)->clk(R)	2.980    -6.144/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_10__15_/D    1
clk(R)->clk(R)	3.306    -6.144/*        -0.406/*        cpu1/myregFile/regfile_ram_reg_31__4_/D    1
clk(R)->clk(R)	2.978    -6.144/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_2__15_/D    1
clk(R)->clk(R)	2.975    -6.144/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_2__13_/D    1
clk(R)->clk(R)	2.975    -6.143/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_31__31_/D    1
clk(R)->clk(R)	2.990    -6.143/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_9__27_/D    1
clk(R)->clk(R)	2.965    -6.143/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_26__24_/D    1
clk(R)->clk(R)	3.043    -6.143/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_1__13_/D    1
clk(R)->clk(R)	2.965    -6.142/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__14_/D    1
clk(R)->clk(R)	2.978    -6.142/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_14__8_/D    1
clk(R)->clk(R)	2.964    -6.142/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_29__13_/D    1
clk(R)->clk(R)	2.950    -6.142/*        -0.050/*        cpu0/myregFile/regfile_ram_reg_31__48_/D    1
clk(R)->clk(R)	2.970    -6.142/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_14__11_/D    1
clk(R)->clk(R)	2.966    -6.142/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_4__20_/D    1
clk(R)->clk(R)	2.966    -6.142/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__13_/D    1
clk(R)->clk(R)	3.307    -6.142/*        -0.407/*        cpu1/myregFile/regfile_ram_reg_31__40_/D    1
clk(R)->clk(R)	3.042    -6.142/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_21__12_/D    1
clk(R)->clk(R)	2.968    -6.142/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_26__26_/D    1
clk(R)->clk(R)	3.029    -6.142/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_7__28_/D    1
clk(R)->clk(R)	3.038    -6.141/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_27__24_/D    1
clk(R)->clk(R)	3.034    -6.141/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_21__28_/D    1
clk(R)->clk(R)	2.979    -6.141/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_23__7_/D    1
clk(R)->clk(R)	2.982    -6.141/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_14__24_/D    1
clk(R)->clk(R)	2.978    -6.141/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_2__8_/D    1
clk(R)->clk(R)	3.060    -6.141/*        -0.160/*        cpu1/myregFile/regfile_ram_reg_1__26_/D    1
clk(R)->clk(R)	2.958    -6.141/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_3__2_/D    1
clk(R)->clk(R)	3.041    -6.140/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_23__15_/D    1
clk(R)->clk(R)	3.034    -6.140/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_23__14_/D    1
clk(R)->clk(R)	2.988    -6.140/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_6__15_/D    1
clk(R)->clk(R)	2.988    -6.140/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_14__31_/D    1
clk(R)->clk(R)	3.039    -6.140/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_1__8_/D    1
clk(R)->clk(R)	2.988    -6.140/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_10__10_/D    1
clk(R)->clk(R)	2.974    -6.140/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__24_/D    1
clk(R)->clk(R)	2.989    -6.140/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_10__9_/D    1
clk(R)->clk(R)	2.965    -6.140/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__12_/D    1
clk(R)->clk(R)	3.294    -6.140/*        -0.394/*        cpu1/myregFile/regfile_ram_reg_31__36_/D    1
clk(R)->clk(R)	2.967    -6.140/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_10__13_/D    1
clk(R)->clk(R)	2.974    -6.139/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_14__9_/D    1
clk(R)->clk(R)	2.966    -6.139/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_26__9_/D    1
clk(R)->clk(R)	3.038    -6.139/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_23__10_/D    1
clk(R)->clk(R)	3.315    -6.138/*        -0.415/*        cpu1/myregFile/regfile_ram_reg_31__43_/D    1
clk(R)->clk(R)	2.986    -6.138/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_29__29_/D    1
clk(R)->clk(R)	3.046    -6.138/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_15__26_/D    1
clk(R)->clk(R)	2.963    -6.138/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_8__4_/D    1
clk(R)->clk(R)	2.955    -6.138/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_20__16_/D    1
clk(R)->clk(R)	3.048    -6.138/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_1__15_/D    1
clk(R)->clk(R)	3.306    -6.138/*        -0.406/*        cpu1/myregFile/regfile_ram_reg_31__33_/D    1
clk(R)->clk(R)	2.980    -6.138/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_10__26_/D    1
clk(R)->clk(R)	2.979    -6.138/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_6__29_/D    1
clk(R)->clk(R)	2.986    -6.137/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_23__6_/D    1
clk(R)->clk(R)	2.974    -6.137/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_6__25_/D    1
clk(R)->clk(R)	2.988    -6.137/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_2__26_/D    1
clk(R)->clk(R)	2.984    -6.137/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_2__25_/D    1
clk(R)->clk(R)	2.979    -6.136/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_3__60_/D    1
clk(R)->clk(R)	3.057    -6.136/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_1__12_/D    1
clk(R)->clk(R)	2.978    -6.136/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_14__10_/D    1
clk(R)->clk(R)	2.972    -6.136/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_26__31_/D    1
clk(R)->clk(R)	3.032    -6.136/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__31_/D    1
clk(R)->clk(R)	2.974    -6.136/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_26__29_/D    1
clk(R)->clk(R)	2.968    -6.136/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__59_/D    1
clk(R)->clk(R)	2.976    -6.136/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_26__8_/D    1
clk(R)->clk(R)	2.965    -6.136/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_3__51_/D    1
clk(R)->clk(R)	3.303    -6.136/*        -0.403/*        cpu1/myregFile/regfile_ram_reg_31__44_/D    1
clk(R)->clk(R)	2.971    -6.135/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_8__44_/D    1
clk(R)->clk(R)	3.302    -6.135/*        -0.402/*        cpu1/myregFile/regfile_ram_reg_31__50_/D    1
clk(R)->clk(R)	3.050    -6.135/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_1__31_/D    1
clk(R)->clk(R)	3.033    -6.135/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__9_/D    1
clk(R)->clk(R)	2.989    -6.135/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_6__9_/D    1
clk(R)->clk(R)	2.980    -6.135/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_14__12_/D    1
clk(R)->clk(R)	2.993    -6.134/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_6__10_/D    1
clk(R)->clk(R)	2.984    -6.134/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_6__12_/D    1
clk(R)->clk(R)	2.964    -6.134/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_26__11_/D    1
clk(R)->clk(R)	3.296    -6.134/*        -0.396/*        cpu1/myregFile/regfile_ram_reg_31__35_/D    1
clk(R)->clk(R)	3.039    -6.134/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_27__12_/D    1
clk(R)->clk(R)	3.035    -6.134/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_27__26_/D    1
clk(R)->clk(R)	2.971    -6.134/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_8__1_/D    1
clk(R)->clk(R)	2.978    -6.133/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_26__25_/D    1
clk(R)->clk(R)	3.032    -6.133/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_3__13_/D    1
clk(R)->clk(R)	2.984    -6.133/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_26__15_/D    1
clk(R)->clk(R)	3.038    -6.133/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_21__30_/D    1
clk(R)->clk(R)	2.981    -6.132/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_2__12_/D    1
clk(R)->clk(R)	2.958    -6.132/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_22__54_/D    1
clk(R)->clk(R)	3.026    -6.132/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_27__14_/D    1
clk(R)->clk(R)	3.046    -6.132/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_21__15_/D    1
clk(R)->clk(R)	2.974    -6.132/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_8__40_/D    1
clk(R)->clk(R)	2.968    -6.132/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__20_/D    1
clk(R)->clk(R)	2.991    -6.132/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_2__10_/D    1
clk(R)->clk(R)	2.979    -6.131/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_8__41_/D    1
clk(R)->clk(R)	2.987    -6.131/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_17__7_/D    1
clk(R)->clk(R)	3.043    -6.131/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_21__27_/D    1
clk(R)->clk(R)	2.965    -6.131/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_29__10_/D    1
clk(R)->clk(R)	2.992    -6.131/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_29__27_/D    1
clk(R)->clk(R)	2.978    -6.131/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_26__12_/D    1
clk(R)->clk(R)	3.039    -6.131/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_27__13_/D    1
clk(R)->clk(R)	2.961    -6.131/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_20__21_/D    1
clk(R)->clk(R)	2.934    -6.131/*        -0.034/*        cpu0/myregFile/regfile_ram_reg_31__38_/D    1
clk(R)->clk(R)	3.037    -6.131/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_19__8_/D    1
clk(R)->clk(R)	3.029    -6.131/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_19__25_/D    1
clk(R)->clk(R)	2.972    -6.131/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_8__45_/D    1
clk(R)->clk(R)	2.968    -6.131/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__0_/D    1
clk(R)->clk(R)	3.028    -6.131/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_7__25_/D    1
clk(R)->clk(R)	2.979    -6.130/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_26__27_/D    1
clk(R)->clk(R)	3.039    -6.130/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__30_/D    1
clk(R)->clk(R)	3.037    -6.130/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_15__9_/D    1
clk(R)->clk(R)	3.031    -6.130/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_19__31_/D    1
clk(R)->clk(R)	3.034    -6.130/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_3__29_/D    1
clk(R)->clk(R)	3.050    -6.130/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_27__30_/D    1
clk(R)->clk(R)	3.037    -6.130/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_3__30_/D    1
clk(R)->clk(R)	2.974    -6.130/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_10__11_/D    1
clk(R)->clk(R)	2.955    -6.129/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_8__2_/D    1
clk(R)->clk(R)	2.963    -6.129/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_8__3_/D    1
clk(R)->clk(R)	2.966    -6.129/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_20__22_/D    1
clk(R)->clk(R)	3.032    -6.129/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_3__10_/D    1
clk(R)->clk(R)	3.040    -6.129/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_15__13_/D    1
clk(R)->clk(R)	2.988    -6.129/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_2__29_/D    1
clk(R)->clk(R)	3.048    -6.129/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_21__10_/D    1
clk(R)->clk(R)	2.992    -6.129/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_2__9_/D    1
clk(R)->clk(R)	3.037    -6.128/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_19__13_/D    1
clk(R)->clk(R)	3.039    -6.128/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_19__11_/D    1
clk(R)->clk(R)	2.948    -6.128/*        -0.048/*        cpu3/myregFile/regfile_ram_reg_4__2_/D    1
clk(R)->clk(R)	3.036    -6.128/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_19__27_/D    1
clk(R)->clk(R)	3.038    -6.128/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_21__24_/D    1
clk(R)->clk(R)	2.994    -6.128/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_2__11_/D    1
clk(R)->clk(R)	2.985    -6.128/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_12__20_/D    1
clk(R)->clk(R)	3.037    -6.128/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_19__28_/D    1
clk(R)->clk(R)	3.038    -6.127/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_3__27_/D    1
clk(R)->clk(R)	3.038    -6.127/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_7__27_/D    1
clk(R)->clk(R)	2.976    -6.127/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_29__11_/D    1
clk(R)->clk(R)	3.297    -6.127/*        -0.397/*        cpu1/myregFile/regfile_ram_reg_31__0_/D    1
clk(R)->clk(R)	3.040    -6.126/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_19__12_/D    1
clk(R)->clk(R)	3.035    -6.126/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_3__11_/D    1
clk(R)->clk(R)	2.986    -6.126/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_29__8_/D    1
clk(R)->clk(R)	3.042    -6.126/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_21__25_/D    1
clk(R)->clk(R)	2.980    -6.126/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_8__43_/D    1
clk(R)->clk(R)	3.041    -6.125/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_3__15_/D    1
clk(R)->clk(R)	3.040    -6.125/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_3__14_/D    1
clk(R)->clk(R)	2.974    -6.125/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_29__9_/D    1
clk(R)->clk(R)	3.047    -6.124/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_3__9_/D    1
clk(R)->clk(R)	2.953    -6.124/*        -0.053/*        cpu3/myregFile/regfile_ram_reg_4__3_/D    1
clk(R)->clk(R)	3.043    -6.124/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_3__28_/D    1
clk(R)->clk(R)	2.975    -6.124/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_8__17_/D    1
clk(R)->clk(R)	3.051    -6.124/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_21__29_/D    1
clk(R)->clk(R)	3.039    -6.124/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_19__15_/D    1
clk(R)->clk(R)	3.052    -6.124/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_27__8_/D    1
clk(R)->clk(R)	3.038    -6.123/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_5__28_/D    1
clk(R)->clk(R)	3.050    -6.123/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_27__15_/D    1
clk(R)->clk(R)	3.035    -6.123/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_19__14_/D    1
clk(R)->clk(R)	2.982    -6.123/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_10__12_/D    1
clk(R)->clk(R)	2.967    -6.123/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_30__13_/D    1
clk(R)->clk(R)	2.968    -6.123/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__19_/D    1
clk(R)->clk(R)	2.962    -6.123/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_12__30_/D    1
clk(R)->clk(R)	3.034    -6.123/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_19__10_/D    1
clk(R)->clk(R)	2.984    -6.123/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_8__56_/D    1
clk(R)->clk(R)	3.049    -6.123/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_27__11_/D    1
clk(R)->clk(R)	3.040    -6.123/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_15__14_/D    1
clk(R)->clk(R)	2.968    -6.123/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_20__19_/D    1
clk(R)->clk(R)	3.043    -6.123/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_21__9_/D    1
clk(R)->clk(R)	2.991    -6.122/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_29__15_/D    1
clk(R)->clk(R)	3.319    -6.122/*        -0.419/*        cpu1/myregFile/regfile_ram_reg_31__61_/D    1
clk(R)->clk(R)	2.988    -6.122/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_26__30_/D    1
clk(R)->clk(R)	3.038    -6.122/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_15__11_/D    1
clk(R)->clk(R)	2.964    -6.122/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_8__21_/D    1
clk(R)->clk(R)	2.971    -6.122/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__15_/D    1
clk(R)->clk(R)	3.301    -6.122/*        -0.401/*        cpu1/myregFile/regfile_ram_reg_31__62_/D    1
clk(R)->clk(R)	3.026    -6.121/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_5__10_/D    1
clk(R)->clk(R)	2.734    */-6.121        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_36_/D    1
clk(R)->clk(R)	3.040    -6.121/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_3__26_/D    1
clk(R)->clk(R)	2.971    -6.121/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_4__28_/D    1
clk(R)->clk(R)	2.985    -6.121/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_8__57_/D    1
clk(R)->clk(R)	3.041    -6.121/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_3__25_/D    1
clk(R)->clk(R)	2.967    -6.121/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_12__26_/D    1
clk(R)->clk(R)	2.971    -6.120/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_20__26_/D    1
clk(R)->clk(R)	2.971    -6.120/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_20__29_/D    1
clk(R)->clk(R)	3.047    -6.120/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_19__30_/D    1
clk(R)->clk(R)	2.957    -6.120/*        -0.057/*        cpu0/myregFile/regfile_ram_reg_31__53_/D    1
clk(R)->clk(R)	3.039    -6.120/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_5__27_/D    1
clk(R)->clk(R)	2.965    -6.120/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_30__27_/D    1
clk(R)->clk(R)	3.036    -6.120/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_13__30_/D    1
clk(R)->clk(R)	3.037    -6.120/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_7__26_/D    1
clk(R)->clk(R)	2.963    -6.120/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_4__30_/D    1
clk(R)->clk(R)	3.040    -6.120/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_27__9_/D    1
clk(R)->clk(R)	3.041    -6.119/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_5__29_/D    1
clk(R)->clk(R)	2.993    -6.119/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_26__10_/D    1
clk(R)->clk(R)	3.044    -6.119/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_5__30_/D    1
clk(R)->clk(R)	2.976    -6.119/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_30__14_/D    1
clk(R)->clk(R)	3.041    -6.119/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_3__12_/D    1
clk(R)->clk(R)	2.969    -6.119/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_20__14_/D    1
clk(R)->clk(R)	3.042    -6.119/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_15__12_/D    1
clk(R)->clk(R)	3.050    -6.119/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_15__8_/D    1
clk(R)->clk(R)	3.323    -6.118/*        -0.423/*        cpu1/myregFile/regfile_ram_reg_31__58_/D    1
clk(R)->clk(R)	2.963    -6.118/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_20__5_/D    1
clk(R)->clk(R)	2.954    -6.118/*        -0.054/*        cpu3/myregFile/regfile_ram_reg_12__2_/D    1
clk(R)->clk(R)	3.034    -6.118/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_7__31_/D    1
clk(R)->clk(R)	2.965    -6.118/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_8__58_/D    1
clk(R)->clk(R)	2.967    -6.118/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_20__3_/D    1
clk(R)->clk(R)	2.967    -6.118/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_20__13_/D    1
clk(R)->clk(R)	2.973    -6.118/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_20__24_/D    1
clk(R)->clk(R)	2.968    -6.118/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_30__26_/D    1
clk(R)->clk(R)	3.051    -6.118/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_7__29_/D    1
clk(R)->clk(R)	2.969    -6.118/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_20__30_/D    1
clk(R)->clk(R)	3.027    -6.117/*        -0.127/*        cpu1/myregFile/regfile_ram_reg_13__25_/D    1
clk(R)->clk(R)	2.966    -6.117/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_28__14_/D    1
clk(R)->clk(R)	2.988    -6.117/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_8__18_/D    1
clk(R)->clk(R)	3.043    -6.117/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_19__24_/D    1
clk(R)->clk(R)	3.029    -6.117/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_7__10_/D    1
clk(R)->clk(R)	3.028    -6.117/*        -0.128/*        cpu1/myregFile/regfile_ram_reg_13__31_/D    1
clk(R)->clk(R)	2.971    -6.117/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_12__29_/D    1
clk(R)->clk(R)	2.969    -6.117/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_20__8_/D    1
clk(R)->clk(R)	3.047    -6.117/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_19__29_/D    1
clk(R)->clk(R)	3.039    -6.116/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_13__28_/D    1
clk(R)->clk(R)	3.298    -6.116/*        -0.398/*        cpu1/myregFile/regfile_ram_reg_31__60_/D    1
clk(R)->clk(R)	2.971    -6.116/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__12_/D    1
clk(R)->clk(R)	2.976    -6.116/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_8__42_/D    1
clk(R)->clk(R)	2.973    -6.116/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_4__27_/D    1
clk(R)->clk(R)	2.968    -6.116/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_30__30_/D    1
clk(R)->clk(R)	2.964    -6.116/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_20__11_/D    1
clk(R)->clk(R)	3.033    -6.116/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_5__14_/D    1
clk(R)->clk(R)	2.975    -6.116/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_4__24_/D    1
clk(R)->clk(R)	3.038    -6.116/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_13__29_/D    1
clk(R)->clk(R)	2.970    -6.115/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_30__9_/D    1
clk(R)->clk(R)	3.036    -6.115/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_7__9_/D    1
clk(R)->clk(R)	2.995    -6.115/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_3__63_/D    1
clk(R)->clk(R)	2.971    -6.115/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_22__38_/D    1
clk(R)->clk(R)	2.968    -6.115/*        -0.068/*        cpu0/myregFile/regfile_ram_reg_31__37_/D    1
clk(R)->clk(R)	3.033    -6.115/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_7__14_/D    1
clk(R)->clk(R)	2.968    -6.115/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_20__2_/D    1
clk(R)->clk(R)	2.954    -6.115/*        -0.054/*        cpu0/myregFile/regfile_ram_reg_31__50_/D    1
clk(R)->clk(R)	2.962    -6.115/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_8__5_/D    1
clk(R)->clk(R)	3.048    -6.115/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_7__24_/D    1
clk(R)->clk(R)	3.039    -6.114/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_13__27_/D    1
clk(R)->clk(R)	3.054    -6.114/*        -0.154/*        cpu1/myregFile/regfile_ram_reg_3__8_/D    1
clk(R)->clk(R)	2.972    -6.114/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_20__15_/D    1
clk(R)->clk(R)	3.035    -6.114/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_5__25_/D    1
clk(R)->clk(R)	2.973    -6.114/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_12__24_/D    1
clk(R)->clk(R)	2.996    -6.114/*        -0.096/*        cpu3/myregFile/regfile_ram_reg_8__47_/D    1
clk(R)->clk(R)	2.971    -6.113/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__28_/D    1
clk(R)->clk(R)	3.038    -6.113/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_11__30_/D    1
clk(R)->clk(R)	3.036    -6.113/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_19__26_/D    1
clk(R)->clk(R)	2.981    -6.113/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_30__8_/D    1
clk(R)->clk(R)	3.031    -6.113/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_11__25_/D    1
clk(R)->clk(R)	3.051    -6.113/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_27__10_/D    1
clk(R)->clk(R)	2.958    -6.113/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_8__49_/D    1
clk(R)->clk(R)	2.964    -6.113/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_8__37_/D    1
clk(R)->clk(R)	2.973    -6.113/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_22__33_/D    1
clk(R)->clk(R)	3.052    -6.113/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_15__10_/D    1
clk(R)->clk(R)	3.033    -6.113/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_23__6_/D    1
clk(R)->clk(R)	3.033    -6.113/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_11__31_/D    1
clk(R)->clk(R)	2.966    -6.113/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_28__13_/D    1
clk(R)->clk(R)	3.039    -6.113/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__8_/D    1
clk(R)->clk(R)	3.037    -6.113/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_11__28_/D    1
clk(R)->clk(R)	2.970    -6.112/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_12__28_/D    1
clk(R)->clk(R)	2.980    -6.112/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_20__25_/D    1
clk(R)->clk(R)	2.969    -6.112/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_20__28_/D    1
clk(R)->clk(R)	2.970    -6.112/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_12__31_/D    1
clk(R)->clk(R)	2.970    -6.112/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_12__27_/D    1
clk(R)->clk(R)	2.990    -6.112/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_8__46_/D    1
clk(R)->clk(R)	3.051    -6.112/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_21__26_/D    1
clk(R)->clk(R)	2.973    -6.112/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_28__15_/D    1
clk(R)->clk(R)	3.057    -6.112/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_15__15_/D    1
clk(R)->clk(R)	2.969    -6.112/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_30__31_/D    1
clk(R)->clk(R)	2.971    -6.111/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_12__3_/D    1
clk(R)->clk(R)	2.974    -6.111/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_4__14_/D    1
clk(R)->clk(R)	2.960    -6.111/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_8__55_/D    1
clk(R)->clk(R)	2.987    -6.111/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_20__18_/D    1
clk(R)->clk(R)	2.975    -6.111/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_22__36_/D    1
clk(R)->clk(R)	2.961    -6.111/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_8__16_/D    1
clk(R)->clk(R)	2.976    -6.111/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_12__25_/D    1
clk(R)->clk(R)	2.976    -6.111/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_4__25_/D    1
clk(R)->clk(R)	3.036    -6.110/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_7__11_/D    1
clk(R)->clk(R)	2.965    -6.110/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_22__55_/D    1
clk(R)->clk(R)	2.733    */-6.110        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_39_/D    1
clk(R)->clk(R)	2.978    -6.110/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_20__31_/D    1
clk(R)->clk(R)	3.033    -6.110/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_11__24_/D    1
clk(R)->clk(R)	2.977    -6.109/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__26_/D    1
clk(R)->clk(R)	2.976    -6.109/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_30__10_/D    1
clk(R)->clk(R)	2.976    -6.109/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_22__34_/D    1
clk(R)->clk(R)	2.970    -6.109/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_4__8_/D    1
clk(R)->clk(R)	3.039    -6.109/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_7__13_/D    1
clk(R)->clk(R)	2.976    -6.109/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_4__5_/D    1
clk(R)->clk(R)	3.038    -6.109/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_5__31_/D    1
clk(R)->clk(R)	2.969    -6.109/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_12__8_/D    1
clk(R)->clk(R)	2.961    -6.109/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_18__30_/D    1
clk(R)->clk(R)	2.971    -6.109/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_30__11_/D    1
clk(R)->clk(R)	2.965    -6.108/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_18__26_/D    1
clk(R)->clk(R)	2.967    -6.108/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_20__12_/D    1
clk(R)->clk(R)	3.037    -6.108/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_5__12_/D    1
clk(R)->clk(R)	2.978    -6.108/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_30__25_/D    1
clk(R)->clk(R)	3.034    -6.107/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_11__10_/D    1
clk(R)->clk(R)	3.035    -6.107/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__14_/D    1
clk(R)->clk(R)	3.032    -6.107/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_5__8_/D    1
clk(R)->clk(R)	2.972    -6.107/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_12__5_/D    1
clk(R)->clk(R)	2.979    -6.107/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_30__24_/D    1
clk(R)->clk(R)	2.970    -6.107/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_12__14_/D    1
clk(R)->clk(R)	3.038    -6.107/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_5__13_/D    1
clk(R)->clk(R)	2.963    -6.107/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_22__48_/D    1
clk(R)->clk(R)	3.041    -6.107/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_23__7_/D    1
clk(R)->clk(R)	2.959    -6.107/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_8__38_/D    1
clk(R)->clk(R)	2.966    -6.107/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_18__28_/D    1
clk(R)->clk(R)	2.962    -6.106/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_8__34_/D    1
clk(R)->clk(R)	3.045    -6.106/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_11__27_/D    1
clk(R)->clk(R)	3.050    -6.106/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_5__26_/D    1
clk(R)->clk(R)	2.966    -6.106/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_22__37_/D    1
clk(R)->clk(R)	3.040    -6.106/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_13__24_/D    1
clk(R)->clk(R)	3.040    -6.106/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_5__11_/D    1
clk(R)->clk(R)	2.977    -6.106/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__62_/D    1
clk(R)->clk(R)	2.980    -6.105/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_30__29_/D    1
clk(R)->clk(R)	2.966    -6.105/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_12__1_/D    1
clk(R)->clk(R)	3.037    -6.105/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_5__15_/D    1
clk(R)->clk(R)	3.059    -6.105/*        -0.159/*        cpu1/myregFile/regfile_ram_reg_3__24_/D    1
clk(R)->clk(R)	2.970    -6.105/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_8__48_/D    1
clk(R)->clk(R)	2.973    -6.105/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_20__27_/D    1
clk(R)->clk(R)	2.979    -6.105/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_22__32_/D    1
clk(R)->clk(R)	2.978    -6.104/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_4__15_/D    1
clk(R)->clk(R)	2.974    -6.104/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_4__13_/D    1
clk(R)->clk(R)	3.036    -6.104/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_11__26_/D    1
clk(R)->clk(R)	2.987    -6.104/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_4__31_/D    1
clk(R)->clk(R)	2.969    -6.104/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_28__28_/D    1
clk(R)->clk(R)	3.050    -6.104/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_5__24_/D    1
clk(R)->clk(R)	2.966    -6.104/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_12__9_/D    1
clk(R)->clk(R)	2.975    -6.104/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_28__12_/D    1
clk(R)->clk(R)	3.048    -6.103/*        -0.148/*        cpu1/myregFile/regfile_ram_reg_11__29_/D    1
clk(R)->clk(R)	2.966    -6.103/*        -0.066/*        cpu0/myregFile/regfile_ram_reg_31__54_/D    1
clk(R)->clk(R)	2.971    -6.103/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_8__22_/D    1
clk(R)->clk(R)	2.974    -6.103/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_8__52_/D    1
clk(R)->clk(R)	2.977    -6.103/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_20__0_/D    1
clk(R)->clk(R)	2.975    -6.103/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_8__53_/D    1
clk(R)->clk(R)	3.037    -6.103/*        -0.137/*        cpu1/myregFile/regfile_ram_reg_11__11_/D    1
clk(R)->clk(R)	2.964    -6.103/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_20__4_/D    1
clk(R)->clk(R)	2.969    -6.103/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_18__25_/D    1
clk(R)->clk(R)	3.053    -6.103/*        -0.153/*        cpu1/myregFile/regfile_ram_reg_3__31_/D    1
clk(R)->clk(R)	3.033    -6.103/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_13__9_/D    1
clk(R)->clk(R)	2.971    -6.102/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_28__11_/D    1
clk(R)->clk(R)	2.970    -6.102/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_18__27_/D    1
clk(R)->clk(R)	2.970    -6.102/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_12__11_/D    1
clk(R)->clk(R)	2.960    -6.101/*        -0.060/*        cpu3/myregFile/regfile_ram_reg_8__33_/D    1
clk(R)->clk(R)	2.967    -6.101/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_12__4_/D    1
clk(R)->clk(R)	2.972    -6.101/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_18__24_/D    1
clk(R)->clk(R)	2.967    -6.101/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_22__52_/D    1
clk(R)->clk(R)	3.052    -6.101/*        -0.152/*        cpu1/myregFile/regfile_ram_reg_19__9_/D    1
clk(R)->clk(R)	2.963    -6.101/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_22__49_/D    1
clk(R)->clk(R)	3.036    -6.101/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_21__6_/D    1
clk(R)->clk(R)	3.032    -6.101/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_21__7_/D    1
clk(R)->clk(R)	3.041    -6.101/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_5__9_/D    1
clk(R)->clk(R)	2.968    -6.101/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_28__30_/D    1
clk(R)->clk(R)	3.031    -6.101/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_11__9_/D    1
clk(R)->clk(R)	2.970    -6.101/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_18__14_/D    1
clk(R)->clk(R)	3.039    -6.101/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_13__26_/D    1
clk(R)->clk(R)	2.973    -6.101/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_12__13_/D    1
clk(R)->clk(R)	2.978    -6.101/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_8__61_/D    1
clk(R)->clk(R)	3.046    -6.100/*        -0.146/*        cpu1/myregFile/regfile_ram_reg_7__12_/D    1
clk(R)->clk(R)	2.990    -6.100/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_20__17_/D    1
clk(R)->clk(R)	3.050    -6.100/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_7__15_/D    1
clk(R)->clk(R)	2.972    -6.100/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__27_/D    1
clk(R)->clk(R)	2.976    -6.100/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_12__10_/D    1
clk(R)->clk(R)	2.984    -6.100/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_22__53_/D    1
clk(R)->clk(R)	2.985    -6.100/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_28__8_/D    1
clk(R)->clk(R)	2.972    -6.100/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__26_/D    1
clk(R)->clk(R)	2.969    -6.099/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_18__8_/D    1
clk(R)->clk(R)	2.963    -6.099/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_8__23_/D    1
clk(R)->clk(R)	2.975    -6.099/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_12__0_/D    1
clk(R)->clk(R)	2.964    -6.099/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_24__11_/D    1
clk(R)->clk(R)	2.977    -6.099/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_4__11_/D    1
clk(R)->clk(R)	2.983    -6.099/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_8__60_/D    1
clk(R)->clk(R)	2.979    -6.099/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_4__0_/D    1
clk(R)->clk(R)	2.733    */-6.098        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_54_/D    1
clk(R)->clk(R)	2.967    -6.098/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_24__30_/D    1
clk(R)->clk(R)	3.039    -6.098/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_11__13_/D    1
clk(R)->clk(R)	2.968    -6.098/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_20__9_/D    1
clk(R)->clk(R)	2.969    -6.098/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_24__27_/D    1
clk(R)->clk(R)	2.972    -6.098/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_28__25_/D    1
clk(R)->clk(R)	2.969    -6.098/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_24__12_/D    1
clk(R)->clk(R)	2.976    -6.097/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_28__9_/D    1
clk(R)->clk(R)	2.948    -6.097/*        -0.048/*        cpu3/myregFile/regfile_ram_reg_22__2_/D    1
clk(R)->clk(R)	2.733    */-6.097        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_37_/D    1
clk(R)->clk(R)	2.977    -6.097/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__32_/D    1
clk(R)->clk(R)	3.044    -6.096/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_11__12_/D    1
clk(R)->clk(R)	2.972    -6.096/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_24__28_/D    1
clk(R)->clk(R)	3.031    -6.096/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_13__10_/D    1
clk(R)->clk(R)	2.986    -6.096/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_20__20_/D    1
clk(R)->clk(R)	2.987    -6.096/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_4__29_/D    1
clk(R)->clk(R)	2.972    -6.096/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_18__31_/D    1
clk(R)->clk(R)	2.978    -6.096/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_18__29_/D    1
clk(R)->clk(R)	2.733    */-6.095        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_33_/D    1
clk(R)->clk(R)	2.973    -6.095/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_28__24_/D    1
clk(R)->clk(R)	3.042    -6.095/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_11__15_/D    1
clk(R)->clk(R)	2.969    -6.095/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_8__54_/D    1
clk(R)->clk(R)	2.986    -6.095/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_12__15_/D    1
clk(R)->clk(R)	2.973    -6.095/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_24__13_/D    1
clk(R)->clk(R)	2.975    -6.095/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_24__8_/D    1
clk(R)->clk(R)	2.971    -6.095/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_22__1_/D    1
clk(R)->clk(R)	2.979    -6.095/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_24__15_/D    1
clk(R)->clk(R)	3.040    -6.095/*        -0.140/*        cpu1/myregFile/regfile_ram_reg_11__8_/D    1
clk(R)->clk(R)	2.985    -6.094/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_4__12_/D    1
clk(R)->clk(R)	2.733    */-6.094        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_35_/D    1
clk(R)->clk(R)	2.973    -6.094/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_4__4_/D    1
clk(R)->clk(R)	3.304    -6.094/*        -0.404/*        cpu1/myregFile/regfile_ram_reg_31__45_/D    1
clk(R)->clk(R)	3.311    -6.094/*        -0.411/*        cpu1/myregFile/regfile_ram_reg_31__47_/D    1
clk(R)->clk(R)	2.977    -6.093/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_28__29_/D    1
clk(R)->clk(R)	3.041    -6.093/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_13__15_/D    1
clk(R)->clk(R)	2.980    -6.093/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_18__15_/D    1
clk(R)->clk(R)	2.970    -6.093/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_24__24_/D    1
clk(R)->clk(R)	2.972    -6.092/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_22__4_/D    1
clk(R)->clk(R)	2.979    -6.092/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_18__13_/D    1
clk(R)->clk(R)	2.955    -6.092/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_22__3_/D    1
clk(R)->clk(R)	3.038    -6.092/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_13__14_/D    1
clk(R)->clk(R)	3.035    -6.092/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_13__12_/D    1
clk(R)->clk(R)	2.972    -6.092/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_24__26_/D    1
clk(R)->clk(R)	2.987    -6.092/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_20__1_/D    1
clk(R)->clk(R)	2.733    */-6.091        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_38_/D    1
clk(R)->clk(R)	2.975    -6.091/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_28__31_/D    1
clk(R)->clk(R)	2.734    */-6.091        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_34_/D    1
clk(R)->clk(R)	2.983    -6.091/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_28__10_/D    1
clk(R)->clk(R)	2.983    -6.090/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_4__1_/D    1
clk(R)->clk(R)	2.738    */-6.090        */0.162         cpu3/myEXMEM_WB/WB_ALUresult_reg_56_/D    1
clk(R)->clk(R)	2.974    -6.090/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__25_/D    1
clk(R)->clk(R)	2.979    -6.089/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_4__10_/D    1
clk(R)->clk(R)	2.734    */-6.089        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_53_/D    1
clk(R)->clk(R)	2.967    -6.087/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_22__50_/D    1
clk(R)->clk(R)	2.977    -6.087/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_22__20_/D    1
clk(R)->clk(R)	2.962    -6.087/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_22__19_/D    1
clk(R)->clk(R)	2.961    -6.087/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_22__21_/D    1
clk(R)->clk(R)	2.736    */-6.087        */0.164         cpu3/myEXMEM_WB/WB_ALUresult_reg_58_/D    1
clk(R)->clk(R)	2.977    -6.087/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_24__9_/D    1
clk(R)->clk(R)	2.733    */-6.086        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_51_/D    1
clk(R)->clk(R)	2.978    -6.086/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_24__10_/D    1
clk(R)->clk(R)	2.990    -6.086/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_24__14_/D    1
clk(R)->clk(R)	3.042    -6.086/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_13__11_/D    1
clk(R)->clk(R)	2.976    -6.086/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_22__0_/D    1
clk(R)->clk(R)	2.983    -6.085/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_4__9_/D    1
clk(R)->clk(R)	2.981    -6.085/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_24__31_/D    1
clk(R)->clk(F)	1.571    -6.085/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_13_/D    1
clk(R)->clk(R)	3.049    -6.085/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_13__13_/D    1
clk(R)->clk(R)	2.736    */-6.085        */0.164         cpu3/myEXMEM_WB/WB_ALUresult_reg_57_/D    1
clk(R)->clk(R)	2.735    */-6.085        */0.165         cpu3/myEXMEM_WB/WB_ALUresult_reg_41_/D    1
clk(R)->clk(F)	1.570    -6.085/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_0_/D    1
clk(R)->clk(R)	2.973    -6.084/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_18__11_/D    1
clk(R)->clk(R)	2.734    */-6.084        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_45_/D    1
clk(R)->clk(R)	2.733    */-6.083        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_55_/D    1
clk(R)->clk(R)	2.970    -6.083/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_19__14_/D    1
clk(R)->clk(R)	2.967    -6.083/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_19__8_/D    1
clk(R)->clk(R)	2.992    -6.083/*        -0.092/*        cpu3/myregFile/regfile_ram_reg_20__10_/D    1
clk(R)->clk(R)	2.994    -6.083/*        -0.094/*        cpu3/myregFile/regfile_ram_reg_12__12_/D    1
clk(R)->clk(R)	2.735    */-6.082        */0.165         cpu3/myEXMEM_WB/WB_ALUresult_reg_42_/D    1
clk(R)->clk(R)	2.981    -6.082/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_24__29_/D    1
clk(R)->clk(R)	2.965    -6.082/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_19__13_/D    1
clk(R)->clk(F)	1.570    -6.082/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_29_/D    1
clk(R)->clk(R)	2.963    -6.081/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_22__39_/D    1
clk(R)->clk(R)	2.961    -6.080/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_22__5_/D    1
clk(R)->clk(R)	2.985    -6.080/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_22__18_/D    1
clk(R)->clk(R)	3.062    -6.080/*        -0.162/*        cpu1/myregFile/regfile_ram_reg_13__8_/D    1
clk(R)->clk(R)	2.733    */-6.079        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_32_/D    1
clk(R)->clk(R)	2.958    -6.079/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_16__49_/D    1
clk(R)->clk(F)	1.570    -6.079/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_9_/D    1
clk(R)->clk(F)	1.570    -6.078/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_12_/D    1
clk(R)->clk(R)	2.733    */-6.078        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_50_/D    1
clk(R)->clk(F)	1.571    -6.078/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_27_/D    1
clk(R)->clk(R)	2.977    -6.078/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__50_/D    1
clk(R)->clk(R)	2.733    */-6.078        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_52_/D    1
clk(R)->clk(R)	2.968    -6.077/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__35_/D    1
clk(R)->clk(F)	1.570    -6.077/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_15_/D    1
clk(R)->clk(R)	2.967    -6.077/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_24__7_/D    1
clk(R)->clk(F)	1.571    -6.077/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_16_/D    1
clk(R)->clk(R)	2.733    */-6.076        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_48_/D    1
clk(R)->clk(F)	1.571    -6.076/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_28_/D    1
clk(R)->clk(F)	1.570    -6.076/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_14_/D    1
clk(R)->clk(R)	2.733    */-6.076        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_43_/D    1
clk(R)->clk(F)	1.571    -6.075/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_1_/D    1
clk(R)->clk(F)	1.571    -6.075/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_11_/D    1
clk(R)->clk(F)	1.571    -6.075/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_2_/D    1
clk(R)->clk(R)	2.988    -6.075/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_8__63_/D    1
clk(R)->clk(R)	2.968    -6.075/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_8__36_/D    1
clk(R)->clk(F)	1.571    -6.075/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_10_/D    1
clk(R)->clk(F)	1.571    -6.075/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_5_/D    1
clk(R)->clk(R)	2.968    -6.074/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__14_/D    1
clk(R)->clk(R)	2.975    -6.074/*        -0.075/*        cpu0/myregFile/regfile_ram_reg_31__39_/D    1
clk(R)->clk(R)	2.993    -6.074/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_18__12_/D    1
clk(R)->clk(R)	2.980    -6.074/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_19__15_/D    1
clk(R)->clk(R)	2.734    */-6.074        */0.166         cpu3/myEXMEM_WB/WB_ALUresult_reg_40_/D    1
clk(R)->clk(F)	1.571    -6.074/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_3_/D    1
clk(R)->clk(F)	1.571    -6.074/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_24_/D    1
clk(R)->clk(R)	2.976    -6.073/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_8__39_/D    1
clk(R)->clk(R)	2.962    -6.073/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_16__48_/D    1
clk(R)->clk(R)	2.733    */-6.073        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_59_/D    1
clk(R)->clk(R)	2.966    -6.073/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_7__30_/D    1
clk(R)->clk(R)	2.970    -6.073/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_19__11_/D    1
clk(R)->clk(F)	1.571    -6.073/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_20_/D    1
clk(R)->clk(F)	1.571    -6.073/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_7_/D    1
clk(R)->clk(R)	2.974    -6.073/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_19__12_/D    1
clk(R)->clk(F)	1.571    -6.072/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_25_/D    1
clk(R)->clk(F)	1.571    -6.072/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_26_/D    1
clk(R)->clk(R)	2.733    */-6.072        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_47_/D    1
clk(R)->clk(R)	2.972    -6.071/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_7__27_/D    1
clk(R)->clk(R)	3.320    -6.071/*        -0.420/*        cpu1/myregFile/regfile_ram_reg_31__59_/D    1
clk(R)->clk(F)	1.570    -6.071/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_58_/D    1
clk(R)->clk(F)	1.571    -6.070/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_8_/D    1
clk(R)->clk(R)	2.974    -6.070/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_24__6_/D    1
clk(R)->clk(R)	2.970    -6.070/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_16__52_/D    1
clk(R)->clk(R)	2.967    -6.069/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_22__35_/D    1
clk(R)->clk(R)	2.968    -6.069/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__26_/D    1
clk(R)->clk(F)	1.570    -6.069/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_59_/D    1
clk(R)->clk(R)	2.968    -6.069/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_7__12_/D    1
clk(R)->clk(R)	2.966    -6.068/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_16__55_/D    1
clk(R)->clk(R)	2.971    -6.068/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_7__13_/D    1
clk(R)->clk(F)	1.571    -6.068/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_6_/D    1
clk(R)->clk(R)	2.977    -6.068/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_19__10_/D    1
clk(R)->clk(R)	2.975    -6.068/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_19__9_/D    1
clk(R)->clk(R)	2.963    -6.068/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_19__28_/D    1
clk(R)->clk(R)	2.976    -6.067/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_7__15_/D    1
clk(R)->clk(R)	2.733    */-6.067        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_49_/D    1
clk(R)->clk(R)	2.733    */-6.067        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_46_/D    1
clk(R)->clk(R)	2.981    -6.067/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_7__28_/D    1
clk(R)->clk(R)	2.955    -6.066/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_16__2_/D    1
clk(R)->clk(R)	2.970    -6.066/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_16__53_/D    1
clk(R)->clk(R)	2.972    -6.065/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_7__29_/D    1
clk(R)->clk(R)	2.976    -6.065/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_7__9_/D    1
clk(R)->clk(F)	1.571    -6.065/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_19_/D    1
clk(R)->clk(R)	2.990    -6.064/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_18__10_/D    1
clk(R)->clk(R)	2.962    -6.064/*        -0.062/*        cpu3/myregFile/regfile_ram_reg_22__16_/D    1
clk(R)->clk(F)	1.571    -6.063/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_43_/D    1
clk(R)->clk(F)	1.571    -6.063/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_17_/D    1
clk(R)->clk(R)	2.965    -6.063/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_19__26_/D    1
clk(R)->clk(R)	3.324    -6.063/*        -0.424/*        cpu1/myregFile/regfile_ram_reg_31__39_/D    1
clk(R)->clk(R)	2.971    -6.062/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_8__51_/D    1
clk(R)->clk(R)	2.979    -6.062/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_7__31_/D    1
clk(R)->clk(R)	2.977    -6.062/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_7__11_/D    1
clk(R)->clk(R)	2.978    -6.062/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_7__10_/D    1
clk(R)->clk(R)	2.970    -6.062/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_19__27_/D    1
clk(R)->clk(F)	1.571    -6.062/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_21_/D    1
clk(R)->clk(R)	2.975    -6.062/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_22__22_/D    1
clk(R)->clk(R)	2.733    */-6.061        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_44_/D    1
clk(R)->clk(R)	2.977    -6.061/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_7__24_/D    1
clk(R)->clk(F)	1.571    -6.061/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_42_/D    1
clk(R)->clk(R)	3.000    -6.061/*        -0.100/*        cpu3/myregFile/regfile_ram_reg_22__17_/D    1
clk(R)->clk(R)	2.970    -6.061/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__30_/D    1
clk(R)->clk(R)	2.969    -6.061/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_1__31_/D    1
clk(R)->clk(R)	2.958    -6.061/*        -0.058/*        cpu3/myregFile/regfile_ram_reg_22__23_/D    1
clk(R)->clk(R)	2.967    -6.060/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_19__31_/D    1
clk(R)->clk(R)	2.973    -6.060/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_16__39_/D    1
clk(R)->clk(F)	1.570    -6.060/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_49_/D    1
clk(R)->clk(F)	1.570    -6.059/*        0.130/*         nr/router_ring/r1/peo/pedo_reg_40_/D    1
clk(R)->clk(R)	2.975    -6.059/*        -0.075/*        cpu0/myregFile/regfile_ram_reg_31__35_/D    1
clk(R)->clk(R)	2.974    -6.059/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__27_/D    1
clk(R)->clk(R)	2.974    -6.059/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__28_/D    1
clk(R)->clk(R)	2.981    -6.059/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_7__8_/D    1
clk(R)->clk(R)	2.967    -6.059/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_1__15_/D    1
clk(R)->clk(F)	1.571    -6.059/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_44_/D    1
clk(R)->clk(F)	1.571    -6.059/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_22_/D    1
clk(R)->clk(R)	2.964    -6.058/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_16__4_/D    1
clk(R)->clk(R)	2.973    -6.058/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_19__30_/D    1
clk(R)->clk(F)	1.571    -6.058/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_45_/D    1
clk(R)->clk(R)	2.984    -6.058/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_16__37_/D    1
clk(R)->clk(R)	2.965    -6.058/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_1__10_/D    1
clk(R)->clk(R)	2.970    -6.057/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__14_/D    1
clk(R)->clk(R)	3.316    -6.057/*        -0.416/*        cpu1/myregFile/regfile_ram_reg_31__34_/D    1
clk(R)->clk(F)	1.571    -6.057/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_46_/D    1
clk(R)->clk(R)	2.734    */-6.057        */0.166         cpu3/myEXMEM_WB/WB_opcode_reg_5_/D    1
clk(R)->clk(R)	2.981    -6.057/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_7__25_/D    1
clk(R)->clk(F)	1.571    -6.057/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_53_/D    1
clk(R)->clk(R)	2.975    -6.057/*        -0.075/*        cpu0/myregFile/regfile_ram_reg_31__36_/D    1
clk(R)->clk(F)	1.571    -6.057/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_48_/D    1
clk(R)->clk(R)	2.734    */-6.056        */0.166         cpu3/myEXMEM_WB/WB_opcode_reg_0_/D    1
clk(R)->clk(R)	2.970    -6.056/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__24_/D    1
clk(R)->clk(R)	2.734    */-6.056        */0.166         cpu3/myEXMEM_WB/WB_opcode_reg_1_/D    1
clk(R)->clk(R)	2.971    -6.056/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_19__29_/D    1
clk(R)->clk(F)	1.571    -6.054/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_41_/D    1
clk(R)->clk(F)	1.571    -6.054/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_31_/D    1
clk(R)->clk(R)	2.973    -6.054/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_19__24_/D    1
clk(R)->clk(F)	1.571    -6.053/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_50_/D    1
clk(R)->clk(R)	2.972    -6.053/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_22__51_/D    1
clk(R)->clk(R)	2.974    -6.053/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__26_/D    1
clk(R)->clk(F)	1.571    -6.053/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_4_/D    1
clk(R)->clk(R)	2.967    -6.053/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_16__20_/D    1
clk(R)->clk(R)	2.969    -6.053/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_22__59_/D    1
clk(R)->clk(F)	1.571    -6.053/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_47_/D    1
clk(R)->clk(R)	2.973    -6.053/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_16__35_/D    1
clk(R)->clk(R)	2.974    -6.053/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_1__13_/D    1
clk(R)->clk(R)	2.959    -6.053/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_16__34_/D    1
clk(R)->clk(R)	2.969    -6.052/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_1__9_/D    1
clk(R)->clk(R)	2.959    -6.052/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_16__19_/D    1
clk(R)->clk(R)	2.984    -6.052/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_16__50_/D    1
clk(R)->clk(R)	2.977    -6.052/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_22__58_/D    1
clk(R)->clk(R)	2.733    */-6.052        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_63_/D    1
clk(R)->clk(R)	3.009    -6.051/*        -0.109/*        cpu3/myregFile/regfile_ram_reg_18__9_/D    1
clk(R)->clk(F)	1.571    -6.051/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_30_/D    1
clk(R)->clk(R)	2.977    -6.051/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_19__25_/D    1
clk(R)->clk(R)	2.975    -6.050/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_22__62_/D    1
clk(R)->clk(F)	1.571    -6.050/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_51_/D    1
clk(R)->clk(R)	2.963    -6.050/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_16__54_/D    1
clk(R)->clk(F)	1.571    -6.049/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_60_/D    1
clk(R)->clk(R)	2.972    -6.049/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_16__51_/D    1
clk(R)->clk(F)	1.571    -6.049/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_52_/D    1
clk(R)->clk(R)	2.981    -6.049/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_1__29_/D    1
clk(R)->clk(R)	2.972    -6.048/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_1__11_/D    1
clk(R)->clk(R)	2.984    -6.048/*        -0.084/*        cpu0/myregFile/regfile_ram_reg_31__51_/D    1
clk(R)->clk(R)	2.977    -6.047/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_1__8_/D    1
clk(R)->clk(F)	1.571    -6.047/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_63_/D    1
clk(R)->clk(R)	2.974    -6.047/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_16__58_/D    1
clk(R)->clk(F)	1.571    -6.046/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_18_/D    1
clk(R)->clk(R)	2.970    -6.046/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_16__42_/D    1
clk(R)->clk(F)	1.571    -6.046/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_38_/D    1
clk(R)->clk(R)	2.982    -6.046/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_22__40_/D    1
clk(R)->clk(R)	2.983    -6.046/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_1__25_/D    1
clk(R)->clk(R)	2.971    -6.046/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_16__0_/D    1
clk(R)->clk(R)	3.345    -6.046/*        -0.445/*        cpu1/myregFile/regfile_ram_reg_31__32_/D    1
clk(R)->clk(F)	1.571    -6.045/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_55_/D    1
clk(R)->clk(R)	2.979    -6.045/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_16__40_/D    1
clk(R)->clk(F)	1.571    -6.045/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_39_/D    1
clk(R)->clk(F)	1.571    -6.045/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_37_/D    1
clk(R)->clk(F)	1.571    -6.045/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_62_/D    1
clk(R)->clk(F)	1.571    -6.045/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_54_/D    1
clk(R)->clk(R)	2.963    -6.045/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_16__21_/D    1
clk(R)->clk(R)	2.971    -6.044/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_16__18_/D    1
clk(R)->clk(R)	2.971    -6.044/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_22__44_/D    1
clk(R)->clk(F)	1.571    -6.044/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_32_/D    1
clk(R)->clk(R)	2.733    */-6.044        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_62_/D    1
clk(R)->clk(F)	1.571    -6.044/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_33_/D    1
clk(R)->clk(F)	1.571    -6.044/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_61_/D    1
clk(R)->clk(R)	2.980    -6.044/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_16__46_/D    1
clk(R)->clk(R)	2.982    -6.043/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_22__61_/D    1
clk(R)->clk(R)	2.976    -6.043/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_16__59_/D    1
clk(R)->clk(F)	1.571    -6.043/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_35_/D    1
clk(R)->clk(F)	1.571    -6.043/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_23_/D    1
clk(R)->clk(R)	2.985    -6.043/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_22__46_/D    1
clk(R)->clk(R)	2.964    -6.043/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_16__33_/D    1
clk(R)->clk(R)	2.971    -6.042/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_16__32_/D    1
clk(R)->clk(R)	2.973    -6.042/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_22__47_/D    1
clk(R)->clk(R)	2.980    -6.041/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_16__61_/D    1
clk(R)->clk(F)	1.571    -6.041/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_57_/D    1
clk(R)->clk(F)	1.571    -6.040/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_34_/D    1
clk(R)->clk(R)	2.980    -6.040/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_22__41_/D    1
clk(R)->clk(F)	1.571    -6.040/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_36_/D    1
clk(R)->clk(R)	2.986    -6.038/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_16__62_/D    1
clk(R)->clk(R)	2.733    */-6.038        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_60_/D    1
clk(R)->clk(R)	2.990    -6.037/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_1__12_/D    1
clk(R)->clk(R)	2.970    -6.037/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_16__38_/D    1
clk(R)->clk(R)	2.982    -6.037/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_22__42_/D    1
clk(R)->clk(R)	2.959    -6.037/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_16__3_/D    1
clk(R)->clk(R)	2.733    */-6.036        */0.167         cpu3/myEXMEM_WB/WB_ALUresult_reg_61_/D    1
clk(R)->clk(R)	2.949    -6.035/*        -0.049/*        cpu3/myregFile/regfile_ram_reg_16__23_/D    1
clk(R)->clk(R)	2.991    -6.035/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_16__1_/D    1
clk(R)->clk(R)	2.979    -6.035/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_22__43_/D    1
clk(R)->clk(R)	2.984    -6.032/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_16__45_/D    1
clk(R)->clk(R)	2.984    -6.032/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_22__57_/D    1
clk(R)->clk(R)	2.955    -6.031/*        -0.055/*        cpu3/myregFile/regfile_ram_reg_16__16_/D    1
clk(R)->clk(R)	2.988    -6.031/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_22__45_/D    1
clk(R)->clk(R)	2.991    -6.030/*        -0.091/*        cpu3/myregFile/regfile_ram_reg_16__17_/D    1
clk(R)->clk(R)	2.964    -6.030/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_16__36_/D    1
clk(R)->clk(R)	2.985    -6.029/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_22__56_/D    1
clk(R)->clk(R)	2.968    -6.029/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_27__14_/D    1
clk(R)->clk(R)	2.979    -6.029/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_22__63_/D    1
clk(R)->clk(R)	2.959    -6.029/*        -0.059/*        cpu3/myregFile/regfile_ram_reg_16__22_/D    1
clk(R)->clk(F)	1.571    -6.029/*        0.129/*         nr/router_ring/r1/peo/pedo_reg_56_/D    1
clk(R)->clk(R)	2.968    -6.028/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_27__24_/D    1
clk(R)->clk(R)	2.979    -6.028/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_16__63_/D    1
clk(R)->clk(R)	2.973    -6.027/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_16__5_/D    1
clk(R)->clk(R)	2.961    -6.027/*        -0.061/*        cpu3/myregFile/regfile_ram_reg_27__11_/D    1
clk(R)->clk(R)	2.979    -6.027/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_16__60_/D    1
clk(R)->clk(R)	2.969    -6.026/*        -0.069/*        cpu0/myregFile/regfile_ram_reg_31__32_/D    1
clk(R)->clk(R)	2.965    -6.026/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_25__14_/D    1
clk(R)->clk(R)	2.967    -6.025/*        -0.067/*        cpu0/myregFile/regfile_ram_reg_31__33_/D    1
clk(R)->clk(R)	2.990    -6.024/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_16__56_/D    1
clk(R)->clk(R)	2.973    -6.023/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_27__15_/D    1
clk(R)->clk(R)	2.976    -6.023/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_27__13_/D    1
clk(R)->clk(R)	2.969    -6.023/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_27__12_/D    1
clk(R)->clk(R)	2.966    -6.022/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_27__27_/D    1
clk(R)->clk(R)	2.982    -6.022/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_16__44_/D    1
clk(R)->clk(R)	2.966    -6.021/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_25__24_/D    1
clk(R)->clk(R)	2.968    -6.021/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_25__8_/D    1
clk(R)->clk(R)	2.993    -6.021/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_16__43_/D    1
clk(R)->clk(R)	2.978    -6.021/*        -0.078/*        cpu3/myregFile/regfile_ram_reg_27__25_/D    1
clk(R)->clk(R)	2.979    -6.021/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_27__26_/D    1
clk(R)->clk(R)	2.973    -6.019/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_25__15_/D    1
clk(R)->clk(R)	2.975    -6.019/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_27__31_/D    1
clk(R)->clk(R)	2.977    -6.019/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_27__8_/D    1
clk(R)->clk(R)	2.972    -6.018/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__14_/D    1
clk(R)->clk(R)	2.970    -6.018/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_3__13_/D    1
clk(R)->clk(R)	2.967    -6.017/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_25__31_/D    1
clk(R)->clk(R)	2.971    -6.017/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_25__26_/D    1
clk(R)->clk(R)	2.964    -6.017/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_3__26_/D    1
clk(R)->clk(R)	2.971    -6.017/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_27__30_/D    1
clk(R)->clk(R)	2.966    -6.017/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_3__24_/D    1
clk(R)->clk(R)	2.984    -6.016/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_16__47_/D    1
clk(R)->clk(R)	2.976    -6.016/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_27__28_/D    1
clk(R)->clk(R)	2.982    -6.015/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_27__29_/D    1
clk(R)->clk(R)	2.964    -6.015/*        -0.064/*        cpu3/myregFile/regfile_ram_reg_27__9_/D    1
clk(R)->clk(R)	2.983    -6.015/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_22__60_/D    1
clk(R)->clk(R)	2.970    -6.015/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_25__30_/D    1
clk(R)->clk(R)	2.971    -6.015/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_25__28_/D    1
clk(R)->clk(R)	2.971    -6.014/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_25__27_/D    1
clk(R)->clk(R)	2.972    -6.014/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__12_/D    1
clk(R)->clk(R)	2.984    -6.013/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_16__57_/D    1
clk(R)->clk(R)	2.965    -6.012/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_3__27_/D    1
clk(R)->clk(R)	2.937    -6.012/*        -0.037/*        cpu0/myregFile/regfile_ram_reg_31__58_/D    1
clk(R)->clk(R)	2.977    -6.012/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_3__8_/D    1
clk(R)->clk(R)	2.970    -6.012/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_25__11_/D    1
clk(R)->clk(R)	2.968    -6.012/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__10_/D    1
clk(R)->clk(R)	2.980    -6.011/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_3__15_/D    1
clk(R)->clk(R)	2.989    -6.011/*        -0.089/*        cpu3/myregFile/regfile_ram_reg_16__41_/D    1
clk(R)->clk(R)	2.973    -6.010/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_3__11_/D    1
clk(R)->clk(R)	2.734    */-6.010        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_32_/D    1
clk(R)->clk(R)	2.980    -6.010/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_25__12_/D    1
clk(R)->clk(R)	2.968    -6.009/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_3__28_/D    1
clk(R)->clk(R)	2.981    -6.009/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_25__25_/D    1
clk(R)->clk(R)	2.980    -6.009/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_25__29_/D    1
clk(R)->clk(R)	2.941    -6.008/*        -0.041/*        cpu0/myregFile/regfile_ram_reg_31__22_/D    1
clk(R)->clk(R)	2.976    -6.008/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_27__10_/D    1
clk(R)->clk(R)	2.970    -6.007/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_3__30_/D    1
clk(R)->clk(R)	3.390    -6.007/*        -0.490/*        cpu3/myregFile/regfile_ram_reg_31__57_/D    1
clk(R)->clk(R)	2.929    -6.006/*        -0.029/*        cpu0/myregFile/regfile_ram_reg_31__17_/D    1
clk(R)->clk(R)	2.974    -6.005/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_3__31_/D    1
clk(R)->clk(R)	2.733    */-6.004        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_33_/D    1
clk(R)->clk(R)	2.938    -6.003/*        -0.038/*        cpu0/myregFile/regfile_ram_reg_31__20_/D    1
clk(R)->clk(R)	2.979    -6.003/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_3__25_/D    1
clk(R)->clk(R)	2.899    -6.002/*        0.001/*         cpu2/myregFile/regfile_ram_reg_9__51_/D    1
clk(R)->clk(R)	2.945    -6.002/*        -0.045/*        cpu0/myregFile/regfile_ram_reg_31__16_/D    1
clk(R)->clk(R)	2.995    -6.002/*        -0.095/*        cpu3/myregFile/regfile_ram_reg_25__13_/D    1
clk(R)->clk(R)	2.982    -6.001/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_25__10_/D    1
clk(R)->clk(R)	2.898    -6.001/*        0.002/*         cpu2/myregFile/regfile_ram_reg_9__39_/D    1
clk(R)->clk(R)	2.983    -6.000/*        -0.083/*        cpu3/myregFile/regfile_ram_reg_25__9_/D    1
clk(R)->clk(R)	2.945    -5.998/*        -0.045/*        cpu0/myregFile/regfile_ram_reg_31__19_/D    1
clk(R)->clk(R)	2.947    -5.998/*        -0.047/*        cpu0/myregFile/regfile_ram_reg_31__18_/D    1
clk(R)->clk(R)	2.941    -5.995/*        -0.041/*        cpu0/myregFile/regfile_ram_reg_31__21_/D    1
clk(R)->clk(R)	2.993    -5.994/*        -0.093/*        cpu3/myregFile/regfile_ram_reg_3__9_/D    1
clk(R)->clk(R)	2.905    -5.993/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__51_/D    1
clk(R)->clk(R)	2.948    -5.993/*        -0.048/*        cpu0/myregFile/regfile_ram_reg_31__44_/D    1
clk(R)->clk(R)	2.898    -5.993/*        0.002/*         cpu2/myregFile/regfile_ram_reg_13__55_/D    1
clk(R)->clk(R)	2.981    -5.993/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_3__29_/D    1
clk(R)->clk(R)	2.733    */-5.992        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_37_/D    1
clk(R)->clk(R)	2.906    -5.992/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_13__39_/D    1
clk(R)->clk(R)	2.959    -5.992/*        -0.059/*        cpu0/myregFile/regfile_ram_reg_31__60_/D    1
clk(R)->clk(R)	2.733    */-5.990        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_38_/D    1
clk(R)->clk(R)	2.949    -5.989/*        -0.049/*        cpu0/myregFile/regfile_ram_reg_31__62_/D    1
clk(R)->clk(R)	2.898    -5.988/*        0.002/*         cpu2/myregFile/regfile_ram_reg_9__55_/D    1
clk(R)->clk(R)	2.906    -5.987/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_13__34_/D    1
clk(R)->clk(R)	2.959    -5.987/*        -0.059/*        cpu0/myregFile/regfile_ram_reg_31__61_/D    1
clk(R)->clk(R)	2.903    -5.987/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_11__39_/D    1
clk(R)->clk(R)	2.957    -5.986/*        -0.057/*        cpu0/myregFile/regfile_ram_reg_31__41_/D    1
clk(R)->clk(R)	2.904    -5.986/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_13__52_/D    1
clk(R)->clk(R)	2.942    -5.985/*        -0.042/*        cpu0/myregFile/regfile_ram_reg_31__4_/D    1
clk(R)->clk(R)	3.412    -5.985/*        -0.512/*        cpu3/myregFile/regfile_ram_reg_31__47_/D    1
clk(R)->clk(R)	2.896    -5.985/*        0.004/*         cpu2/myregFile/regfile_ram_reg_5__39_/D    1
clk(R)->clk(R)	2.734    */-5.983        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_48_/D    1
clk(R)->clk(R)	2.906    -5.982/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_11__51_/D    1
clk(R)->clk(R)	3.407    -5.982/*        -0.507/*        cpu3/myregFile/regfile_ram_reg_31__56_/D    1
clk(R)->clk(R)	2.897    -5.982/*        0.003/*         cpu2/myregFile/regfile_ram_reg_11__55_/D    1
clk(R)->clk(R)	2.908    -5.982/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_9__37_/D    1
clk(R)->clk(R)	2.733    */-5.982        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_52_/D    1
clk(R)->clk(R)	2.908    -5.982/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_9__34_/D    1
clk(R)->clk(R)	2.733    */-5.981        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_49_/D    1
clk(R)->clk(R)	2.913    -5.981/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_13__37_/D    1
clk(R)->clk(R)	2.902    -5.981/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_25__51_/D    1
clk(R)->clk(R)	3.031    -5.981/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_4__6_/D    1
clk(R)->clk(R)	3.420    -5.980/*        -0.520/*        cpu3/myregFile/regfile_ram_reg_31__41_/D    1
clk(R)->clk(R)	3.150    -5.980/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_29__34_/D    1
clk(R)->clk(R)	2.899    -5.980/*        0.001/*         cpu2/myregFile/regfile_ram_reg_29__39_/D    1
clk(R)->clk(R)	2.905    -5.979/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__39_/D    1
clk(R)->clk(R)	2.904    -5.979/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__51_/D    1
clk(R)->clk(R)	3.153    -5.978/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_29__48_/D    1
clk(R)->clk(R)	2.943    -5.978/*        -0.043/*        cpu0/myregFile/regfile_ram_reg_31__2_/D    1
clk(R)->clk(R)	3.408    -5.978/*        -0.508/*        cpu3/myregFile/regfile_ram_reg_31__43_/D    1
clk(R)->clk(R)	2.949    -5.978/*        -0.049/*        cpu0/myregFile/regfile_ram_reg_31__5_/D    1
clk(R)->clk(R)	2.899    -5.977/*        0.001/*         cpu2/myregFile/regfile_ram_reg_13__33_/D    1
clk(R)->clk(R)	3.154    -5.975/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_29__49_/D    1
clk(R)->clk(R)	2.904    -5.975/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_25__52_/D    1
clk(R)->clk(R)	2.893    -5.974/*        0.007/*         cpu2/myregFile/regfile_ram_reg_19__33_/D    1
clk(R)->clk(R)	2.901    -5.974/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_11__52_/D    1
clk(R)->clk(R)	2.958    -5.974/*        -0.058/*        cpu0/myregFile/regfile_ram_reg_31__1_/D    1
clk(R)->clk(R)	2.912    -5.974/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_9__52_/D    1
clk(R)->clk(R)	2.962    -5.973/*        -0.062/*        cpu0/myregFile/regfile_ram_reg_31__47_/D    1
clk(R)->clk(R)	2.905    -5.973/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_11__37_/D    1
clk(R)->clk(R)	2.903    -5.972/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_27__49_/D    1
clk(R)->clk(R)	3.152    -5.972/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_19__34_/D    1
clk(R)->clk(R)	2.912    -5.971/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_27__51_/D    1
clk(R)->clk(R)	2.910    -5.971/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_29__51_/D    1
clk(R)->clk(R)	2.900    -5.971/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_13__32_/D    1
clk(R)->clk(R)	2.966    -5.971/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_22__11_/D    1
clk(R)->clk(R)	2.902    -5.970/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_5__34_/D    1
clk(R)->clk(R)	2.938    -5.970/*        -0.038/*        cpu0/myregFile/regfile_ram_reg_31__3_/D    1
clk(R)->clk(R)	3.152    -5.970/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_29__37_/D    1
clk(R)->clk(R)	3.151    -5.970/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_19__55_/D    1
clk(R)->clk(R)	3.144    -5.970/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_23__37_/D    1
clk(R)->clk(R)	3.422    -5.970/*        -0.522/*        cpu3/myregFile/regfile_ram_reg_31__44_/D    1
clk(R)->clk(R)	2.900    -5.970/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_19__32_/D    1
clk(R)->clk(R)	2.972    -5.970/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_22__14_/D    1
clk(R)->clk(R)	2.913    -5.970/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_25__49_/D    1
clk(R)->clk(R)	2.898    -5.969/*        0.002/*         cpu2/myregFile/regfile_ram_reg_25__55_/D    1
clk(R)->clk(R)	2.908    -5.969/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__36_/D    1
clk(R)->clk(R)	2.963    -5.969/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_8__28_/D    1
clk(R)->clk(R)	2.908    -5.969/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__50_/D    1
clk(R)->clk(R)	2.915    -5.968/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_27__39_/D    1
clk(R)->clk(R)	2.915    -5.968/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_9__49_/D    1
clk(R)->clk(R)	2.963    -5.968/*        -0.063/*        cpu3/myregFile/regfile_ram_reg_8__30_/D    1
clk(R)->clk(R)	2.904    -5.968/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__55_/D    1
clk(R)->clk(R)	3.155    -5.968/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_23__34_/D    1
clk(R)->clk(R)	2.734    */-5.967        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_54_/D    1
clk(R)->clk(R)	2.896    -5.967/*        0.004/*         cpu2/myregFile/regfile_ram_reg_17__39_/D    1
clk(R)->clk(R)	3.162    -5.967/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_29__55_/D    1
clk(R)->clk(R)	3.045    -5.967/*        -0.145/*        cpu1/myregFile/regfile_ram_reg_4__7_/D    1
clk(R)->clk(R)	3.161    -5.967/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_29__52_/D    1
clk(R)->clk(R)	2.904    -5.967/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__49_/D    1
clk(R)->clk(R)	3.153    -5.967/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_19__37_/D    1
clk(R)->clk(R)	2.912    -5.967/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_29__49_/D    1
clk(R)->clk(R)	3.153    -5.967/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_23__55_/D    1
clk(R)->clk(R)	3.160    -5.967/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_19__49_/D    1
clk(R)->clk(R)	3.033    -5.967/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_12__7_/D    1
clk(R)->clk(R)	2.893    -5.967/*        0.007/*         cpu2/myregFile/regfile_ram_reg_11__33_/D    1
clk(R)->clk(R)	2.900    -5.966/*        0.000/*         cpu2/myregFile/regfile_ram_reg_27__34_/D    1
clk(R)->clk(R)	2.733    */-5.966        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_55_/D    1
clk(R)->clk(R)	2.905    -5.966/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_9__33_/D    1
clk(R)->clk(R)	3.149    -5.966/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_3__34_/D    1
clk(R)->clk(R)	2.975    -5.966/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_22__15_/D    1
clk(R)->clk(R)	2.733    */-5.966        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_53_/D    1
clk(R)->clk(R)	2.921    -5.966/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_13__49_/D    1
clk(R)->clk(R)	2.907    -5.966/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_29__52_/D    1
clk(R)->clk(R)	3.157    -5.966/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_23__48_/D    1
clk(R)->clk(R)	3.145    -5.966/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_29__54_/D    1
clk(R)->clk(R)	2.914    -5.966/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_19__35_/D    1
clk(R)->clk(R)	3.144    -5.965/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_29__50_/D    1
clk(R)->clk(R)	2.972    -5.965/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_22__13_/D    1
clk(R)->clk(R)	3.036    -5.965/*        -0.136/*        cpu1/myregFile/regfile_ram_reg_20__6_/D    1
clk(R)->clk(R)	2.965    -5.964/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_8__14_/D    1
clk(R)->clk(R)	3.158    -5.964/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_23__49_/D    1
clk(R)->clk(R)	2.912    -5.964/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_19__48_/D    1
clk(R)->clk(R)	3.145    -5.964/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_3__53_/D    1
clk(R)->clk(R)	2.915    -5.964/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_27__52_/D    1
clk(R)->clk(R)	2.914    -5.964/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_19__38_/D    1
clk(R)->clk(R)	2.917    -5.963/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_11__34_/D    1
clk(R)->clk(R)	3.151    -5.963/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_29__53_/D    1
clk(R)->clk(R)	3.146    -5.963/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_13__37_/D    1
clk(R)->clk(R)	3.159    -5.963/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_19__52_/D    1
clk(R)->clk(R)	2.893    -5.962/*        0.007/*         cpu2/myregFile/regfile_ram_reg_27__33_/D    1
clk(R)->clk(R)	3.038    -5.962/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_12__6_/D    1
clk(R)->clk(R)	2.904    -5.962/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_27__55_/D    1
clk(R)->clk(R)	2.910    -5.962/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__49_/D    1
clk(R)->clk(R)	2.979    -5.962/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_22__8_/D    1
clk(R)->clk(R)	2.913    -5.961/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_19__53_/D    1
clk(R)->clk(R)	3.269    -5.961/*        -0.369/*        cpu1/myregFile/regfile_ram_reg_31__24_/D    1
clk(R)->clk(R)	3.166    -5.961/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_19__48_/D    1
clk(R)->clk(R)	3.149    -5.961/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_13__53_/D    1
clk(R)->clk(R)	3.150    -5.961/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_13__34_/D    1
clk(R)->clk(R)	2.907    -5.961/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_23__52_/D    1
clk(R)->clk(R)	2.974    -5.961/*        -0.074/*        cpu0/myregFile/regfile_ram_reg_31__45_/D    1
clk(R)->clk(R)	3.150    -5.961/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__54_/D    1
clk(R)->clk(R)	2.905    -5.960/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_9__32_/D    1
clk(R)->clk(R)	3.150    -5.960/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__53_/D    1
clk(R)->clk(R)	2.915    -5.960/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_5__37_/D    1
clk(R)->clk(R)	2.917    -5.960/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_23__39_/D    1
clk(R)->clk(R)	2.977    -5.960/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__27_/D    1
clk(R)->clk(R)	2.894    -5.960/*        0.006/*         cpu2/myregFile/regfile_ram_reg_29__33_/D    1
clk(R)->clk(R)	3.159    -5.959/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_3__48_/D    1
clk(R)->clk(R)	3.150    -5.959/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_13__38_/D    1
clk(R)->clk(R)	3.151    -5.959/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__49_/D    1
clk(R)->clk(R)	2.908    -5.959/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_29__34_/D    1
clk(R)->clk(R)	2.904    -5.959/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_29__55_/D    1
clk(R)->clk(R)	3.155    -5.958/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_3__49_/D    1
clk(R)->clk(R)	3.159    -5.958/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_23__52_/D    1
clk(R)->clk(R)	3.150    -5.958/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_23__54_/D    1
clk(R)->clk(R)	3.042    -5.958/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_20__7_/D    1
clk(R)->clk(R)	2.966    -5.958/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_8__24_/D    1
clk(R)->clk(R)	2.920    -5.958/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_23__51_/D    1
clk(R)->clk(R)	3.152    -5.958/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_3__54_/D    1
clk(R)->clk(R)	3.150    -5.958/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_13__54_/D    1
clk(R)->clk(R)	2.911    -5.957/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_29__37_/D    1
clk(R)->clk(R)	2.912    -5.957/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_27__37_/D    1
clk(R)->clk(R)	3.155    -5.957/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_13__48_/D    1
clk(R)->clk(R)	3.156    -5.957/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_3__37_/D    1
clk(R)->clk(R)	3.031    -5.957/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_16__7_/D    1
clk(R)->clk(R)	2.911    -5.957/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_17__51_/D    1
clk(R)->clk(R)	2.914    -5.956/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_25__37_/D    1
clk(R)->clk(R)	3.275    -5.956/*        -0.375/*        cpu1/myregFile/regfile_ram_reg_31__26_/D    1
clk(R)->clk(R)	2.904    -5.956/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__33_/D    1
clk(R)->clk(R)	2.920    -5.955/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_19__54_/D    1
clk(R)->clk(R)	3.276    -5.955/*        -0.376/*        cpu1/myregFile/regfile_ram_reg_31__29_/D    1
clk(R)->clk(R)	2.977    -5.955/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__15_/D    1
clk(R)->clk(R)	3.150    -5.955/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__52_/D    1
clk(R)->clk(R)	2.958    -5.955/*        -0.058/*        cpu0/myregFile/regfile_ram_reg_31__0_/D    1
clk(R)->clk(R)	2.902    -5.955/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_11__32_/D    1
clk(R)->clk(R)	2.921    -5.954/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_25__34_/D    1
clk(R)->clk(R)	2.906    -5.954/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_25__33_/D    1
clk(R)->clk(R)	2.910    -5.954/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__55_/D    1
clk(R)->clk(R)	2.917    -5.954/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_5__49_/D    1
clk(R)->clk(R)	3.144    -5.954/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_3__50_/D    1
clk(R)->clk(R)	3.279    -5.954/*        -0.379/*        cpu1/myregFile/regfile_ram_reg_31__27_/D    1
clk(R)->clk(R)	2.965    -5.953/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_22__26_/D    1
clk(R)->clk(R)	3.279    -5.953/*        -0.379/*        cpu1/myregFile/regfile_ram_reg_31__30_/D    1
clk(R)->clk(R)	2.896    -5.953/*        0.004/*         cpu2/myregFile/regfile_ram_reg_5__63_/D    1
clk(R)->clk(R)	2.979    -5.953/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_8__13_/D    1
clk(R)->clk(R)	2.925    -5.952/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_5__52_/D    1
clk(R)->clk(R)	2.901    -5.952/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_5__32_/D    1
clk(R)->clk(R)	3.039    -5.951/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_16__6_/D    1
clk(R)->clk(R)	2.908    -5.951/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_17__34_/D    1
clk(R)->clk(R)	2.988    -5.950/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_8__31_/D    1
clk(R)->clk(R)	2.907    -5.950/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_19__37_/D    1
clk(R)->clk(R)	2.906    -5.950/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_17__55_/D    1
clk(R)->clk(R)	2.965    -5.950/*        -0.065/*        cpu3/myregFile/regfile_ram_reg_22__30_/D    1
clk(R)->clk(R)	2.980    -5.950/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_8__12_/D    1
clk(R)->clk(R)	2.980    -5.950/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_8__8_/D    1
clk(R)->clk(R)	2.977    -5.950/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__11_/D    1
clk(R)->clk(R)	3.023    -5.950/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_18__6_/D    1
clk(R)->clk(R)	2.984    -5.950/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_22__12_/D    1
clk(R)->clk(R)	2.908    -5.950/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_17__52_/D    1
clk(R)->clk(R)	3.149    -5.950/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_19__50_/D    1
clk(R)->clk(R)	3.032    -5.950/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_24__6_/D    1
clk(R)->clk(R)	2.733    */-5.949        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_34_/D    1
clk(R)->clk(R)	3.142    -5.949/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_23__38_/D    1
clk(R)->clk(R)	2.899    -5.949/*        0.001/*         cpu2/myregFile/regfile_ram_reg_25__32_/D    1
clk(R)->clk(R)	2.977    -5.949/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__25_/D    1
clk(R)->clk(R)	2.900    -5.948/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_5__61_/D    1
clk(R)->clk(R)	2.733    */-5.948        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_50_/D    1
clk(R)->clk(R)	3.265    -5.948/*        -0.365/*        cpu1/myregFile/regfile_ram_reg_31__11_/D    1
clk(R)->clk(R)	3.150    -5.948/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__38_/D    1
clk(R)->clk(R)	2.900    -5.948/*        0.000/*         cpu2/myregFile/regfile_ram_reg_27__32_/D    1
clk(R)->clk(R)	2.969    -5.948/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_22__27_/D    1
clk(R)->clk(R)	2.972    -5.948/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_18__7_/D    1
clk(R)->clk(R)	3.158    -5.947/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_3__38_/D    1
clk(R)->clk(R)	2.976    -5.947/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_8__26_/D    1
clk(R)->clk(R)	2.977    -5.947/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__9_/D    1
clk(R)->clk(R)	2.906    -5.947/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_17__37_/D    1
clk(R)->clk(R)	2.910    -5.947/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_13__54_/D    1
clk(R)->clk(R)	2.974    -5.946/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_8__10_/D    1
clk(R)->clk(R)	2.975    -5.946/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_22__9_/D    1
clk(R)->clk(R)	3.285    -5.946/*        -0.385/*        cpu1/myregFile/regfile_ram_reg_31__28_/D    1
clk(R)->clk(R)	3.150    -5.946/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_17__48_/D    1
clk(R)->clk(R)	2.968    -5.946/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_22__31_/D    1
clk(R)->clk(R)	3.162    -5.946/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_23__53_/D    1
clk(R)->clk(R)	2.986    -5.945/*        -0.086/*        cpu3/myregFile/regfile_ram_reg_8__29_/D    1
clk(R)->clk(R)	2.915    -5.945/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_23__37_/D    1
clk(R)->clk(R)	3.034    -5.945/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_26__6_/D    1
clk(R)->clk(R)	3.149    -5.945/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_7__54_/D    1
clk(R)->clk(R)	2.913    -5.945/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_13__53_/D    1
clk(R)->clk(R)	3.146    -5.945/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_7__37_/D    1
clk(R)->clk(R)	2.905    -5.944/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__48_/D    1
clk(R)->clk(R)	2.900    -5.944/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_29__32_/D    1
clk(R)->clk(R)	3.162    -5.944/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_13__52_/D    1
clk(R)->clk(R)	2.901    -5.944/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_5__46_/D    1
clk(R)->clk(R)	3.026    -5.943/*        -0.126/*        cpu1/myregFile/regfile_ram_reg_8__7_/D    1
clk(R)->clk(R)	3.139    -5.943/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_20__50_/D    1
clk(R)->clk(R)	2.905    -5.943/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__38_/D    1
clk(R)->clk(R)	2.909    -5.943/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_9__54_/D    1
clk(R)->clk(R)	2.893    -5.943/*        0.007/*         cpu2/myregFile/regfile_ram_reg_11__63_/D    1
clk(R)->clk(R)	3.044    -5.943/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_24__7_/D    1
clk(R)->clk(R)	3.151    -5.942/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_23__50_/D    1
clk(R)->clk(R)	2.977    -5.942/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_22__28_/D    1
clk(R)->clk(R)	3.151    -5.942/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_17__55_/D    1
clk(R)->clk(R)	3.147    -5.942/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_17__37_/D    1
clk(R)->clk(R)	3.155    -5.942/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__50_/D    1
clk(R)->clk(R)	2.903    -5.942/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_27__54_/D    1
clk(R)->clk(R)	3.141    -5.942/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_13__50_/D    1
clk(R)->clk(R)	3.151    -5.941/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_17__52_/D    1
clk(R)->clk(R)	3.032    -5.941/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_28__6_/D    1
clk(R)->clk(R)	3.141    -5.941/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_15__50_/D    1
clk(R)->clk(R)	2.896    -5.941/*        0.004/*         cpu2/myregFile/regfile_ram_reg_5__40_/D    1
clk(R)->clk(R)	2.979    -5.940/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_18__6_/D    1
clk(R)->clk(R)	3.270    -5.940/*        -0.370/*        cpu1/myregFile/regfile_ram_reg_31__12_/D    1
clk(R)->clk(R)	2.904    -5.940/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_23__32_/D    1
clk(R)->clk(R)	3.150    -5.940/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_7__49_/D    1
clk(R)->clk(R)	2.981    -5.940/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_22__24_/D    1
clk(R)->clk(R)	3.151    -5.940/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_29__38_/D    1
clk(R)->clk(R)	3.157    -5.940/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_17__49_/D    1
clk(R)->clk(R)	2.966    -5.940/*        -0.066/*        cpu3/myregFile/regfile_ram_reg_16__28_/D    1
clk(R)->clk(R)	3.291    -5.940/*        -0.391/*        cpu1/myregFile/regfile_ram_reg_31__25_/D    1
clk(R)->clk(R)	3.146    -5.939/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_17__53_/D    1
clk(R)->clk(R)	2.967    -5.939/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_16__13_/D    1
clk(R)->clk(R)	2.926    -5.939/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_17__49_/D    1
clk(R)->clk(R)	3.272    -5.939/*        -0.372/*        cpu1/myregFile/regfile_ram_reg_31__8_/D    1
clk(R)->clk(R)	3.148    -5.939/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_29__39_/D    1
clk(R)->clk(R)	3.158    -5.939/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_7__48_/D    1
clk(R)->clk(R)	3.043    -5.939/*        -0.143/*        cpu1/myregFile/regfile_ram_reg_26__7_/D    1
clk(R)->clk(R)	2.988    -5.939/*        -0.088/*        cpu0/myregFile/regfile_ram_reg_31__46_/D    1
clk(R)->clk(R)	2.918    -5.939/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_19__34_/D    1
clk(R)->clk(R)	2.979    -5.939/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_22__29_/D    1
clk(R)->clk(R)	2.908    -5.938/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__52_/D    1
clk(R)->clk(R)	3.274    -5.938/*        -0.374/*        cpu1/myregFile/regfile_ram_reg_31__13_/D    1
clk(R)->clk(R)	3.160    -5.938/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_17__34_/D    1
clk(R)->clk(R)	2.970    -5.938/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_16__14_/D    1
clk(R)->clk(R)	2.982    -5.938/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_22__10_/D    1
clk(R)->clk(R)	2.912    -5.938/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_19__55_/D    1
clk(R)->clk(R)	2.902    -5.937/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_17__33_/D    1
clk(R)->clk(R)	3.023    -5.937/*        -0.123/*        cpu1/myregFile/regfile_ram_reg_30__6_/D    1
clk(R)->clk(R)	2.912    -5.937/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_23__33_/D    1
clk(R)->clk(R)	3.147    -5.937/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_20__35_/D    1
clk(R)->clk(R)	3.158    -5.936/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_7__34_/D    1
clk(R)->clk(R)	2.888    -5.936/*        0.012/*         cpu2/myregFile/regfile_ram_reg_11__40_/D    1
clk(R)->clk(R)	2.931    -5.936/*        -0.031/*        cpu2/myregFile/regfile_ram_reg_23__34_/D    1
clk(R)->clk(R)	2.902    -5.936/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_25__50_/D    1
clk(R)->clk(R)	3.147    -5.935/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_20__36_/D    1
clk(R)->clk(R)	3.158    -5.935/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_7__53_/D    1
clk(R)->clk(R)	3.138    -5.935/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_13__39_/D    1
clk(R)->clk(R)	2.969    -5.935/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_16__27_/D    1
clk(R)->clk(R)	2.980    -5.935/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_22__25_/D    1
clk(R)->clk(R)	2.900    -5.935/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_11__61_/D    1
clk(R)->clk(R)	2.968    -5.934/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_16__30_/D    1
clk(R)->clk(R)	3.042    -5.934/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_28__7_/D    1
clk(R)->clk(R)	3.169    -5.934/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_3__55_/D    1
clk(R)->clk(R)	3.039    -5.934/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_22__6_/D    1
clk(R)->clk(R)	3.039    -5.933/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_8__6_/D    1
clk(R)->clk(R)	2.920    -5.933/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_13__50_/D    1
clk(R)->clk(R)	2.909    -5.933/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_29__54_/D    1
clk(R)->clk(R)	3.423    -5.933/*        -0.523/*        cpu3/myregFile/regfile_ram_reg_31__46_/D    1
clk(R)->clk(R)	3.149    -5.933/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_27__34_/D    1
clk(R)->clk(R)	3.148    -5.933/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_3__39_/D    1
clk(R)->clk(R)	2.908    -5.933/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_17__32_/D    1
clk(R)->clk(R)	3.156    -5.933/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_31__55_/D    1
clk(R)->clk(R)	3.153    -5.933/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_27__48_/D    1
clk(R)->clk(R)	2.914    -5.933/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_11__54_/D    1
clk(R)->clk(R)	3.153    -5.933/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_17__54_/D    1
clk(R)->clk(R)	2.914    -5.932/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_25__54_/D    1
clk(R)->clk(R)	2.904    -5.932/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__62_/D    1
clk(R)->clk(R)	2.910    -5.932/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_13__35_/D    1
clk(R)->clk(R)	2.905    -5.932/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__48_/D    1
clk(R)->clk(R)	2.977    -5.932/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_16__15_/D    1
clk(R)->clk(R)	3.280    -5.932/*        -0.380/*        cpu1/myregFile/regfile_ram_reg_31__10_/D    1
clk(R)->clk(R)	2.908    -5.931/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_25__53_/D    1
clk(R)->clk(R)	2.908    -5.931/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_11__53_/D    1
clk(R)->clk(R)	3.149    -5.931/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_7__38_/D    1
clk(R)->clk(R)	3.042    -5.931/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_22__7_/D    1
clk(R)->clk(R)	3.149    -5.930/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_7__55_/D    1
clk(R)->clk(R)	3.148    -5.930/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_19__39_/D    1
clk(R)->clk(R)	3.150    -5.930/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_27__55_/D    1
clk(R)->clk(R)	2.999    -5.930/*        -0.099/*        cpu0/myregFile/regfile_ram_reg_31__42_/D    1
clk(R)->clk(R)	3.151    -5.930/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_20__53_/D    1
clk(R)->clk(R)	2.734    */-5.930        */0.166         cpu3/myEXMEM_WB/WB_MEMout_reg_51_/D    1
clk(R)->clk(R)	2.908    -5.930/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_5__35_/D    1
clk(R)->clk(R)	3.149    -5.930/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_15__53_/D    1
clk(R)->clk(R)	2.974    -5.929/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_11__6_/D    1
clk(R)->clk(R)	2.917    -5.929/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_9__53_/D    1
clk(R)->clk(R)	3.162    -5.929/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_13__55_/D    1
clk(R)->clk(R)	2.906    -5.929/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_5__50_/D    1
clk(R)->clk(R)	2.909    -5.929/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_13__36_/D    1
clk(R)->clk(R)	2.922    -5.929/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_5__60_/D    1
clk(R)->clk(R)	2.898    -5.928/*        0.002/*         cpu2/myregFile/regfile_ram_reg_29__61_/D    1
clk(R)->clk(R)	3.049    -5.928/*        -0.149/*        cpu1/myregFile/regfile_ram_reg_18__7_/D    1
clk(R)->clk(R)	2.906    -5.928/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_11__48_/D    1
clk(R)->clk(R)	3.148    -5.928/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_15__54_/D    1
clk(R)->clk(R)	3.141    -5.928/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_17__50_/D    1
clk(R)->clk(R)	2.973    -5.928/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_16__29_/D    1
clk(R)->clk(R)	3.034    -5.928/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_30__7_/D    1
clk(R)->clk(R)	3.437    -5.928/*        -0.537/*        cpu3/myregFile/regfile_ram_reg_31__40_/D    1
clk(R)->clk(R)	2.910    -5.928/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_27__53_/D    1
clk(R)->clk(R)	3.156    -5.927/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_27__49_/D    1
clk(R)->clk(R)	2.906    -5.927/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_11__60_/D    1
clk(R)->clk(R)	3.161    -5.927/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_7__52_/D    1
clk(R)->clk(R)	2.973    -5.927/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_16__24_/D    1
clk(R)->clk(R)	2.909    -5.927/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_11__50_/D    1
clk(R)->clk(R)	2.910    -5.927/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_5__54_/D    1
clk(R)->clk(R)	3.152    -5.927/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_27__52_/D    1
clk(R)->clk(R)	2.982    -5.927/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_16__12_/D    1
clk(R)->clk(R)	2.915    -5.927/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_9__50_/D    1
clk(R)->clk(R)	2.901    -5.926/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_29__63_/D    1
clk(R)->clk(R)	3.154    -5.926/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_20__54_/D    1
clk(R)->clk(R)	2.909    -5.926/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_29__50_/D    1
clk(R)->clk(R)	3.022    -5.926/*        -0.122/*        cpu1/myregFile/regfile_ram_reg_2__6_/D    1
clk(R)->clk(R)	2.912    -5.926/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_27__50_/D    1
clk(R)->clk(R)	3.149    -5.926/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_27__37_/D    1
clk(R)->clk(R)	2.911    -5.926/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_5__36_/D    1
clk(R)->clk(R)	3.148    -5.925/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_15__48_/D    1
clk(R)->clk(R)	2.912    -5.925/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_9__48_/D    1
clk(R)->clk(R)	2.909    -5.925/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_11__46_/D    1
clk(R)->clk(R)	2.903    -5.925/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_5__43_/D    1
clk(R)->clk(R)	2.891    -5.925/*        0.009/*         cpu2/myregFile/regfile_ram_reg_5__47_/D    1
clk(R)->clk(R)	3.148    -5.925/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_15__34_/D    1
clk(R)->clk(R)	2.985    -5.925/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_16__8_/D    1
clk(R)->clk(R)	3.148    -5.925/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_20__51_/D    1
clk(R)->clk(R)	2.900    -5.924/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_13__61_/D    1
clk(R)->clk(R)	3.145    -5.924/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_17__38_/D    1
clk(R)->clk(R)	2.977    -5.924/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_16__31_/D    1
clk(R)->clk(R)	2.913    -5.924/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_23__54_/D    1
clk(R)->clk(R)	3.424    -5.924/*        -0.524/*        cpu3/myregFile/regfile_ram_reg_31__45_/D    1
clk(R)->clk(R)	2.976    -5.924/*        -0.076/*        cpu3/myregFile/regfile_ram_reg_16__25_/D    1
clk(R)->clk(R)	3.152    -5.924/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_20__32_/D    1
clk(R)->clk(R)	2.979    -5.924/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_16__26_/D    1
clk(R)->clk(R)	2.907    -5.924/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_11__38_/D    1
clk(R)->clk(R)	2.907    -5.923/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_9__36_/D    1
clk(R)->clk(R)	2.899    -5.923/*        0.001/*         cpu2/myregFile/regfile_ram_reg_29__46_/D    1
clk(R)->clk(R)	3.146    -5.923/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_23__39_/D    1
clk(R)->clk(R)	2.904    -5.923/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_27__35_/D    1
clk(R)->clk(R)	3.146    -5.923/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_20__39_/D    1
clk(R)->clk(R)	2.914    -5.923/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_5__38_/D    1
clk(R)->clk(R)	2.905    -5.923/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_29__48_/D    1
clk(R)->clk(R)	2.981    -5.923/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_16__11_/D    1
clk(R)->clk(R)	2.909    -5.923/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_27__48_/D    1
clk(R)->clk(R)	3.285    -5.922/*        -0.385/*        cpu1/myregFile/regfile_ram_reg_31__9_/D    1
clk(R)->clk(R)	3.145    -5.922/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_29__51_/D    1
clk(R)->clk(R)	2.981    -5.922/*        -0.081/*        cpu3/myregFile/regfile_ram_reg_16__9_/D    1
clk(R)->clk(R)	2.910    -5.922/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_17__54_/D    1
clk(R)->clk(R)	3.149    -5.922/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_15__37_/D    1
clk(R)->clk(R)	2.903    -5.922/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_13__46_/D    1
clk(R)->clk(R)	2.979    -5.921/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_15__6_/D    1
clk(R)->clk(R)	2.907    -5.921/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_25__35_/D    1
clk(R)->clk(R)	2.909    -5.921/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_9__35_/D    1
clk(R)->clk(R)	2.979    -5.921/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_15__7_/D    1
clk(R)->clk(R)	3.163    -5.921/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_20__38_/D    1
clk(R)->clk(R)	2.902    -5.921/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_17__50_/D    1
clk(R)->clk(R)	2.904    -5.920/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__62_/D    1
clk(R)->clk(R)	3.000    -5.920/*        -0.100/*        cpu0/myregFile/regfile_ram_reg_31__59_/D    1
clk(R)->clk(R)	2.988    -5.920/*        -0.088/*        cpu3/myregFile/regfile_ram_reg_11__7_/D    1
clk(R)->clk(R)	3.151    -5.920/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_20__37_/D    1
clk(R)->clk(R)	2.906    -5.920/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_29__35_/D    1
clk(R)->clk(R)	2.894    -5.920/*        0.006/*         cpu2/myregFile/regfile_ram_reg_27__40_/D    1
clk(R)->clk(R)	2.904    -5.920/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__58_/D    1
clk(R)->clk(R)	2.910    -5.919/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_19__49_/D    1
clk(R)->clk(R)	2.914    -5.919/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_9__38_/D    1
clk(R)->clk(R)	2.914    -5.919/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_29__53_/D    1
clk(R)->clk(R)	2.909    -5.919/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_25__38_/D    1
clk(R)->clk(R)	2.980    -5.919/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_16__10_/D    1
clk(R)->clk(R)	2.907    -5.919/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_13__63_/D    1
clk(R)->clk(R)	2.974    -5.919/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_13__6_/D    1
clk(R)->clk(R)	3.427    -5.919/*        -0.527/*        cpu3/myregFile/regfile_ram_reg_31__42_/D    1
clk(R)->clk(R)	2.913    -5.919/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_5__53_/D    1
clk(R)->clk(R)	2.905    -5.919/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_23__48_/D    1
clk(R)->clk(R)	2.975    -5.919/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_13__7_/D    1
clk(R)->clk(R)	3.443    -5.918/*        -0.543/*        cpu3/myregFile/regfile_ram_reg_31__53_/D    1
clk(R)->clk(R)	2.889    -5.918/*        0.011/*         cpu2/myregFile/regfile_ram_reg_9__40_/D    1
clk(R)->clk(R)	3.146    -5.918/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_15__38_/D    1
clk(R)->clk(R)	2.900    -5.918/*        0.000/*         cpu2/myregFile/regfile_ram_reg_29__62_/D    1
clk(R)->clk(R)	2.918    -5.918/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_5__48_/D    1
clk(R)->clk(R)	2.977    -5.918/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_5__7_/D    1
clk(R)->clk(R)	2.899    -5.918/*        0.001/*         cpu2/myregFile/regfile_ram_reg_13__40_/D    1
clk(R)->clk(R)	2.910    -5.917/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_29__40_/D    1
clk(R)->clk(R)	3.439    -5.917/*        -0.539/*        cpu3/myregFile/regfile_ram_reg_31__32_/D    1
clk(R)->clk(R)	3.032    -5.917/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_14__6_/D    1
clk(R)->clk(R)	2.967    -5.917/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_16__7_/D    1
clk(R)->clk(R)	3.294    -5.916/*        -0.394/*        cpu1/myregFile/regfile_ram_reg_31__14_/D    1
clk(R)->clk(R)	3.160    -5.916/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_20__33_/D    1
clk(R)->clk(R)	2.909    -5.916/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_23__35_/D    1
clk(R)->clk(R)	3.146    -5.915/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_27__54_/D    1
clk(R)->clk(R)	2.899    -5.915/*        0.001/*         cpu2/myregFile/regfile_ram_reg_27__46_/D    1
clk(R)->clk(R)	2.909    -5.915/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_27__38_/D    1
clk(R)->clk(R)	2.980    -5.915/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_5__6_/D    1
clk(R)->clk(R)	2.901    -5.915/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_11__43_/D    1
clk(R)->clk(R)	2.914    -5.915/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_17__53_/D    1
clk(R)->clk(R)	2.972    -5.915/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_16__6_/D    1
clk(R)->clk(R)	2.897    -5.914/*        0.003/*         cpu2/myregFile/regfile_ram_reg_29__47_/D    1
clk(R)->clk(R)	2.901    -5.914/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_25__36_/D    1
clk(R)->clk(R)	2.904    -5.914/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_29__43_/D    1
clk(R)->clk(R)	2.894    -5.914/*        0.006/*         cpu2/myregFile/regfile_ram_reg_27__62_/D    1
clk(R)->clk(R)	2.910    -5.914/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_29__38_/D    1
clk(R)->clk(R)	2.904    -5.913/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_27__63_/D    1
clk(R)->clk(R)	2.926    -5.913/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_23__53_/D    1
clk(R)->clk(R)	2.920    -5.912/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_23__50_/D    1
clk(R)->clk(R)	3.148    -5.912/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_7__39_/D    1
clk(R)->clk(R)	3.153    -5.912/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_19__51_/D    1
clk(R)->clk(R)	2.910    -5.912/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_11__35_/D    1
clk(R)->clk(R)	2.905    -5.912/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_9__46_/D    1
clk(R)->clk(R)	2.899    -5.912/*        0.001/*         cpu2/myregFile/regfile_ram_reg_13__62_/D    1
clk(R)->clk(R)	3.138    -5.912/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_27__39_/D    1
clk(R)->clk(R)	2.911    -5.912/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_17__48_/D    1
clk(R)->clk(R)	3.140    -5.911/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_3__36_/D    1
clk(R)->clk(R)	2.892    -5.911/*        0.008/*         cpu2/myregFile/regfile_ram_reg_13__43_/D    1
clk(R)->clk(R)	3.032    -5.911/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_9__7_/D    1
clk(R)->clk(R)	3.163    -5.910/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_15__49_/D    1
clk(R)->clk(R)	2.908    -5.910/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_23__38_/D    1
clk(R)->clk(R)	3.157    -5.910/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_15__52_/D    1
clk(R)->clk(R)	3.139    -5.910/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_27__51_/D    1
clk(R)->clk(R)	2.898    -5.910/*        0.002/*         cpu2/myregFile/regfile_ram_reg_11__47_/D    1
clk(R)->clk(R)	3.158    -5.909/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_27__53_/D    1
clk(R)->clk(R)	2.909    -5.909/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_27__36_/D    1
clk(R)->clk(R)	2.900    -5.909/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_19__39_/D    1
clk(R)->clk(R)	3.033    -5.908/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_10__6_/D    1
clk(R)->clk(R)	2.909    -5.908/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_17__35_/D    1
clk(R)->clk(R)	3.148    -5.908/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_11__54_/D    1
clk(R)->clk(R)	2.908    -5.908/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_27__61_/D    1
clk(R)->clk(R)	2.893    -5.908/*        0.007/*         cpu2/myregFile/regfile_ram_reg_19__51_/D    1
clk(R)->clk(R)	2.913    -5.908/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_9__63_/D    1
clk(R)->clk(R)	3.042    -5.907/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_14__7_/D    1
clk(R)->clk(R)	3.420    -5.907/*        -0.520/*        cpu3/myregFile/regfile_ram_reg_31__62_/D    1
clk(R)->clk(R)	2.913    -5.907/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_11__36_/D    1
clk(R)->clk(R)	3.044    -5.907/*        -0.144/*        cpu1/myregFile/regfile_ram_reg_2__7_/D    1
clk(R)->clk(R)	3.158    -5.907/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_27__50_/D    1
clk(R)->clk(R)	3.150    -5.907/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_20__55_/D    1
clk(R)->clk(R)	3.447    -5.907/*        -0.547/*        cpu3/myregFile/regfile_ram_reg_31__52_/D    1
clk(R)->clk(R)	3.145    -5.907/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_3__33_/D    1
clk(R)->clk(R)	3.151    -5.907/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__32_/D    1
clk(R)->clk(R)	2.894    -5.906/*        0.006/*         cpu2/myregFile/regfile_ram_reg_29__59_/D    1
clk(R)->clk(R)	3.456    -5.906/*        -0.556/*        cpu3/myregFile/regfile_ram_reg_31__34_/D    1
clk(R)->clk(R)	2.893    -5.905/*        0.007/*         cpu2/myregFile/regfile_ram_reg_13__58_/D    1
clk(R)->clk(R)	3.148    -5.905/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_11__37_/D    1
clk(R)->clk(R)	3.035    -5.905/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_10__7_/D    1
clk(R)->clk(R)	3.030    -5.905/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_31__7_/D    1
clk(R)->clk(R)	2.906    -5.905/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_27__60_/D    1
clk(R)->clk(R)	2.909    -5.905/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_29__36_/D    1
clk(R)->clk(R)	3.153    -5.905/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__35_/D    1
clk(R)->clk(R)	2.910    -5.905/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__36_/D    1
clk(R)->clk(R)	3.154    -5.905/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_11__48_/D    1
clk(R)->clk(R)	3.150    -5.905/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__35_/D    1
clk(R)->clk(R)	2.891    -5.905/*        0.009/*         cpu2/myregFile/regfile_ram_reg_13__47_/D    1
clk(R)->clk(R)	2.918    -5.905/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_29__60_/D    1
clk(R)->clk(R)	3.458    -5.904/*        -0.558/*        cpu3/myregFile/regfile_ram_reg_31__38_/D    1
clk(R)->clk(R)	3.441    -5.904/*        -0.541/*        cpu3/myregFile/regfile_ram_reg_31__17_/D    1
clk(R)->clk(R)	3.155    -5.904/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_13__36_/D    1
clk(R)->clk(R)	3.148    -5.904/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_29__35_/D    1
clk(R)->clk(R)	2.896    -5.904/*        0.004/*         cpu2/myregFile/regfile_ram_reg_11__59_/D    1
clk(R)->clk(R)	3.147    -5.903/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_23__51_/D    1
clk(R)->clk(R)	3.154    -5.903/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_11__49_/D    1
clk(R)->clk(R)	2.975    -5.903/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_26__7_/D    1
clk(R)->clk(R)	2.906    -5.903/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_29__58_/D    1
clk(R)->clk(R)	3.156    -5.903/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_11__34_/D    1
clk(R)->clk(R)	3.146    -5.903/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_13__51_/D    1
clk(R)->clk(R)	2.977    -5.902/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_26__6_/D    1
clk(R)->clk(R)	3.011    -5.902/*        -0.111/*        cpu0/myregFile/regfile_ram_reg_31__56_/D    1
clk(R)->clk(R)	2.917    -5.902/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_9__60_/D    1
clk(R)->clk(R)	3.437    -5.902/*        -0.537/*        cpu3/myregFile/regfile_ram_reg_31__59_/D    1
clk(R)->clk(R)	3.150    -5.902/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__32_/D    1
clk(R)->clk(R)	2.891    -5.902/*        0.009/*         cpu2/myregFile/regfile_ram_reg_11__44_/D    1
clk(R)->clk(R)	3.460    -5.902/*        -0.560/*        cpu3/myregFile/regfile_ram_reg_31__19_/D    1
clk(R)->clk(R)	2.912    -5.902/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_11__58_/D    1
clk(R)->clk(R)	2.922    -5.901/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_9__61_/D    1
clk(R)->clk(R)	2.908    -5.901/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_5__59_/D    1
clk(R)->clk(R)	2.897    -5.900/*        0.003/*         cpu2/myregFile/regfile_ram_reg_5__42_/D    1
clk(R)->clk(R)	2.891    -5.900/*        0.009/*         cpu2/myregFile/regfile_ram_reg_25__43_/D    1
clk(R)->clk(R)	2.903    -5.900/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_25__40_/D    1
clk(R)->clk(R)	2.896    -5.900/*        0.004/*         cpu2/myregFile/regfile_ram_reg_27__58_/D    1
clk(R)->clk(R)	3.442    -5.900/*        -0.542/*        cpu3/myregFile/regfile_ram_reg_31__0_/D    1
clk(R)->clk(R)	3.158    -5.899/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_11__53_/D    1
clk(R)->clk(R)	2.930    -5.899/*        -0.030/*        cpu2/myregFile/regfile_ram_reg_13__60_/D    1
clk(R)->clk(R)	2.906    -5.899/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_9__62_/D    1
clk(R)->clk(R)	2.909    -5.899/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_27__43_/D    1
clk(R)->clk(R)	2.915    -5.899/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_17__38_/D    1
clk(R)->clk(R)	3.034    -5.899/*        -0.134/*        cpu1/myregFile/regfile_ram_reg_25__7_/D    1
clk(R)->clk(R)	3.155    -5.899/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_27__38_/D    1
clk(R)->clk(R)	2.893    -5.899/*        0.007/*         cpu2/myregFile/regfile_ram_reg_17__40_/D    1
clk(R)->clk(R)	2.894    -5.899/*        0.006/*         cpu2/myregFile/regfile_ram_reg_17__63_/D    1
clk(R)->clk(R)	3.030    -5.899/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_29__7_/D    1
clk(R)->clk(R)	3.150    -5.898/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_11__50_/D    1
clk(R)->clk(R)	3.007    -5.898/*        -0.107/*        cpu0/myregFile/regfile_ram_reg_31__43_/D    1
clk(R)->clk(R)	2.905    -5.898/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__61_/D    1
clk(R)->clk(R)	3.467    -5.897/*        -0.567/*        cpu3/myregFile/regfile_ram_reg_31__33_/D    1
clk(R)->clk(R)	3.035    -5.897/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_25__6_/D    1
clk(R)->clk(R)	2.893    -5.897/*        0.007/*         cpu2/myregFile/regfile_ram_reg_27__59_/D    1
clk(R)->clk(R)	3.148    -5.897/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_29__36_/D    1
clk(R)->clk(R)	2.904    -5.897/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__44_/D    1
clk(R)->clk(R)	2.970    -5.896/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_9__7_/D    1
clk(R)->clk(R)	2.902    -5.896/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_9__43_/D    1
clk(R)->clk(R)	2.905    -5.896/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__46_/D    1
clk(R)->clk(R)	2.897    -5.896/*        0.003/*         cpu2/myregFile/regfile_ram_reg_9__58_/D    1
clk(R)->clk(R)	3.165    -5.896/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_13__33_/D    1
clk(R)->clk(R)	2.891    -5.896/*        0.009/*         cpu2/myregFile/regfile_ram_reg_9__47_/D    1
clk(R)->clk(R)	3.151    -5.896/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_20__34_/D    1
clk(R)->clk(R)	2.914    -5.895/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_17__36_/D    1
clk(R)->clk(R)	3.463    -5.894/*        -0.563/*        cpu3/myregFile/regfile_ram_reg_31__16_/D    1
clk(R)->clk(R)	3.155    -5.894/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_20__48_/D    1
clk(R)->clk(R)	3.465    -5.894/*        -0.565/*        cpu3/myregFile/regfile_ram_reg_31__22_/D    1
clk(R)->clk(R)	3.438    -5.894/*        -0.538/*        cpu3/myregFile/regfile_ram_reg_31__58_/D    1
clk(R)->clk(R)	3.465    -5.894/*        -0.565/*        cpu3/myregFile/regfile_ram_reg_31__21_/D    1
clk(R)->clk(R)	3.142    -5.894/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_7__35_/D    1
clk(R)->clk(R)	3.138    -5.894/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_17__51_/D    1
clk(R)->clk(R)	3.150    -5.894/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__35_/D    1
clk(R)->clk(R)	3.140    -5.894/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_23__33_/D    1
clk(R)->clk(R)	3.057    -5.893/*        -0.157/*        cpu1/myregFile/regfile_ram_reg_9__6_/D    1
clk(R)->clk(R)	2.977    -5.893/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_9__6_/D    1
clk(R)->clk(R)	3.158    -5.893/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_17__39_/D    1
clk(R)->clk(R)	3.165    -5.893/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_11__38_/D    1
clk(R)->clk(R)	2.898    -5.892/*        0.002/*         cpu2/myregFile/regfile_ram_reg_5__45_/D    1
clk(R)->clk(R)	2.899    -5.892/*        0.001/*         cpu2/myregFile/regfile_ram_reg_29__44_/D    1
clk(R)->clk(R)	3.423    -5.892/*        -0.523/*        cpu3/myregFile/regfile_ram_reg_31__61_/D    1
clk(R)->clk(R)	2.900    -5.892/*        0.000/*         cpu2/myregFile/regfile_ram_reg_13__59_/D    1
clk(R)->clk(R)	2.913    -5.892/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_27__47_/D    1
clk(R)->clk(R)	3.458    -5.891/*        -0.558/*        cpu3/myregFile/regfile_ram_reg_31__48_/D    1
clk(R)->clk(R)	3.155    -5.891/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_15__55_/D    1
clk(R)->clk(R)	3.449    -5.891/*        -0.549/*        cpu3/myregFile/regfile_ram_reg_31__20_/D    1
clk(R)->clk(R)	2.905    -5.891/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__62_/D    1
clk(R)->clk(R)	3.160    -5.891/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_20__52_/D    1
clk(R)->clk(R)	2.972    -5.891/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_6__6_/D    1
clk(R)->clk(R)	3.144    -5.890/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_7__36_/D    1
clk(R)->clk(R)	3.042    -5.890/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_29__6_/D    1
clk(R)->clk(R)	3.031    -5.890/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_1__7_/D    1
clk(R)->clk(R)	3.461    -5.890/*        -0.561/*        cpu3/myregFile/regfile_ram_reg_31__37_/D    1
clk(R)->clk(R)	3.475    -5.889/*        -0.575/*        cpu3/myregFile/regfile_ram_reg_31__54_/D    1
clk(R)->clk(R)	2.904    -5.889/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_17__61_/D    1
clk(R)->clk(R)	3.147    -5.889/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_23__36_/D    1
clk(R)->clk(R)	3.025    -5.889/*        -0.125/*        cpu1/myregFile/regfile_ram_reg_6__6_/D    1
clk(R)->clk(R)	2.923    -5.889/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_25__63_/D    1
clk(R)->clk(R)	3.456    -5.888/*        -0.556/*        cpu3/myregFile/regfile_ram_reg_31__18_/D    1
clk(R)->clk(R)	2.897    -5.888/*        0.003/*         cpu2/myregFile/regfile_ram_reg_23__63_/D    1
clk(R)->clk(R)	2.975    -5.888/*        -0.075/*        cpu3/myregFile/regfile_ram_reg_14__7_/D    1
clk(R)->clk(R)	3.144    -5.888/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_7__32_/D    1
clk(R)->clk(R)	3.470    -5.888/*        -0.570/*        cpu3/myregFile/regfile_ram_reg_31__5_/D    1
clk(R)->clk(R)	2.902    -5.887/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_25__47_/D    1
clk(R)->clk(R)	3.150    -5.887/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__51_/D    1
clk(R)->clk(R)	2.977    -5.887/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_2__6_/D    1
clk(R)->clk(R)	3.450    -5.887/*        -0.550/*        cpu3/myregFile/regfile_ram_reg_31__4_/D    1
clk(R)->clk(R)	2.890    -5.886/*        0.010/*         cpu2/myregFile/regfile_ram_reg_9__44_/D    1
clk(R)->clk(R)	3.151    -5.886/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_23__35_/D    1
clk(R)->clk(R)	2.979    -5.886/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_2__7_/D    1
clk(R)->clk(R)	3.169    -5.886/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_11__52_/D    1
clk(R)->clk(R)	2.910    -5.885/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_17__46_/D    1
clk(R)->clk(R)	3.029    -5.885/*        -0.129/*        cpu1/myregFile/regfile_ram_reg_17__7_/D    1
clk(R)->clk(R)	3.150    -5.885/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_7__33_/D    1
clk(R)->clk(R)	3.156    -5.885/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_11__55_/D    1
clk(R)->clk(R)	3.149    -5.884/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_19__36_/D    1
clk(R)->clk(R)	3.451    -5.884/*        -0.551/*        cpu3/myregFile/regfile_ram_reg_31__1_/D    1
clk(R)->clk(R)	3.159    -5.884/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_20__49_/D    1
clk(R)->clk(R)	3.035    -5.884/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_6__7_/D    1
clk(R)->clk(R)	2.901    -5.884/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_9__59_/D    1
clk(R)->clk(R)	3.015    -5.884/*        -0.115/*        cpu0/myregFile/regfile_ram_reg_31__57_/D    1
clk(R)->clk(R)	2.902    -5.882/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_13__44_/D    1
clk(R)->clk(R)	2.905    -5.882/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__58_/D    1
clk(R)->clk(R)	2.985    -5.882/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_14__6_/D    1
clk(R)->clk(R)	2.906    -5.882/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_23__40_/D    1
clk(R)->clk(R)	2.908    -5.881/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_17__62_/D    1
clk(R)->clk(R)	2.895    -5.881/*        0.005/*         cpu2/myregFile/regfile_ram_reg_19__63_/D    1
clk(R)->clk(R)	2.985    -5.881/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_6__7_/D    1
clk(R)->clk(R)	2.899    -5.880/*        0.001/*         cpu2/myregFile/regfile_ram_reg_17__47_/D    1
clk(R)->clk(R)	2.897    -5.880/*        0.003/*         cpu2/myregFile/regfile_ram_reg_23__43_/D    1
clk(R)->clk(R)	2.904    -5.880/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_23__61_/D    1
clk(R)->clk(R)	3.140    -5.880/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_17__33_/D    1
clk(R)->clk(R)	2.901    -5.880/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_27__44_/D    1
clk(R)->clk(R)	3.149    -5.880/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_7__41_/D    1
clk(R)->clk(R)	3.152    -5.879/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_23__32_/D    1
clk(R)->clk(R)	2.971    -5.878/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_31__7_/D    1
clk(R)->clk(R)	3.042    -5.878/*        -0.142/*        cpu1/myregFile/regfile_ram_reg_17__6_/D    1
clk(R)->clk(R)	2.738    -5.878/*        0.162/*         nr/nic0/output_buffer_reg_48_/D    1
clk(R)->clk(R)	3.047    -5.877/*        -0.147/*        cpu1/myregFile/regfile_ram_reg_1__6_/D    1
clk(R)->clk(R)	2.899    -5.877/*        0.001/*         cpu2/myregFile/regfile_ram_reg_19__61_/D    1
clk(R)->clk(R)	2.899    -5.877/*        0.001/*         cpu2/myregFile/regfile_ram_reg_19__40_/D    1
clk(R)->clk(R)	2.921    -5.877/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_25__60_/D    1
clk(R)->clk(R)	2.895    -5.877/*        0.005/*         cpu2/myregFile/regfile_ram_reg_19__62_/D    1
clk(R)->clk(R)	2.747    -5.876/*        0.153/*         nr/nic0/output_buffer_reg_56_/D    1
clk(R)->clk(R)	2.900    -5.876/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_13__42_/D    1
clk(R)->clk(R)	2.904    -5.876/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_23__62_/D    1
clk(R)->clk(R)	3.007    -5.876/*        -0.107/*        cpu0/myregFile/regfile_ram_reg_31__40_/D    1
clk(R)->clk(R)	2.729    -5.876/*        0.171/*         nr/nic0/output_buffer_reg_60_/D    1
clk(R)->clk(R)	3.145    -5.876/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_17__35_/D    1
clk(R)->clk(R)	2.904    -5.875/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__42_/D    1
clk(R)->clk(R)	2.894    -5.875/*        0.006/*         cpu2/myregFile/regfile_ram_reg_17__58_/D    1
clk(R)->clk(R)	3.144    -5.875/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_11__39_/D    1
clk(R)->clk(R)	3.455    -5.875/*        -0.555/*        cpu3/myregFile/regfile_ram_reg_31__49_/D    1
clk(R)->clk(R)	2.898    -5.874/*        0.002/*         cpu2/myregFile/regfile_ram_reg_19__43_/D    1
clk(R)->clk(R)	3.422    -5.874/*        -0.522/*        cpu3/myregFile/regfile_ram_reg_31__60_/D    1
clk(R)->clk(R)	2.907    -5.874/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_11__45_/D    1
clk(R)->clk(R)	3.157    -5.873/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_7__58_/D    1
clk(R)->clk(R)	2.968    -5.872/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_29__7_/D    1
clk(R)->clk(R)	2.890    -5.872/*        0.010/*         cpu2/myregFile/regfile_ram_reg_23__59_/D    1
clk(R)->clk(R)	2.733    */-5.872        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_35_/D    1
clk(R)->clk(R)	2.904    -5.871/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_25__59_/D    1
clk(R)->clk(R)	2.903    -5.871/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_5__41_/D    1
clk(R)->clk(R)	2.898    -5.871/*        0.002/*         cpu2/myregFile/regfile_ram_reg_17__59_/D    1
clk(R)->clk(R)	2.967    -5.871/*        -0.067/*        cpu3/myregFile/regfile_ram_reg_29__6_/D    1
clk(R)->clk(R)	3.444    -5.871/*        -0.544/*        cpu3/myregFile/regfile_ram_reg_31__50_/D    1
clk(R)->clk(R)	3.152    -5.871/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_7__60_/D    1
clk(R)->clk(R)	3.152    -5.871/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_7__51_/D    1
clk(R)->clk(R)	3.146    -5.870/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_3__41_/D    1
clk(R)->clk(R)	2.897    -5.870/*        0.003/*         cpu2/myregFile/regfile_ram_reg_23__58_/D    1
clk(R)->clk(R)	3.158    -5.870/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_15__39_/D    1
clk(R)->clk(R)	2.918    -5.870/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_17__43_/D    1
clk(R)->clk(R)	2.908    -5.870/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__46_/D    1
clk(R)->clk(R)	2.902    -5.870/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_29__45_/D    1
clk(R)->clk(R)	2.918    -5.870/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_23__46_/D    1
clk(R)->clk(R)	2.908    -5.869/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_29__42_/D    1
clk(R)->clk(R)	3.160    -5.869/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_27__35_/D    1
clk(R)->clk(R)	2.920    -5.869/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_17__60_/D    1
clk(R)->clk(R)	2.898    -5.869/*        0.002/*         cpu2/myregFile/regfile_ram_reg_9__45_/D    1
clk(R)->clk(R)	2.913    -5.869/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_5__57_/D    1
clk(R)->clk(R)	3.145    -5.868/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_20__45_/D    1
clk(R)->clk(R)	2.909    -5.868/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_13__45_/D    1
clk(R)->clk(R)	2.897    -5.868/*        0.003/*         cpu2/myregFile/regfile_ram_reg_19__47_/D    1
clk(R)->clk(R)	3.151    -5.868/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__41_/D    1
clk(R)->clk(R)	3.155    -5.868/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__62_/D    1
clk(R)->clk(R)	2.890    -5.868/*        0.010/*         cpu2/myregFile/regfile_ram_reg_23__44_/D    1
clk(R)->clk(R)	2.897    -5.868/*        0.003/*         cpu2/myregFile/regfile_ram_reg_29__41_/D    1
clk(R)->clk(R)	2.736    -5.868/*        0.164/*         nr/nic0/output_buffer_reg_50_/D    1
clk(R)->clk(R)	3.151    -5.868/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__58_/D    1
clk(R)->clk(R)	3.140    -5.867/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_20__42_/D    1
clk(R)->clk(R)	3.140    -5.867/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_15__36_/D    1
clk(R)->clk(R)	2.970    -5.867/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_30__7_/D    1
clk(R)->clk(R)	2.734    -5.867/*        0.166/*         nr/nic0/output_buffer_reg_57_/D    1
clk(R)->clk(R)	3.161    -5.867/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_17__36_/D    1
clk(R)->clk(R)	2.890    -5.867/*        0.010/*         cpu2/myregFile/regfile_ram_reg_19__59_/D    1
clk(R)->clk(R)	2.893    -5.867/*        0.007/*         cpu2/myregFile/regfile_ram_reg_11__41_/D    1
clk(R)->clk(R)	3.157    -5.866/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_19__33_/D    1
clk(R)->clk(R)	3.127    -5.866/*        -0.227/*        cpu0/myregFile/regfile_ram_reg_20__57_/D    1
clk(R)->clk(R)	3.472    -5.866/*        -0.572/*        cpu3/myregFile/regfile_ram_reg_31__3_/D    1
clk(R)->clk(R)	2.968    -5.866/*        -0.068/*        cpu3/myregFile/regfile_ram_reg_12__6_/D    1
clk(R)->clk(R)	3.147    -5.866/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_20__46_/D    1
clk(R)->clk(R)	3.141    -5.866/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_7__45_/D    1
clk(R)->clk(R)	2.910    -5.865/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__47_/D    1
clk(R)->clk(R)	2.905    -5.865/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__44_/D    1
clk(R)->clk(R)	2.984    -5.865/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_10__7_/D    1
clk(R)->clk(R)	3.143    -5.865/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_3__60_/D    1
clk(R)->clk(R)	2.900    -5.865/*        0.000/*         cpu2/myregFile/regfile_ram_reg_17__44_/D    1
clk(R)->clk(R)	3.150    -5.865/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__58_/D    1
clk(R)->clk(R)	3.146    -5.865/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_12__35_/D    1
clk(R)->clk(R)	3.147    -5.864/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_20__47_/D    1
clk(R)->clk(R)	3.032    -5.864/*        -0.132/*        cpu1/myregFile/regfile_ram_reg_5__7_/D    1
clk(R)->clk(R)	2.972    -5.864/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_12__7_/D    1
clk(R)->clk(R)	3.031    -5.864/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_15__7_/D    1
clk(R)->clk(R)	2.915    -5.863/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_23__60_/D    1
clk(R)->clk(R)	3.145    -5.863/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_12__50_/D    1
clk(R)->clk(R)	3.154    -5.863/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_13__62_/D    1
clk(R)->clk(R)	2.913    -5.863/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_5__56_/D    1
clk(R)->clk(R)	3.157    -5.863/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_20__63_/D    1
clk(R)->clk(R)	3.133    -5.862/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_20__56_/D    1
clk(R)->clk(R)	3.158    -5.862/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_27__36_/D    1
clk(R)->clk(R)	3.144    -5.862/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_15__33_/D    1
clk(R)->clk(R)	3.145    -5.862/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_15__32_/D    1
clk(R)->clk(R)	3.148    -5.862/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_15__35_/D    1
clk(R)->clk(R)	2.733    */-5.862        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_39_/D    1
clk(R)->clk(R)	3.157    -5.861/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_20__61_/D    1
clk(R)->clk(R)	3.152    -5.861/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_7__63_/D    1
clk(R)->clk(R)	3.150    -5.861/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_13__61_/D    1
clk(R)->clk(R)	3.159    -5.860/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__61_/D    1
clk(R)->clk(R)	3.136    -5.860/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_20__43_/D    1
clk(R)->clk(R)	3.148    -5.860/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_29__33_/D    1
clk(R)->clk(R)	2.744    -5.860/*        0.156/*         nr/nic0/output_buffer_reg_62_/D    1
clk(R)->clk(R)	3.149    -5.860/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_17__32_/D    1
clk(R)->clk(R)	2.914    -5.860/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_27__56_/D    1
clk(R)->clk(R)	2.929    -5.860/*        -0.029/*        cpu2/myregFile/regfile_ram_reg_29__56_/D    1
clk(R)->clk(R)	3.136    -5.860/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_20__59_/D    1
clk(R)->clk(R)	3.154    -5.859/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_20__62_/D    1
clk(R)->clk(R)	3.163    -5.859/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_20__44_/D    1
clk(R)->clk(R)	3.166    -5.859/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_20__60_/D    1
clk(R)->clk(R)	2.979    -5.858/*        -0.079/*        cpu3/myregFile/regfile_ram_reg_30__6_/D    1
clk(R)->clk(R)	3.448    -5.858/*        -0.548/*        cpu3/myregFile/regfile_ram_reg_31__39_/D    1
clk(R)->clk(R)	3.158    -5.858/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_20__58_/D    1
clk(R)->clk(R)	2.749    -5.858/*        0.151/*         nr/nic0/output_buffer_reg_49_/D    1
clk(R)->clk(R)	2.893    -5.858/*        0.007/*         cpu2/myregFile/regfile_ram_reg_27__41_/D    1
clk(R)->clk(R)	3.155    -5.858/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_13__60_/D    1
clk(R)->clk(R)	3.147    -5.857/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_12__38_/D    1
clk(R)->clk(R)	2.901    -5.857/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_9__41_/D    1
clk(R)->clk(R)	2.745    -5.857/*        0.155/*         nr/nic0/output_buffer_reg_47_/D    1
clk(R)->clk(R)	3.041    -5.857/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_5__6_/D    1
clk(R)->clk(R)	2.745    -5.857/*        0.155/*         nr/nic0/output_buffer_reg_63_/D    1
clk(R)->clk(R)	2.893    -5.857/*        0.007/*         cpu2/myregFile/regfile_ram_reg_25__41_/D    1
clk(R)->clk(R)	3.154    -5.857/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_12__36_/D    1
clk(R)->clk(R)	3.039    -5.856/*        -0.139/*        cpu1/myregFile/regfile_ram_reg_27__7_/D    1
clk(R)->clk(R)	3.148    -5.856/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_12__54_/D    1
clk(R)->clk(R)	2.733    */-5.856        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_36_/D    1
clk(R)->clk(R)	2.997    -5.856/*        -0.097/*        cpu3/myregFile/regfile_ram_reg_10__6_/D    1
clk(R)->clk(R)	3.139    -5.855/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_20__40_/D    1
clk(R)->clk(R)	2.973    -5.855/*        -0.073/*        cpu3/myregFile/regfile_ram_reg_4__7_/D    1
clk(R)->clk(R)	2.909    -5.855/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_11__57_/D    1
clk(R)->clk(R)	2.904    -5.855/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_19__58_/D    1
clk(R)->clk(R)	3.154    -5.855/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_7__44_/D    1
clk(R)->clk(R)	2.917    -5.855/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_19__60_/D    1
clk(R)->clk(R)	2.909    -5.854/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_27__42_/D    1
clk(R)->clk(R)	2.743    -5.854/*        0.157/*         nr/nic0/output_buffer_reg_58_/D    1
clk(R)->clk(R)	3.166    -5.854/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_20__41_/D    1
clk(R)->clk(R)	2.733    */-5.854        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_61_/D    1
clk(R)->clk(R)	2.733    */-5.854        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_47_/D    1
clk(R)->clk(R)	2.746    -5.854/*        0.154/*         nr/nic0/output_buffer_reg_61_/D    1
clk(R)->clk(R)	2.908    -5.853/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_13__41_/D    1
clk(R)->clk(R)	2.733    */-5.853        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_60_/D    1
clk(R)->clk(R)	2.906    -5.853/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_9__57_/D    1
clk(R)->clk(R)	2.904    -5.853/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_27__45_/D    1
clk(R)->clk(R)	3.154    -5.852/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_3__62_/D    1
clk(R)->clk(R)	2.906    -5.852/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_9__56_/D    1
clk(R)->clk(R)	3.050    -5.852/*        -0.150/*        cpu1/myregFile/regfile_ram_reg_15__6_/D    1
clk(R)->clk(R)	2.900    -5.852/*        0.000/*         cpu2/myregFile/regfile_ram_reg_3__51_/D    1
clk(R)->clk(R)	3.148    -5.851/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_11__32_/D    1
clk(R)->clk(R)	3.152    -5.851/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_13__63_/D    1
clk(R)->clk(R)	3.148    -5.851/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_11__35_/D    1
clk(R)->clk(R)	3.150    -5.851/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_12__53_/D    1
clk(R)->clk(R)	2.918    -5.851/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_9__42_/D    1
clk(R)->clk(R)	2.903    -5.850/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_21__38_/D    1
clk(R)->clk(R)	3.158    -5.850/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_3__61_/D    1
clk(R)->clk(R)	3.149    -5.850/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_11__33_/D    1
clk(R)->clk(R)	3.030    -5.850/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_7__7_/D    1
clk(R)->clk(R)	3.030    -5.850/*        -0.130/*        cpu1/myregFile/regfile_ram_reg_7__6_/D    1
clk(R)->clk(R)	3.147    -5.850/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_3__44_/D    1
clk(R)->clk(R)	2.914    -5.849/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_29__57_/D    1
clk(R)->clk(R)	2.980    -5.848/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_4__6_/D    1
clk(R)->clk(R)	2.908    -5.848/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_13__56_/D    1
clk(R)->clk(R)	3.152    -5.848/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_3__63_/D    1
clk(R)->clk(R)	3.483    -5.848/*        -0.583/*        cpu3/myregFile/regfile_ram_reg_31__2_/D    1
clk(R)->clk(R)	3.150    -5.848/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_15__51_/D    1
clk(R)->clk(R)	3.033    -5.848/*        -0.133/*        cpu1/myregFile/regfile_ram_reg_19__7_/D    1
clk(R)->clk(R)	3.155    -5.847/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_11__36_/D    1
clk(R)->clk(R)	3.141    -5.847/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_3__45_/D    1
clk(R)->clk(R)	3.156    -5.847/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_11__51_/D    1
clk(R)->clk(R)	3.146    -5.847/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_18__36_/D    1
clk(R)->clk(R)	2.908    -5.847/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__44_/D    1
clk(R)->clk(R)	3.140    -5.847/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_18__38_/D    1
clk(R)->clk(R)	3.031    -5.847/*        -0.131/*        cpu1/myregFile/regfile_ram_reg_13__7_/D    1
clk(R)->clk(R)	2.898    -5.847/*        0.002/*         cpu2/myregFile/regfile_ram_reg_21__33_/D    1
clk(R)->clk(R)	2.916    -5.846/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_11__56_/D    1
clk(R)->clk(R)	3.146    -5.846/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_18__35_/D    1
clk(R)->clk(R)	3.144    -5.846/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_1__50_/D    1
clk(R)->clk(R)	2.917    -5.846/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_25__56_/D    1
clk(R)->clk(R)	2.913    -5.846/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_13__57_/D    1
clk(R)->clk(R)	2.909    -5.846/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_3__39_/D    1
clk(R)->clk(R)	3.154    -5.846/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_19__32_/D    1
clk(R)->clk(R)	3.141    -5.846/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_7__46_/D    1
clk(R)->clk(R)	2.733    */-5.846        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_59_/D    1
clk(R)->clk(R)	3.147    -5.845/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_13__45_/D    1
clk(R)->clk(R)	3.159    -5.845/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_25__48_/D    1
clk(R)->clk(R)	2.905    -5.845/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__45_/D    1
clk(R)->clk(R)	3.150    -5.845/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_7__47_/D    1
clk(R)->clk(R)	2.906    -5.844/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_27__57_/D    1
clk(R)->clk(R)	3.144    -5.844/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_18__54_/D    1
clk(R)->clk(R)	3.150    -5.844/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_29__32_/D    1
clk(R)->clk(R)	2.971    -5.843/*        -0.071/*        cpu3/myregFile/regfile_ram_reg_20__7_/D    1
clk(R)->clk(R)	3.153    -5.843/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__44_/D    1
clk(R)->clk(R)	2.899    -5.843/*        0.001/*         cpu2/myregFile/regfile_ram_reg_17__41_/D    1
clk(R)->clk(R)	2.969    -5.843/*        -0.069/*        cpu3/myregFile/regfile_ram_reg_20__6_/D    1
clk(R)->clk(R)	3.148    -5.843/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_25__37_/D    1
clk(R)->clk(R)	3.148    -5.842/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_21__34_/D    1
clk(R)->clk(R)	2.911    -5.842/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_25__42_/D    1
clk(R)->clk(R)	2.909    -5.842/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_21__35_/D    1
clk(R)->clk(R)	3.061    -5.842/*        -0.161/*        cpu1/myregFile/regfile_ram_reg_27__6_/D    1
clk(R)->clk(R)	3.150    -5.842/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_18__50_/D    1
clk(R)->clk(R)	3.146    -5.841/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_1__53_/D    1
clk(R)->clk(R)	2.900    -5.841/*        0.000/*         cpu2/myregFile/regfile_ram_reg_3__52_/D    1
clk(R)->clk(R)	2.911    -5.841/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_17__45_/D    1
clk(R)->clk(R)	3.149    -5.841/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_27__33_/D    1
clk(R)->clk(R)	3.146    -5.841/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_4__53_/D    1
clk(R)->clk(R)	2.900    -5.840/*        0.000/*         cpu2/myregFile/regfile_ram_reg_6__52_/D    1
clk(R)->clk(R)	3.136    -5.840/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_7__59_/D    1
clk(R)->clk(R)	3.148    -5.840/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_4__38_/D    1
clk(R)->clk(R)	2.897    -5.840/*        0.003/*         cpu2/myregFile/regfile_ram_reg_25__17_/D    1
clk(R)->clk(R)	2.901    -5.840/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_3__55_/D    1
clk(R)->clk(R)	3.144    -5.840/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_1__37_/D    1
clk(R)->clk(R)	3.159    -5.839/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_25__52_/D    1
clk(R)->clk(R)	2.897    -5.839/*        0.003/*         cpu2/myregFile/regfile_ram_reg_25__20_/D    1
clk(R)->clk(R)	3.146    -5.839/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_1__54_/D    1
clk(R)->clk(R)	3.165    -5.839/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_25__49_/D    1
clk(R)->clk(R)	3.041    -5.839/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_13__6_/D    1
clk(R)->clk(R)	2.903    -5.839/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_3__37_/D    1
clk(R)->clk(R)	2.902    -5.839/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_23__42_/D    1
clk(R)->clk(R)	2.977    -5.839/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_28__7_/D    1
clk(R)->clk(R)	2.905    -5.838/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_17__57_/D    1
clk(R)->clk(R)	2.905    -5.838/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_3__34_/D    1
clk(R)->clk(R)	3.162    -5.838/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_25__55_/D    1
clk(R)->clk(R)	3.150    -5.838/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_4__54_/D    1
clk(R)->clk(R)	2.905    -5.837/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_17__42_/D    1
clk(R)->clk(R)	3.167    -5.836/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_25__34_/D    1
clk(R)->clk(R)	3.150    -5.836/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_1__48_/D    1
clk(R)->clk(R)	2.733    */-5.836        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_41_/D    1
clk(R)->clk(R)	2.918    -5.836/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_21__36_/D    1
clk(R)->clk(R)	3.155    -5.836/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_1__34_/D    1
clk(R)->clk(R)	3.150    -5.836/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_18__53_/D    1
clk(R)->clk(R)	2.917    -5.836/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_21__50_/D    1
clk(R)->clk(R)	3.035    -5.835/*        -0.135/*        cpu1/myregFile/regfile_ram_reg_11__6_/D    1
clk(R)->clk(R)	2.916    -5.835/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_25__57_/D    1
clk(R)->clk(R)	3.145    -5.835/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_15__41_/D    1
clk(R)->clk(R)	2.910    -5.835/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_21__32_/D    1
clk(R)->clk(R)	2.897    -5.835/*        0.003/*         cpu2/myregFile/regfile_ram_reg_27__17_/D    1
clk(R)->clk(R)	3.151    -5.835/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_12__37_/D    1
clk(R)->clk(R)	3.141    -5.835/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_18__37_/D    1
clk(R)->clk(F)	1.570    -5.835/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(R)	2.897    -5.835/*        0.003/*         cpu2/myregFile/regfile_ram_reg_27__16_/D    1
clk(R)->clk(R)	2.917    -5.835/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_21__48_/D    1
clk(R)->clk(R)	3.154    -5.834/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_21__55_/D    1
clk(R)->clk(R)	2.910    -5.834/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_6__37_/D    1
clk(R)->clk(R)	3.051    -5.834/*        -0.151/*        cpu1/myregFile/regfile_ram_reg_19__6_/D    1
clk(R)->clk(R)	2.899    -5.834/*        0.001/*         cpu2/myregFile/regfile_ram_reg_6__33_/D    1
clk(R)->clk(R)	3.446    -5.834/*        -0.546/*        cpu3/myregFile/regfile_ram_reg_31__35_/D    1
clk(R)->clk(R)	3.153    -5.834/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_21__37_/D    1
clk(R)->clk(R)	3.153    -5.834/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_4__50_/D    1
clk(R)->clk(R)	3.132    -5.834/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_3__59_/D    1
clk(R)->clk(R)	3.141    -5.834/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_7__56_/D    1
clk(R)->clk(F)	1.570    -5.834/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_59_/D    1
clk(R)->clk(R)	2.919    -5.833/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_23__45_/D    1
clk(R)->clk(R)	3.153    -5.833/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_21__52_/D    1
clk(R)->clk(R)	3.150    -5.833/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__60_/D    1
clk(R)->clk(R)	2.899    -5.833/*        0.001/*         cpu2/myregFile/regfile_ram_reg_27__22_/D    1
clk(R)->clk(R)	3.155    -5.833/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_3__47_/D    1
clk(R)->clk(R)	3.142    -5.833/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_7__42_/D    1
clk(R)->clk(R)	3.146    -5.833/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_4__35_/D    1
clk(R)->clk(R)	3.038    -5.833/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_11__7_/D    1
clk(R)->clk(R)	3.151    -5.833/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_1__49_/D    1
clk(R)->clk(R)	3.138    -5.833/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_3__46_/D    1
clk(R)->clk(R)	2.733    */-5.832        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_62_/D    1
clk(R)->clk(R)	2.901    -5.832/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_25__22_/D    1
clk(R)->clk(R)	2.911    -5.832/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_6__55_/D    1
clk(R)->clk(R)	3.160    -5.832/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_21__48_/D    1
clk(R)->clk(R)	2.903    -5.832/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_25__16_/D    1
clk(R)->clk(F)	1.570    -5.832/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_17_/D    1
clk(R)->clk(R)	3.138    -5.832/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_27__32_/D    1
clk(R)->clk(R)	2.985    -5.832/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_28__6_/D    1
clk(R)->clk(R)	2.905    -5.832/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_23__56_/D    1
clk(R)->clk(R)	2.905    -5.832/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_25__19_/D    1
clk(R)->clk(R)	2.904    -5.832/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_23__41_/D    1
clk(R)->clk(F)	1.571    -5.832/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_6_/D    1
clk(R)->clk(R)	2.938    -5.832/*        -0.038/*        cpu0/myregFile/regfile_ram_reg_31__12_/D    1
clk(R)->clk(F)	1.570    -5.832/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_3_/D    1
clk(R)->clk(R)	2.903    -5.832/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_27__20_/D    1
clk(R)->clk(F)	1.570    -5.831/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_2_/D    1
clk(R)->clk(R)	2.918    -5.831/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_21__53_/D    1
clk(R)->clk(R)	3.154    -5.831/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_13__47_/D    1
clk(R)->clk(F)	1.571    -5.831/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_26_/D    1
clk(R)->clk(R)	3.150    -5.831/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_4__36_/D    1
clk(R)->clk(R)	2.904    -5.830/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_19__42_/D    1
clk(R)->clk(R)	3.142    -5.830/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_13__46_/D    1
clk(R)->clk(F)	1.571    -5.830/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_20_/D    1
clk(R)->clk(F)	1.570    -5.830/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_31_/D    1
clk(R)->clk(F)	1.570    -5.830/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_5_/D    1
clk(R)->clk(R)	3.156    -5.830/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_25__53_/D    1
clk(R)->clk(F)	1.570    -5.830/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_58_/D    1
clk(R)->clk(R)	3.152    -5.829/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_1__52_/D    1
clk(R)->clk(F)	1.571    -5.829/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_62_/D    1
clk(R)->clk(R)	2.905    -5.829/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_27__19_/D    1
clk(R)->clk(F)	1.571    -5.829/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_25_/D    1
clk(R)->clk(R)	2.898    -5.829/*        0.002/*         cpu2/myregFile/regfile_ram_reg_11__17_/D    1
clk(R)->clk(R)	2.900    -5.828/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_17__18_/D    1
clk(R)->clk(R)	2.897    -5.828/*        0.003/*         cpu2/myregFile/regfile_ram_reg_3__33_/D    1
clk(R)->clk(R)	3.131    -5.828/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_13__56_/D    1
clk(R)->clk(R)	3.152    -5.828/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_15__58_/D    1
clk(R)->clk(R)	3.164    -5.828/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_21__49_/D    1
clk(R)->clk(R)	2.914    -5.828/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_17__56_/D    1
clk(R)->clk(R)	2.923    -5.827/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_21__54_/D    1
clk(R)->clk(R)	2.904    -5.827/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_6__63_/D    1
clk(R)->clk(F)	1.571    -5.827/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_44_/D    1
clk(R)->clk(R)	2.918    -5.827/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_6__34_/D    1
clk(R)->clk(R)	2.900    -5.827/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_11__20_/D    1
clk(R)->clk(R)	3.157    -5.827/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_25__54_/D    1
clk(R)->clk(R)	2.901    -5.827/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_1__36_/D    1
clk(R)->clk(F)	1.570    -5.827/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_1_/D    1
clk(R)->clk(R)	2.892    -5.826/*        0.008/*         cpu2/myregFile/regfile_ram_reg_27__3_/D    1
clk(R)->clk(R)	2.904    -5.826/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_6__61_/D    1
clk(R)->clk(R)	3.442    -5.826/*        -0.542/*        cpu3/myregFile/regfile_ram_reg_31__36_/D    1
clk(R)->clk(F)	1.571    -5.826/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_47_/D    1
clk(R)->clk(R)	2.911    -5.826/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_6__49_/D    1
clk(R)->clk(F)	1.572    -5.826/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_43_/D    1
clk(R)->clk(R)	2.910    -5.826/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_9__20_/D    1
clk(R)->clk(R)	2.916    -5.826/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_19__45_/D    1
clk(R)->clk(R)	3.151    -5.826/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_19__61_/D    1
clk(R)->clk(R)	2.899    -5.825/*        0.001/*         cpu2/myregFile/regfile_ram_reg_23__19_/D    1
clk(R)->clk(R)	2.906    -5.825/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_25__18_/D    1
clk(R)->clk(F)	1.572    -5.825/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_46_/D    1
clk(R)->clk(R)	2.901    -5.825/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_11__19_/D    1
clk(R)->clk(R)	2.905    -5.825/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_17__19_/D    1
clk(R)->clk(R)	3.141    -5.825/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_13__59_/D    1
clk(R)->clk(R)	2.915    -5.824/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_23__57_/D    1
clk(R)->clk(R)	2.900    -5.824/*        0.000/*         cpu2/myregFile/regfile_ram_reg_6__32_/D    1
clk(R)->clk(R)	2.912    -5.824/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_25__1_/D    1
clk(R)->clk(R)	2.907    -5.824/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_17__20_/D    1
clk(R)->clk(F)	1.572    -5.824/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_42_/D    1
clk(R)->clk(F)	1.570    -5.824/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_0_/D    1
clk(R)->clk(R)	2.914    -5.824/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_9__1_/D    1
clk(R)->clk(F)	1.571    -5.824/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_18_/D    1
clk(R)->clk(R)	3.144    -5.823/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_19__45_/D    1
clk(R)->clk(R)	3.154    -5.823/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_19__41_/D    1
clk(R)->clk(R)	3.142    -5.823/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_28__36_/D    1
clk(R)->clk(R)	2.904    -5.823/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_19__41_/D    1
clk(R)->clk(R)	2.948    -5.823/*        -0.048/*        cpu0/myregFile/regfile_ram_reg_31__8_/D    1
clk(R)->clk(R)	3.139    -5.823/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_7__57_/D    1
clk(R)->clk(R)	3.152    -5.823/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_15__60_/D    1
clk(R)->clk(R)	2.909    -5.823/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_17__16_/D    1
clk(R)->clk(R)	2.913    -5.823/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_9__19_/D    1
clk(R)->clk(R)	3.143    -5.823/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_19__42_/D    1
clk(R)->clk(F)	1.571    -5.822/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.822/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_16_/D    1
clk(R)->clk(R)	3.154    -5.822/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_19__63_/D    1
clk(R)->clk(R)	3.128    -5.822/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_13__57_/D    1
clk(R)->clk(R)	3.158    -5.822/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_25__50_/D    1
clk(R)->clk(R)	3.149    -5.822/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_19__44_/D    1
clk(R)->clk(R)	2.903    -5.822/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_13__20_/D    1
clk(R)->clk(F)	1.571    -5.822/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(R)	3.149    -5.822/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_19__62_/D    1
clk(R)->clk(R)	3.143    -5.822/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_4__33_/D    1
clk(R)->clk(R)	2.908    -5.822/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_9__16_/D    1
clk(R)->clk(R)	3.157    -5.822/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_21__54_/D    1
clk(R)->clk(R)	2.904    -5.821/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_9__22_/D    1
clk(R)->clk(R)	2.733    */-5.821        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_63_/D    1
clk(R)->clk(R)	2.908    -5.821/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_27__18_/D    1
clk(R)->clk(R)	2.890    -5.821/*        0.010/*         cpu2/myregFile/regfile_ram_reg_25__3_/D    1
clk(R)->clk(R)	2.900    -5.821/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_11__16_/D    1
clk(R)->clk(R)	3.128    -5.821/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_7__40_/D    1
clk(R)->clk(F)	1.570    -5.821/*        0.130/*         nr/router_ring/r1/cwo/cwdo_reg_4_/D    1
clk(R)->clk(R)	2.903    -5.821/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_21__55_/D    1
clk(R)->clk(R)	3.148    -5.821/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_4__32_/D    1
clk(R)->clk(R)	2.939    -5.821/*        -0.039/*        cpu0/myregFile/regfile_ram_reg_31__11_/D    1
clk(R)->clk(F)	1.588    -5.820/*        0.112/*         nr/router_ring/r1/cwo/cwdo_reg_10_/D    1
clk(R)->clk(R)	2.904    -5.820/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_15__51_/D    1
clk(R)->clk(R)	2.906    -5.820/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_23__16_/D    1
clk(R)->clk(R)	2.909    -5.820/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_17__22_/D    1
clk(R)->clk(F)	1.571    -5.820/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_19_/D    1
clk(R)->clk(R)	3.038    -5.820/*        -0.138/*        cpu1/myregFile/regfile_ram_reg_3__7_/D    1
clk(R)->clk(R)	3.148    -5.820/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_1__55_/D    1
clk(R)->clk(R)	3.162    -5.820/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_15__62_/D    1
clk(R)->clk(R)	2.905    -5.820/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__1_/D    1
clk(R)->clk(F)	1.582    -5.820/*        0.118/*         nr/router_ring/r1/cwo/cwdo_reg_7_/D    1
clk(R)->clk(R)	3.137    -5.820/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_3__56_/D    1
clk(R)->clk(R)	2.900    -5.820/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_6__40_/D    1
clk(R)->clk(R)	2.913    -5.820/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_27__1_/D    1
clk(R)->clk(R)	2.733    */-5.820        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_43_/D    1
clk(R)->clk(F)	1.571    -5.820/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_28_/D    1
clk(R)->clk(R)	3.146    -5.819/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_28__35_/D    1
clk(R)->clk(R)	3.446    -5.819/*        -0.546/*        cpu3/myregFile/regfile_ram_reg_31__51_/D    1
clk(R)->clk(F)	1.588    -5.819/*        0.112/*         nr/router_ring/r1/cwo/cwdo_reg_9_/D    1
clk(R)->clk(R)	3.144    -5.819/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_19__47_/D    1
clk(R)->clk(R)	2.916    -5.819/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_9__23_/D    1
clk(R)->clk(R)	3.151    -5.819/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_15__61_/D    1
clk(R)->clk(R)	2.903    -5.819/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_1__54_/D    1
clk(R)->clk(R)	3.041    -5.819/*        -0.141/*        cpu1/myregFile/regfile_ram_reg_3__6_/D    1
clk(R)->clk(R)	2.900    -5.819/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_7__37_/D    1
clk(R)->clk(R)	2.905    -5.819/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_15__39_/D    1
clk(R)->clk(F)	1.571    -5.819/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_24_/D    1
clk(R)->clk(R)	2.906    -5.819/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_31__55_/D    1
clk(R)->clk(R)	3.158    -5.818/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_21__53_/D    1
clk(R)->clk(R)	2.904    -5.818/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__22_/D    1
clk(R)->clk(R)	2.911    -5.818/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_19__57_/D    1
clk(R)->clk(R)	2.893    -5.818/*        0.007/*         cpu2/myregFile/regfile_ram_reg_6__43_/D    1
clk(R)->clk(R)	2.908    -5.818/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_21__34_/D    1
clk(R)->clk(R)	2.910    -5.818/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_25__23_/D    1
clk(R)->clk(R)	2.906    -5.818/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_19__19_/D    1
clk(R)->clk(R)	3.142    -5.818/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_28__38_/D    1
clk(R)->clk(R)	3.150    -5.818/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_18__39_/D    1
clk(R)->clk(R)	2.900    -5.817/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_13__16_/D    1
clk(R)->clk(R)	2.897    -5.817/*        0.003/*         cpu2/myregFile/regfile_ram_reg_6__39_/D    1
clk(R)->clk(R)	2.893    -5.817/*        0.007/*         cpu2/myregFile/regfile_ram_reg_8__33_/D    1
clk(R)->clk(R)	2.906    -5.817/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_9__18_/D    1
clk(R)->clk(R)	3.143    -5.817/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_25__39_/D    1
clk(R)->clk(R)	3.156    -5.817/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_12__49_/D    1
clk(R)->clk(R)	3.144    -5.817/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_7__43_/D    1
clk(R)->clk(R)	2.898    -5.817/*        0.002/*         cpu2/myregFile/regfile_ram_reg_5__19_/D    1
clk(R)->clk(R)	2.908    -5.817/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_23__22_/D    1
clk(R)->clk(R)	2.910    -5.816/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__17_/D    1
clk(R)->clk(R)	2.894    -5.816/*        0.006/*         cpu2/myregFile/regfile_ram_reg_7__33_/D    1
clk(R)->clk(R)	2.913    -5.816/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_1__50_/D    1
clk(R)->clk(F)	1.571    -5.816/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_30_/D    1
clk(R)->clk(R)	3.156    -5.816/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_3__22_/D    1
clk(R)->clk(R)	2.904    -5.816/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_13__19_/D    1
clk(R)->clk(R)	2.904    -5.816/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_15__49_/D    1
clk(R)->clk(F)	1.571    -5.816/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_60_/D    1
clk(R)->clk(R)	3.140    -5.816/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_19__46_/D    1
clk(R)->clk(R)	3.146    -5.816/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_28__50_/D    1
clk(R)->clk(R)	3.147    -5.816/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_21__50_/D    1
clk(R)->clk(R)	2.902    -5.816/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__55_/D    1
clk(R)->clk(R)	2.917    -5.816/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_17__17_/D    1
clk(R)->clk(F)	1.571    -5.816/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_51_/D    1
clk(R)->clk(R)	2.902    -5.816/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_1__32_/D    1
clk(R)->clk(R)	2.908    -5.815/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__22_/D    1
clk(R)->clk(F)	1.575    -5.815/*        0.125/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(R)	2.903    -5.815/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_27__5_/D    1
clk(R)->clk(R)	2.892    -5.815/*        0.008/*         cpu2/myregFile/regfile_ram_reg_7__32_/D    1
clk(R)->clk(R)	2.895    -5.815/*        0.005/*         cpu2/myregFile/regfile_ram_reg_9__3_/D    1
clk(R)->clk(R)	2.902    -5.815/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_5__17_/D    1
clk(R)->clk(R)	3.148    -5.815/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_18__48_/D    1
clk(R)->clk(R)	2.913    -5.815/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_23__20_/D    1
clk(R)->clk(R)	3.127    -5.815/*        -0.227/*        cpu0/myregFile/regfile_ram_reg_3__57_/D    1
clk(R)->clk(R)	2.905    -5.815/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_6__36_/D    1
clk(R)->clk(R)	2.922    -5.814/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_9__17_/D    1
clk(R)->clk(R)	2.915    -5.814/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_1__38_/D    1
clk(R)->clk(R)	2.953    -5.814/*        -0.053/*        cpu0/myregFile/regfile_ram_reg_31__13_/D    1
clk(R)->clk(F)	1.589    -5.814/*        0.111/*         nr/router_ring/r1/cwo/cwdo_reg_13_/D    1
clk(R)->clk(R)	2.908    -5.814/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_27__0_/D    1
clk(R)->clk(R)	2.908    -5.814/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_13__17_/D    1
clk(R)->clk(R)	2.900    -5.814/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_26__52_/D    1
clk(R)->clk(R)	2.915    -5.814/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_1__48_/D    1
clk(R)->clk(R)	3.152    -5.814/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_11__41_/D    1
clk(R)->clk(R)	3.160    -5.814/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_1__38_/D    1
clk(R)->clk(F)	1.590    -5.814/*        0.110/*         nr/router_ring/r1/cwo/cwdo_reg_41_/D    1
clk(R)->clk(R)	2.915    -5.813/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_11__1_/D    1
clk(R)->clk(R)	2.912    -5.813/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_19__16_/D    1
clk(R)->clk(R)	3.153    -5.813/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_11__58_/D    1
clk(R)->clk(R)	2.919    -5.813/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_1__35_/D    1
clk(R)->clk(R)	2.922    -5.813/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_21__37_/D    1
clk(R)->clk(R)	2.906    -5.813/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_5__20_/D    1
clk(R)->clk(F)	1.571    -5.812/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.812/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_22_/D    1
clk(R)->clk(R)	3.173    -5.812/*        -0.273/*        cpu0/myregFile/regfile_ram_reg_19__58_/D    1
clk(R)->clk(R)	3.157    -5.812/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_27__16_/D    1
clk(R)->clk(R)	2.927    -5.812/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_3__49_/D    1
clk(R)->clk(R)	2.910    -5.812/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_19__18_/D    1
clk(R)->clk(R)	2.907    -5.812/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_6__62_/D    1
clk(R)->clk(R)	2.918    -5.812/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_11__23_/D    1
clk(R)->clk(R)	3.150    -5.812/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_3__42_/D    1
clk(R)->clk(R)	2.920    -5.811/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_6__46_/D    1
clk(R)->clk(R)	3.163    -5.811/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_3__18_/D    1
clk(R)->clk(F)	1.592    -5.811/*        0.108/*         nr/router_ring/r1/cwo/cwdo_reg_15_/D    1
clk(R)->clk(R)	2.915    -5.811/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_19__20_/D    1
clk(R)->clk(F)	1.592    -5.811/*        0.108/*         nr/router_ring/r1/cwo/cwdo_reg_40_/D    1
clk(R)->clk(R)	2.908    -5.811/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_15__52_/D    1
clk(R)->clk(R)	3.159    -5.811/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_27__18_/D    1
clk(R)->clk(R)	2.893    -5.811/*        0.007/*         cpu2/myregFile/regfile_ram_reg_26__32_/D    1
clk(R)->clk(R)	3.133    -5.811/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_19__56_/D    1
clk(R)->clk(R)	3.162    -5.811/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_27__22_/D    1
clk(R)->clk(R)	2.906    -5.811/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_26__55_/D    1
clk(R)->clk(R)	3.152    -5.811/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_21__38_/D    1
clk(R)->clk(R)	2.904    -5.811/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_1__33_/D    1
clk(R)->clk(R)	2.907    -5.810/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_26__34_/D    1
clk(R)->clk(R)	2.923    -5.810/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_6__60_/D    1
clk(R)->clk(R)	2.911    -5.810/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_27__21_/D    1
clk(R)->clk(R)	2.912    -5.810/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_19__1_/D    1
clk(R)->clk(R)	3.157    -5.810/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_15__18_/D    1
clk(R)->clk(R)	3.161    -5.810/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_3__16_/D    1
clk(R)->clk(F)	1.572    -5.810/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_23_/D    1
clk(R)->clk(R)	2.902    -5.810/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_26__49_/D    1
clk(R)->clk(R)	2.894    -5.810/*        0.006/*         cpu2/myregFile/regfile_ram_reg_25__0_/D    1
clk(R)->clk(R)	2.913    -5.810/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_23__18_/D    1
clk(R)->clk(R)	3.154    -5.810/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_27__20_/D    1
clk(R)->clk(R)	2.900    -5.810/*        0.000/*         cpu2/myregFile/regfile_ram_reg_8__39_/D    1
clk(R)->clk(R)	3.153    -5.810/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_15__63_/D    1
clk(R)->clk(R)	2.906    -5.810/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_25__5_/D    1
clk(R)->clk(R)	2.917    -5.809/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_19__17_/D    1
clk(R)->clk(R)	3.157    -5.809/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_3__19_/D    1
clk(R)->clk(R)	2.902    -5.809/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_9__0_/D    1
clk(R)->clk(R)	2.908    -5.809/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_21__52_/D    1
clk(R)->clk(F)	1.571    -5.809/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_36_/D    1
clk(R)->clk(R)	3.141    -5.809/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_19__59_/D    1
clk(R)->clk(F)	1.593    -5.809/*        0.107/*         nr/router_ring/r1/cwo/cwdo_reg_12_/D    1
clk(R)->clk(R)	2.915    -5.809/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_3__32_/D    1
clk(R)->clk(R)	3.149    -5.809/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_18__55_/D    1
clk(R)->clk(R)	2.919    -5.809/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_1__53_/D    1
clk(R)->clk(F)	1.571    -5.809/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_52_/D    1
clk(R)->clk(R)	2.908    -5.809/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_5__1_/D    1
clk(R)->clk(R)	2.912    -5.808/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_9__5_/D    1
clk(R)->clk(F)	1.592    -5.808/*        0.108/*         nr/router_ring/r1/cwo/cwdo_reg_29_/D    1
clk(R)->clk(R)	2.904    -5.808/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__5_/D    1
clk(R)->clk(F)	1.593    -5.808/*        0.107/*         nr/router_ring/r1/cwo/cwdo_reg_11_/D    1
clk(R)->clk(R)	2.911    -5.808/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_11__18_/D    1
clk(R)->clk(R)	2.907    -5.808/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_6__51_/D    1
clk(R)->clk(R)	2.907    -5.808/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_26__37_/D    1
clk(R)->clk(R)	2.915    -5.808/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_15__37_/D    1
clk(R)->clk(R)	2.913    -5.808/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_25__21_/D    1
clk(R)->clk(R)	2.912    -5.808/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_9__21_/D    1
clk(R)->clk(R)	2.955    -5.808/*        -0.055/*        cpu0/myregFile/regfile_ram_reg_31__27_/D    1
clk(R)->clk(R)	2.915    -5.808/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_23__1_/D    1
clk(R)->clk(R)	2.913    -5.808/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_19__56_/D    1
clk(R)->clk(R)	2.892    -5.808/*        0.008/*         cpu2/myregFile/regfile_ram_reg_8__32_/D    1
clk(R)->clk(R)	2.903    -5.807/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_3__35_/D    1
clk(R)->clk(R)	3.172    -5.807/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_12__52_/D    1
clk(R)->clk(R)	3.158    -5.807/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_11__62_/D    1
clk(R)->clk(R)	3.158    -5.807/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_25__38_/D    1
clk(R)->clk(F)	1.572    -5.807/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_32_/D    1
clk(R)->clk(R)	2.892    -5.807/*        0.008/*         cpu2/myregFile/regfile_ram_reg_17__3_/D    1
clk(R)->clk(F)	1.571    -5.807/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_34_/D    1
clk(R)->clk(F)	1.571    -5.807/*        0.129/*         nr/router_ring/r1/cwo/cwdo_reg_39_/D    1
clk(R)->clk(R)	2.903    -5.807/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_6__54_/D    1
clk(R)->clk(R)	2.910    -5.806/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_13__22_/D    1
clk(R)->clk(R)	2.905    -5.806/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_8__55_/D    1
clk(R)->clk(R)	2.921    -5.806/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_17__1_/D    1
clk(R)->clk(R)	2.919    -5.806/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_13__23_/D    1
clk(R)->clk(R)	2.733    */-5.806        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_56_/D    1
clk(R)->clk(R)	3.150    -5.806/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_11__16_/D    1
clk(R)->clk(R)	3.148    -5.806/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_3__4_/D    1
clk(R)->clk(R)	2.920    -5.806/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_15__55_/D    1
clk(R)->clk(F)	1.593    -5.806/*        0.107/*         nr/router_ring/r1/cwo/cwdo_reg_14_/D    1
clk(R)->clk(R)	2.915    -5.806/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_7__34_/D    1
clk(R)->clk(R)	2.898    -5.806/*        0.002/*         cpu2/myregFile/regfile_ram_reg_15__32_/D    1
clk(R)->clk(R)	3.147    -5.806/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_27__1_/D    1
clk(R)->clk(R)	2.910    -5.806/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_11__21_/D    1
clk(R)->clk(R)	2.902    -5.806/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_3__50_/D    1
clk(R)->clk(R)	2.896    -5.805/*        0.004/*         cpu2/myregFile/regfile_ram_reg_6__58_/D    1
clk(R)->clk(R)	2.903    -5.805/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_5__22_/D    1
clk(R)->clk(R)	2.899    -5.805/*        0.001/*         cpu2/myregFile/regfile_ram_reg_11__0_/D    1
clk(R)->clk(R)	2.893    -5.805/*        0.007/*         cpu2/myregFile/regfile_ram_reg_13__0_/D    1
clk(R)->clk(R)	2.905    -5.805/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_8__37_/D    1
clk(R)->clk(R)	3.152    -5.805/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_27__17_/D    1
clk(R)->clk(R)	2.947    -5.805/*        -0.047/*        cpu0/myregFile/regfile_ram_reg_31__9_/D    1
clk(R)->clk(F)	1.588    -5.805/*        0.112/*         nr/router_ring/r1/cwo/cwdo_reg_8_/D    1
clk(R)->clk(R)	3.159    -5.805/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_3__20_/D    1
clk(R)->clk(R)	3.166    -5.805/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_3__23_/D    1
clk(R)->clk(R)	2.914    -5.805/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_7__52_/D    1
clk(R)->clk(R)	3.155    -5.805/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_11__22_/D    1
clk(R)->clk(R)	3.156    -5.805/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_15__16_/D    1
clk(R)->clk(R)	2.912    -5.804/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_7__49_/D    1
clk(R)->clk(R)	3.162    -5.804/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_15__22_/D    1
clk(R)->clk(F)	1.572    -5.804/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_49_/D    1
clk(R)->clk(R)	3.157    -5.804/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_11__60_/D    1
clk(R)->clk(R)	3.151    -5.804/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_3__5_/D    1
clk(R)->clk(R)	3.135    -5.804/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_13__43_/D    1
clk(R)->clk(R)	2.905    -5.804/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_8__51_/D    1
clk(R)->clk(R)	3.150    -5.804/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_28__53_/D    1
clk(R)->clk(R)	3.162    -5.804/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_18__52_/D    1
clk(R)->clk(R)	2.900    -5.804/*        0.000/*         cpu2/myregFile/regfile_ram_reg_11__3_/D    1
clk(R)->clk(R)	3.163    -5.804/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_18__34_/D    1
clk(R)->clk(R)	2.904    -5.804/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__33_/D    1
clk(R)->clk(R)	2.903    -5.803/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_15__33_/D    1
clk(R)->clk(R)	3.150    -5.803/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__18_/D    1
clk(R)->clk(R)	3.155    -5.803/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_19__22_/D    1
clk(R)->clk(R)	2.896    -5.803/*        0.004/*         cpu2/myregFile/regfile_ram_reg_5__5_/D    1
clk(R)->clk(R)	3.157    -5.803/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_15__44_/D    1
clk(R)->clk(F)	1.572    -5.803/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_38_/D    1
clk(R)->clk(R)	3.153    -5.803/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_19__16_/D    1
clk(R)->clk(R)	2.924    -5.803/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_27__23_/D    1
clk(R)->clk(R)	2.906    -5.803/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__38_/D    1
clk(R)->clk(R)	3.146    -5.803/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_12__33_/D    1
clk(R)->clk(R)	3.156    -5.803/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_7__18_/D    1
clk(R)->clk(R)	2.904    -5.803/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_1__37_/D    1
clk(R)->clk(R)	2.970    -5.803/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_19__7_/D    1
clk(R)->clk(F)	1.572    -5.803/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_35_/D    1
clk(R)->clk(R)	2.906    -5.802/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__48_/D    1
clk(R)->clk(R)	2.904    -5.802/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_3__63_/D    1
clk(R)->clk(R)	3.148    -5.802/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_29__22_/D    1
clk(R)->clk(R)	2.745    -5.802/*        0.155/*         nr/nic0/output_buffer_reg_59_/D    1
clk(R)->clk(R)	3.151    -5.802/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_5__50_/D    1
clk(R)->clk(R)	2.902    -5.802/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_5__16_/D    1
clk(R)->clk(R)	3.164    -5.802/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_27__19_/D    1
clk(R)->clk(R)	2.894    -5.802/*        0.006/*         cpu2/myregFile/regfile_ram_reg_23__3_/D    1
clk(R)->clk(R)	2.922    -5.802/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_15__34_/D    1
clk(R)->clk(R)	3.149    -5.802/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_3__1_/D    1
clk(R)->clk(R)	3.150    -5.802/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_5__34_/D    1
clk(R)->clk(R)	2.915    -5.802/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_13__18_/D    1
clk(R)->clk(F)	1.572    -5.802/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_50_/D    1
clk(R)->clk(R)	3.156    -5.801/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_12__55_/D    1
clk(R)->clk(R)	3.147    -5.801/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_1__39_/D    1
clk(R)->clk(R)	2.909    -5.801/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_5__18_/D    1
clk(R)->clk(R)	3.139    -5.801/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_22__35_/D    1
clk(R)->clk(R)	3.166    -5.801/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_3__17_/D    1
clk(R)->clk(R)	3.153    -5.801/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_7__16_/D    1
clk(R)->clk(R)	3.141    -5.801/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_13__42_/D    1
clk(R)->clk(R)	2.897    -5.801/*        0.003/*         cpu2/myregFile/regfile_ram_reg_26__39_/D    1
clk(R)->clk(R)	3.153    -5.801/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_11__61_/D    1
clk(R)->clk(R)	3.150    -5.801/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_23__60_/D    1
clk(R)->clk(R)	2.910    -5.801/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_3__36_/D    1
clk(R)->clk(R)	3.160    -5.801/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_27__21_/D    1
clk(R)->clk(R)	3.158    -5.801/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_11__18_/D    1
clk(R)->clk(R)	3.148    -5.800/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_12__32_/D    1
clk(R)->clk(R)	3.149    -5.800/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_5__37_/D    1
clk(R)->clk(R)	2.900    -5.800/*        0.000/*         cpu2/myregFile/regfile_ram_reg_5__0_/D    1
clk(R)->clk(R)	3.158    -5.800/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_15__23_/D    1
clk(R)->clk(R)	2.912    -5.800/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_8__52_/D    1
clk(R)->clk(R)	2.912    -5.800/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_8__34_/D    1
clk(R)->clk(R)	3.155    -5.800/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_15__20_/D    1
clk(R)->clk(R)	3.151    -5.800/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_7__19_/D    1
clk(R)->clk(R)	3.162    -5.800/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_18__49_/D    1
clk(R)->clk(R)	3.160    -5.800/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_3__21_/D    1
clk(R)->clk(R)	3.152    -5.800/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_5__53_/D    1
clk(R)->clk(R)	2.906    -5.800/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_13__5_/D    1
clk(R)->clk(R)	2.897    -5.800/*        0.003/*         cpu2/myregFile/regfile_ram_reg_19__0_/D    1
clk(R)->clk(R)	3.151    -5.800/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_15__21_/D    1
clk(R)->clk(R)	2.901    -5.800/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_19__3_/D    1
clk(R)->clk(F)	1.572    -5.799/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_48_/D    1
clk(R)->clk(R)	2.895    -5.799/*        0.005/*         cpu2/myregFile/regfile_ram_reg_1__63_/D    1
clk(R)->clk(R)	2.902    -5.799/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_6__19_/D    1
clk(R)->clk(R)	2.962    -5.799/*        -0.062/*        cpu0/myregFile/regfile_ram_reg_31__26_/D    1
clk(R)->clk(R)	3.145    -5.799/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_22__36_/D    1
clk(R)->clk(R)	2.733    */-5.799        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_45_/D    1
clk(R)->clk(R)	3.151    -5.799/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_29__16_/D    1
clk(R)->clk(R)	2.907    -5.799/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_1__34_/D    1
clk(R)->clk(R)	3.162    -5.799/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_15__19_/D    1
clk(R)->clk(R)	3.146    -5.799/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_21__39_/D    1
clk(R)->clk(R)	3.142    -5.799/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_15__47_/D    1
clk(R)->clk(R)	2.922    -5.799/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_5__23_/D    1
clk(R)->clk(R)	3.154    -5.798/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_15__45_/D    1
clk(R)->clk(R)	3.159    -5.798/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__22_/D    1
clk(R)->clk(R)	2.733    */-5.798        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_57_/D    1
clk(R)->clk(R)	2.906    -5.798/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_1__52_/D    1
clk(R)->clk(R)	2.733    */-5.798        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_58_/D    1
clk(R)->clk(F)	1.572    -5.798/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_56_/D    1
clk(R)->clk(R)	3.169    -5.797/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_27__23_/D    1
clk(R)->clk(R)	3.135    -5.797/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_19__57_/D    1
clk(R)->clk(F)	1.572    -5.797/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_54_/D    1
clk(R)->clk(R)	3.160    -5.797/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_4__51_/D    1
clk(R)->clk(R)	2.747    -5.797/*        0.153/*         nr/nic0/output_buffer_reg_32_/D    1
clk(R)->clk(R)	3.157    -5.797/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_5__48_/D    1
clk(R)->clk(R)	2.951    -5.797/*        -0.051/*        cpu0/myregFile/regfile_ram_reg_31__10_/D    1
clk(R)->clk(R)	3.138    -5.797/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_3__43_/D    1
clk(R)->clk(R)	3.154    -5.797/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_11__20_/D    1
clk(R)->clk(R)	2.914    -5.797/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_23__23_/D    1
clk(R)->clk(R)	2.917    -5.796/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_19__23_/D    1
clk(R)->clk(R)	3.147    -5.796/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_27__0_/D    1
clk(R)->clk(R)	2.910    -5.796/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_19__21_/D    1
clk(R)->clk(R)	2.972    -5.796/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_7__6_/D    1
clk(R)->clk(R)	2.907    -5.796/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_6__35_/D    1
clk(R)->clk(F)	1.572    -5.796/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_53_/D    1
clk(R)->clk(R)	3.141    -5.796/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_28__37_/D    1
clk(R)->clk(F)	1.572    -5.796/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_37_/D    1
clk(R)->clk(R)	3.156    -5.796/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_7__20_/D    1
clk(R)->clk(R)	2.904    -5.796/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__3_/D    1
clk(R)->clk(R)	2.911    -5.796/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_3__54_/D    1
clk(R)->clk(R)	3.134    -5.796/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_15__46_/D    1
clk(R)->clk(R)	3.133    -5.796/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_23__46_/D    1
clk(R)->clk(R)	3.148    -5.795/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_5__38_/D    1
clk(R)->clk(R)	2.917    -5.795/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_8__49_/D    1
clk(R)->clk(R)	2.887    -5.795/*        0.013/*         cpu2/myregFile/regfile_ram_reg_11__10_/D    1
clk(R)->clk(R)	2.913    -5.795/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_3__53_/D    1
clk(R)->clk(R)	2.902    -5.795/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_29__16_/D    1
clk(R)->clk(R)	2.903    -5.795/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_6__20_/D    1
clk(R)->clk(R)	3.156    -5.795/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_19__19_/D    1
clk(R)->clk(R)	3.151    -5.795/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_25__51_/D    1
clk(R)->clk(R)	3.166    -5.795/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_28__54_/D    1
clk(R)->clk(F)	1.572    -5.795/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_63_/D    1
clk(R)->clk(R)	3.150    -5.795/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__21_/D    1
clk(R)->clk(R)	3.141    -5.794/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_23__42_/D    1
clk(R)->clk(R)	3.155    -5.794/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_29__23_/D    1
clk(R)->clk(R)	2.916    -5.794/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_17__21_/D    1
clk(R)->clk(F)	1.597    -5.794/*        0.103/*         nr/router_ring/r1/cwo/cwdo_reg_27_/D    1
clk(R)->clk(R)	3.149    -5.794/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_23__62_/D    1
clk(R)->clk(R)	3.148    -5.794/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_22__53_/D    1
clk(R)->clk(R)	2.980    -5.794/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_19__6_/D    1
clk(R)->clk(R)	3.133    -5.794/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_13__40_/D    1
clk(R)->clk(R)	2.898    -5.794/*        0.002/*         cpu2/myregFile/regfile_ram_reg_3__40_/D    1
clk(R)->clk(R)	2.925    -5.794/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_17__23_/D    1
clk(R)->clk(R)	2.917    -5.793/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_13__21_/D    1
clk(R)->clk(R)	3.154    -5.793/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_23__63_/D    1
clk(R)->clk(R)	3.163    -5.793/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_11__23_/D    1
clk(R)->clk(R)	3.158    -5.793/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_5__49_/D    1
clk(R)->clk(R)	2.896    -5.793/*        0.004/*         cpu2/myregFile/regfile_ram_reg_13__3_/D    1
clk(R)->clk(F)	1.572    -5.793/*        0.128/*         nr/router_ring/r1/cwo/cwdo_reg_57_/D    1
clk(R)->clk(R)	3.160    -5.793/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_29__18_/D    1
clk(R)->clk(R)	2.910    -5.793/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_23__21_/D    1
clk(R)->clk(R)	3.149    -5.792/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_29__21_/D    1
clk(R)->clk(R)	2.901    -5.792/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_1__61_/D    1
clk(R)->clk(R)	3.157    -5.792/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_29__19_/D    1
clk(R)->clk(R)	3.157    -5.792/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_23__58_/D    1
clk(R)->clk(R)	2.918    -5.792/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_1__55_/D    1
clk(R)->clk(R)	2.733    */-5.792        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_42_/D    1
clk(R)->clk(R)	2.911    -5.792/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_6__17_/D    1
clk(R)->clk(R)	3.158    -5.792/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_12__39_/D    1
clk(R)->clk(R)	2.906    -5.792/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_26__51_/D    1
clk(R)->clk(R)	2.900    -5.791/*        0.000/*         cpu2/myregFile/regfile_ram_reg_15__63_/D    1
clk(R)->clk(R)	3.151    -5.791/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_11__21_/D    1
clk(R)->clk(R)	3.155    -5.791/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_23__61_/D    1
clk(R)->clk(R)	2.908    -5.791/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_3__46_/D    1
clk(R)->clk(R)	2.906    -5.791/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_29__17_/D    1
clk(R)->clk(R)	3.146    -5.791/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_23__45_/D    1
clk(R)->clk(R)	2.902    -5.791/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__36_/D    1
clk(R)->clk(R)	2.907    -5.791/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_6__50_/D    1
clk(R)->clk(R)	3.146    -5.791/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_3__0_/D    1
clk(R)->clk(R)	3.163    -5.791/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_5__54_/D    1
clk(R)->clk(R)	3.162    -5.791/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_19__23_/D    1
clk(R)->clk(R)	3.151    -5.790/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_22__50_/D    1
clk(R)->clk(F)	1.598    -5.790/*        0.102/*         nr/router_ring/r1/cwo/cwdo_reg_45_/D    1
clk(R)->clk(R)	2.909    -5.790/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_6__47_/D    1
clk(R)->clk(R)	3.151    -5.790/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_22__54_/D    1
clk(R)->clk(R)	3.159    -5.790/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_11__17_/D    1
clk(R)->clk(R)	2.907    -5.790/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_29__19_/D    1
clk(R)->clk(R)	3.151    -5.790/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_11__44_/D    1
clk(R)->clk(R)	3.156    -5.790/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_12__51_/D    1
clk(R)->clk(R)	2.916    -5.790/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_5__21_/D    1
clk(R)->clk(R)	2.902    -5.790/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_8__38_/D    1
clk(R)->clk(R)	2.901    -5.790/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_6__59_/D    1
clk(R)->clk(R)	3.152    -5.790/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_15__1_/D    1
clk(R)->clk(R)	3.155    -5.790/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__21_/D    1
clk(R)->clk(R)	3.160    -5.789/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_11__63_/D    1
clk(R)->clk(R)	3.138    -5.789/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_1__32_/D    1
clk(R)->clk(R)	3.138    -5.789/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_3__40_/D    1
clk(R)->clk(R)	3.155    -5.789/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_31__63_/D    1
clk(R)->clk(R)	2.910    -5.789/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_29__20_/D    1
clk(R)->clk(R)	2.903    -5.789/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_8__54_/D    1
clk(R)->clk(R)	2.906    -5.789/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_6__1_/D    1
clk(R)->clk(R)	3.159    -5.788/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__17_/D    1
clk(R)->clk(R)	3.167    -5.788/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_7__23_/D    1
clk(R)->clk(R)	2.903    -5.788/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_29__22_/D    1
clk(R)->clk(R)	3.162    -5.788/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_27__2_/D    1
clk(R)->clk(R)	3.171    -5.788/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_11__19_/D    1
clk(R)->clk(R)	2.916    -5.788/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_3__61_/D    1
clk(R)->clk(R)	2.896    -5.788/*        0.004/*         cpu2/myregFile/regfile_ram_reg_1__40_/D    1
clk(R)->clk(R)	3.151    -5.788/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_27__4_/D    1
clk(R)->clk(R)	2.913    -5.788/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_21__49_/D    1
clk(R)->clk(R)	3.145    -5.788/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_22__37_/D    1
clk(R)->clk(R)	2.897    -5.788/*        0.003/*         cpu2/myregFile/regfile_ram_reg_17__0_/D    1
clk(R)->clk(R)	2.970    -5.787/*        -0.070/*        cpu3/myregFile/regfile_ram_reg_1__7_/D    1
clk(R)->clk(R)	3.170    -5.787/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_3__2_/D    1
clk(R)->clk(R)	2.903    -5.787/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_29__18_/D    1
clk(R)->clk(R)	3.156    -5.787/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_19__1_/D    1
clk(R)->clk(R)	2.899    -5.787/*        0.001/*         cpu2/myregFile/regfile_ram_reg_6__2_/D    1
clk(R)->clk(R)	2.896    -5.787/*        0.004/*         cpu2/myregFile/regfile_ram_reg_21__40_/D    1
clk(R)->clk(R)	3.145    -5.787/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_15__4_/D    1
clk(R)->clk(R)	2.917    -5.787/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_1__49_/D    1
clk(R)->clk(R)	3.155    -5.787/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_23__44_/D    1
clk(R)->clk(R)	3.137    -5.787/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_15__59_/D    1
clk(R)->clk(R)	2.908    -5.787/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_6__41_/D    1
clk(R)->clk(R)	2.985    -5.787/*        -0.085/*        cpu3/myregFile/regfile_ram_reg_7__7_/D    1
clk(R)->clk(R)	3.168    -5.787/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_15__17_/D    1
clk(R)->clk(R)	3.141    -5.786/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_4__37_/D    1
clk(R)->clk(R)	3.160    -5.786/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_29__20_/D    1
clk(R)->clk(R)	3.142    -5.786/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_19__43_/D    1
clk(R)->clk(R)	3.151    -5.786/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_11__45_/D    1
clk(R)->clk(R)	2.903    -5.786/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_3__62_/D    1
clk(R)->clk(R)	3.163    -5.786/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_4__39_/D    1
clk(R)->clk(R)	2.913    -5.786/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_6__38_/D    1
clk(R)->clk(R)	3.150    -5.786/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_7__5_/D    1
clk(R)->clk(R)	3.163    -5.786/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_19__17_/D    1
clk(R)->clk(R)	2.911    -5.786/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_7__54_/D    1
clk(R)->clk(R)	2.906    -5.785/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_6__48_/D    1
clk(R)->clk(R)	2.894    -5.785/*        0.006/*         cpu2/myregFile/regfile_ram_reg_3__58_/D    1
clk(R)->clk(R)	2.903    -5.785/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_15__46_/D    1
clk(R)->clk(R)	3.143    -5.785/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_1__36_/D    1
clk(R)->clk(R)	3.155    -5.785/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_22__38_/D    1
clk(R)->clk(R)	2.901    -5.785/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_21__63_/D    1
clk(R)->clk(R)	2.907    -5.785/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_15__61_/D    1
clk(R)->clk(R)	2.893    -5.784/*        0.007/*         cpu2/myregFile/regfile_ram_reg_9__4_/D    1
clk(R)->clk(R)	2.892    -5.784/*        0.008/*         cpu2/myregFile/regfile_ram_reg_13__10_/D    1
clk(R)->clk(R)	2.919    -5.784/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_3__60_/D    1
clk(R)->clk(R)	3.152    -5.784/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_29__1_/D    1
clk(R)->clk(R)	2.909    -5.784/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__35_/D    1
clk(R)->clk(R)	2.898    -5.784/*        0.002/*         cpu2/myregFile/regfile_ram_reg_1__62_/D    1
clk(R)->clk(R)	2.901    -5.784/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_6__44_/D    1
clk(R)->clk(R)	2.909    -5.783/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__50_/D    1
clk(R)->clk(R)	2.907    -5.783/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_8__50_/D    1
clk(R)->clk(R)	2.908    -5.783/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_6__42_/D    1
clk(R)->clk(R)	3.152    -5.783/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_23__47_/D    1
clk(R)->clk(R)	2.905    -5.783/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_6__21_/D    1
clk(R)->clk(R)	3.151    -5.783/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_11__1_/D    1
clk(R)->clk(R)	3.150    -5.783/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_27__5_/D    1
clk(R)->clk(R)	2.888    -5.783/*        0.012/*         cpu2/myregFile/regfile_ram_reg_25__2_/D    1
clk(R)->clk(R)	2.911    -5.783/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_7__38_/D    1
clk(R)->clk(R)	2.907    -5.783/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_1__46_/D    1
clk(R)->clk(R)	2.912    -5.783/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_29__1_/D    1
clk(R)->clk(R)	3.151    -5.783/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_7__2_/D    1
clk(R)->clk(R)	2.897    -5.783/*        0.003/*         cpu2/myregFile/regfile_ram_reg_9__2_/D    1
clk(R)->clk(R)	2.962    -5.783/*        -0.062/*        cpu0/myregFile/regfile_ram_reg_31__14_/D    1
clk(R)->clk(R)	2.912    -5.783/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_26__54_/D    1
clk(R)->clk(R)	3.145    -5.782/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_1__41_/D    1
clk(R)->clk(R)	2.918    -5.782/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_6__23_/D    1
clk(R)->clk(R)	3.159    -5.782/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_29__17_/D    1
clk(R)->clk(R)	3.150    -5.781/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_7__1_/D    1
clk(R)->clk(R)	3.158    -5.781/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_5__55_/D    1
clk(R)->clk(R)	3.141    -5.781/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_23__59_/D    1
clk(R)->clk(R)	3.167    -5.781/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_5__52_/D    1
clk(R)->clk(R)	2.899    -5.781/*        0.001/*         cpu2/myregFile/regfile_ram_reg_26__61_/D    1
clk(R)->clk(R)	2.900    -5.781/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_15__40_/D    1
clk(R)->clk(R)	3.151    -5.781/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_25__35_/D    1
clk(R)->clk(R)	2.898    -5.781/*        0.002/*         cpu2/myregFile/regfile_ram_reg_23__0_/D    1
clk(R)->clk(R)	3.147    -5.781/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_26__36_/D    1
clk(R)->clk(R)	3.150    -5.781/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_1__35_/D    1
clk(R)->clk(R)	2.899    -5.780/*        0.001/*         cpu2/myregFile/regfile_ram_reg_26__63_/D    1
clk(R)->clk(R)	2.904    -5.780/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_21__61_/D    1
clk(R)->clk(R)	3.129    -5.780/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_15__57_/D    1
clk(R)->clk(R)	2.911    -5.780/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_8__35_/D    1
clk(R)->clk(R)	2.890    -5.780/*        0.010/*         cpu2/myregFile/regfile_ram_reg_8__40_/D    1
clk(R)->clk(R)	2.895    -5.780/*        0.005/*         cpu2/myregFile/regfile_ram_reg_15__62_/D    1
clk(R)->clk(R)	3.154    -5.780/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_15__5_/D    1
clk(R)->clk(R)	2.896    -5.780/*        0.004/*         cpu2/myregFile/regfile_ram_reg_21__62_/D    1
clk(R)->clk(R)	2.895    -5.780/*        0.005/*         cpu2/myregFile/regfile_ram_reg_21__51_/D    1
clk(R)->clk(R)	3.149    -5.780/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_22__39_/D    1
clk(R)->clk(R)	3.159    -5.780/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__4_/D    1
clk(R)->clk(R)	2.918    -5.780/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_6__57_/D    1
clk(R)->clk(R)	3.150    -5.780/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_19__4_/D    1
clk(R)->clk(R)	2.902    -5.780/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_23__5_/D    1
clk(R)->clk(R)	3.139    -5.780/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_19__40_/D    1
clk(R)->clk(R)	3.138    -5.779/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_23__56_/D    1
clk(R)->clk(R)	2.910    -5.779/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_8__48_/D    1
clk(R)->clk(R)	3.151    -5.779/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_11__47_/D    1
clk(R)->clk(R)	3.167    -5.778/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_19__20_/D    1
clk(R)->clk(R)	3.149    -5.778/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_1__33_/D    1
clk(R)->clk(R)	2.899    -5.778/*        0.001/*         cpu2/myregFile/regfile_ram_reg_25__4_/D    1
clk(R)->clk(R)	2.733    */-5.778        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_46_/D    1
clk(R)->clk(R)	2.913    -5.778/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_17__5_/D    1
clk(R)->clk(R)	3.156    -5.778/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_28__34_/D    1
clk(R)->clk(R)	2.891    -5.778/*        0.009/*         cpu2/myregFile/regfile_ram_reg_13__14_/D    1
clk(R)->clk(R)	2.921    -5.778/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_6__45_/D    1
clk(R)->clk(R)	2.905    -5.777/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__39_/D    1
clk(R)->clk(R)	2.904    -5.777/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__35_/D    1
clk(R)->clk(R)	3.143    -5.777/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_11__46_/D    1
clk(R)->clk(R)	3.151    -5.777/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_1__58_/D    1
clk(R)->clk(R)	3.153    -5.777/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_29__2_/D    1
clk(R)->clk(R)	2.908    -5.777/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__5_/D    1
clk(R)->clk(R)	2.894    -5.777/*        0.006/*         cpu2/myregFile/regfile_ram_reg_11__2_/D    1
clk(R)->clk(R)	2.891    -5.777/*        0.009/*         cpu2/myregFile/regfile_ram_reg_15__43_/D    1
clk(R)->clk(R)	3.152    -5.777/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_28__52_/D    1
clk(R)->clk(R)	2.917    -5.777/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_1__60_/D    1
clk(R)->clk(R)	3.171    -5.777/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_31__23_/D    1
clk(R)->clk(R)	2.892    -5.777/*        0.008/*         cpu2/myregFile/regfile_ram_reg_11__4_/D    1
clk(R)->clk(R)	3.158    -5.777/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_15__2_/D    1
clk(R)->clk(R)	3.157    -5.777/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_22__52_/D    1
clk(R)->clk(R)	2.915    -5.777/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_6__53_/D    1
clk(R)->clk(R)	2.987    -5.777/*        -0.087/*        cpu3/myregFile/regfile_ram_reg_1__6_/D    1
clk(R)->clk(R)	3.148    -5.777/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_26__50_/D    1
clk(R)->clk(R)	3.139    -5.776/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_14__38_/D    1
clk(R)->clk(R)	2.902    -5.776/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_21__43_/D    1
clk(R)->clk(R)	3.150    -5.776/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_26__35_/D    1
clk(R)->clk(R)	2.896    -5.776/*        0.004/*         cpu2/myregFile/regfile_ram_reg_29__0_/D    1
clk(R)->clk(R)	3.147    -5.776/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_29__4_/D    1
clk(R)->clk(R)	3.150    -5.776/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_29__61_/D    1
clk(R)->clk(R)	2.896    -5.776/*        0.004/*         cpu2/myregFile/regfile_ram_reg_1__43_/D    1
clk(R)->clk(R)	3.160    -5.776/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_28__48_/D    1
clk(R)->clk(R)	3.153    -5.776/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_12__48_/D    1
clk(R)->clk(R)	3.149    -5.776/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_29__5_/D    1
clk(R)->clk(R)	2.895    -5.776/*        0.005/*         cpu2/myregFile/regfile_ram_reg_29__3_/D    1
clk(R)->clk(R)	2.908    -5.775/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_29__23_/D    1
clk(R)->clk(R)	2.905    -5.775/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_27__2_/D    1
clk(R)->clk(R)	3.155    -5.775/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_19__5_/D    1
clk(R)->clk(R)	2.904    -5.775/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_8__63_/D    1
clk(R)->clk(F)	1.596    -5.775/*        0.104/*         nr/router_ring/r1/cwo/cwdo_reg_33_/D    1
clk(R)->clk(R)	3.138    -5.775/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_15__56_/D    1
clk(R)->clk(R)	3.154    -5.775/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_4__55_/D    1
clk(R)->clk(R)	3.160    -5.775/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_28__55_/D    1
clk(R)->clk(R)	3.146    -5.775/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_29__44_/D    1
clk(R)->clk(R)	3.132    -5.774/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_29__42_/D    1
clk(R)->clk(R)	2.910    -5.774/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_21__46_/D    1
clk(R)->clk(R)	3.160    -5.774/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_22__48_/D    1
clk(R)->clk(R)	3.150    -5.774/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_25__36_/D    1
clk(R)->clk(R)	2.917    -5.774/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_6__56_/D    1
clk(R)->clk(R)	2.888    -5.774/*        0.012/*         cpu2/myregFile/regfile_ram_reg_19__2_/D    1
clk(R)->clk(R)	2.912    -5.774/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_26__38_/D    1
clk(R)->clk(R)	3.158    -5.774/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_22__55_/D    1
clk(R)->clk(R)	3.146    -5.774/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_19__0_/D    1
clk(R)->clk(R)	3.163    -5.774/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_19__2_/D    1
clk(R)->clk(R)	2.904    -5.773/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__46_/D    1
clk(R)->clk(R)	2.909    -5.773/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_26__36_/D    1
clk(R)->clk(R)	3.147    -5.773/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_14__54_/D    1
clk(R)->clk(R)	2.905    -5.773/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_8__61_/D    1
clk(R)->clk(R)	3.156    -5.773/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_29__58_/D    1
clk(R)->clk(R)	3.158    -5.773/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_22__49_/D    1
clk(R)->clk(R)	2.733    */-5.773        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_44_/D    1
clk(R)->clk(R)	2.921    -5.773/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_7__48_/D    1
clk(R)->clk(R)	2.914    -5.773/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_15__54_/D    1
clk(R)->clk(R)	2.910    -5.772/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_11__14_/D    1
clk(R)->clk(R)	2.905    -5.772/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_8__46_/D    1
clk(R)->clk(R)	2.897    -5.772/*        0.003/*         cpu2/myregFile/regfile_ram_reg_1__58_/D    1
clk(R)->clk(R)	3.141    -5.772/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_11__59_/D    1
clk(R)->clk(R)	2.898    -5.772/*        0.002/*         cpu2/myregFile/regfile_ram_reg_27__4_/D    1
clk(R)->clk(R)	2.913    -5.772/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_6__4_/D    1
clk(R)->clk(R)	3.159    -5.772/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_12__34_/D    1
clk(R)->clk(R)	3.147    -5.772/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_14__53_/D    1
clk(R)->clk(R)	2.902    -5.771/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_29__5_/D    1
clk(R)->clk(R)	2.897    -5.771/*        0.003/*         cpu2/myregFile/regfile_ram_reg_6__18_/D    1
clk(R)->clk(R)	3.141    -5.771/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_1__51_/D    1
clk(R)->clk(R)	2.924    -5.771/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_8__36_/D    1
clk(R)->clk(R)	3.144    -5.771/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_18__32_/D    1
clk(R)->clk(R)	3.164    -5.771/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_28__49_/D    1
clk(R)->clk(R)	3.146    -5.771/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_14__50_/D    1
clk(R)->clk(R)	3.180    -5.771/*        -0.280/*        cpu0/myregFile/regfile_ram_reg_23__41_/D    1
clk(R)->clk(R)	2.904    -5.771/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_29__21_/D    1
clk(R)->clk(R)	3.154    -5.770/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_29__63_/D    1
clk(R)->clk(R)	2.904    -5.770/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_8__20_/D    1
clk(R)->clk(R)	2.904    -5.770/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_6__16_/D    1
clk(R)->clk(R)	2.903    -5.770/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_26__43_/D    1
clk(R)->clk(R)	2.907    -5.770/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_15__50_/D    1
clk(R)->clk(R)	3.148    -5.770/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_21__35_/D    1
clk(R)->clk(R)	2.898    -5.770/*        0.002/*         cpu2/myregFile/regfile_ram_reg_7__51_/D    1
clk(R)->clk(R)	3.132    -5.770/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_23__57_/D    1
clk(R)->clk(R)	2.897    -5.770/*        0.003/*         cpu2/myregFile/regfile_ram_reg_1__51_/D    1
clk(R)->clk(R)	3.166    -5.770/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_22__34_/D    1
clk(R)->clk(R)	2.733    */-5.769        */0.167         cpu3/myEXMEM_WB/WB_MEMout_reg_40_/D    1
clk(R)->clk(R)	2.897    -5.769/*        0.003/*         cpu2/myregFile/regfile_ram_reg_8__2_/D    1
clk(R)->clk(R)	2.740    -5.769/*        0.160/*         nr/nic0/output_buffer_reg_28_/D    1
clk(R)->clk(R)	3.132    -5.769/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_11__57_/D    1
clk(R)->clk(R)	3.166    -5.769/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_21__51_/D    1
clk(R)->clk(R)	2.901    -5.769/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_3__47_/D    1
clk(R)->clk(R)	2.920    -5.769/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_26__53_/D    1
clk(R)->clk(R)	3.137    -5.768/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_11__56_/D    1
clk(R)->clk(R)	3.152    -5.768/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_11__4_/D    1
clk(R)->clk(R)	2.914    -5.768/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_3__43_/D    1
clk(R)->clk(R)	2.889    -5.768/*        0.011/*         cpu2/myregFile/regfile_ram_reg_23__4_/D    1
clk(R)->clk(R)	2.740    -5.768/*        0.160/*         nr/nic0/output_buffer_reg_11_/D    1
clk(R)->clk(R)	2.894    -5.768/*        0.006/*         cpu2/myregFile/regfile_ram_reg_15__58_/D    1
clk(R)->clk(R)	3.156    -5.768/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_11__5_/D    1
clk(R)->clk(R)	2.896    -5.768/*        0.004/*         cpu2/myregFile/regfile_ram_reg_26__58_/D    1
clk(R)->clk(R)	3.156    -5.768/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_1__60_/D    1
clk(R)->clk(R)	2.910    -5.768/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_8__19_/D    1
clk(R)->clk(R)	3.163    -5.768/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_4__49_/D    1
clk(R)->clk(R)	3.159    -5.767/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_11__2_/D    1
clk(R)->clk(R)	3.147    -5.767/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_18__51_/D    1
clk(R)->clk(R)	3.144    -5.767/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_14__36_/D    1
clk(R)->clk(R)	3.155    -5.767/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_23__18_/D    1
clk(R)->clk(R)	2.900    -5.767/*        0.000/*         cpu2/myregFile/regfile_ram_reg_21__47_/D    1
clk(R)->clk(R)	3.149    -5.767/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_18__33_/D    1
clk(R)->clk(R)	2.924    -5.767/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_7__53_/D    1
clk(R)->clk(R)	3.147    -5.767/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_1__22_/D    1
clk(R)->clk(R)	2.913    -5.767/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_8__17_/D    1
clk(R)->clk(R)	2.894    -5.766/*        0.006/*         cpu2/myregFile/regfile_ram_reg_9__14_/D    1
clk(R)->clk(R)	2.897    -5.766/*        0.003/*         cpu2/myregFile/regfile_ram_reg_23__2_/D    1
clk(R)->clk(R)	2.925    -5.766/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_8__53_/D    1
clk(R)->clk(R)	3.147    -5.766/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_27__3_/D    1
clk(R)->clk(R)	3.153    -5.766/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_15__0_/D    1
clk(R)->clk(R)	2.908    -5.766/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_26__60_/D    1
clk(R)->clk(R)	2.927    -5.766/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_15__60_/D    1
clk(R)->clk(F)	1.570    -5.765/*        0.130/*         nr/router_ring/r1/ccwo/ccwdo_reg_21_/D    1
clk(R)->clk(R)	3.146    -5.765/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_27__61_/D    1
clk(R)->clk(R)	2.899    -5.765/*        0.001/*         cpu2/myregFile/regfile_ram_reg_3__59_/D    1
clk(R)->clk(R)	3.147    -5.765/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_29__47_/D    1
clk(R)->clk(R)	2.740    -5.765/*        0.160/*         nr/nic0/output_buffer_reg_15_/D    1
clk(R)->clk(R)	3.160    -5.765/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_26__38_/D    1
clk(R)->clk(R)	2.894    -5.765/*        0.006/*         cpu2/myregFile/regfile_ram_reg_13__2_/D    1
clk(R)->clk(R)	2.921    -5.765/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_15__53_/D    1
clk(R)->clk(R)	3.160    -5.764/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_29__41_/D    1
clk(R)->clk(R)	2.894    -5.764/*        0.006/*         cpu2/myregFile/regfile_ram_reg_24__33_/D    1
clk(R)->clk(R)	2.905    -5.764/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_6__0_/D    1
clk(R)->clk(R)	3.150    -5.764/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_14__35_/D    1
clk(R)->clk(R)	3.137    -5.764/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_15__42_/D    1
clk(R)->clk(R)	2.916    -5.764/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_26__40_/D    1
clk(R)->clk(R)	2.892    -5.764/*        0.008/*         cpu2/myregFile/regfile_ram_reg_5__2_/D    1
clk(R)->clk(R)	2.901    -5.764/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_1__47_/D    1
clk(R)->clk(R)	3.171    -5.764/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_29__60_/D    1
clk(R)->clk(R)	3.157    -5.763/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_23__22_/D    1
clk(R)->clk(R)	2.898    -5.763/*        0.002/*         cpu2/myregFile/regfile_ram_reg_15__47_/D    1
clk(R)->clk(R)	3.153    -5.763/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_5__39_/D    1
clk(R)->clk(R)	3.155    -5.763/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_23__23_/D    1
clk(R)->clk(R)	2.899    -5.763/*        0.001/*         cpu2/myregFile/regfile_ram_reg_13__12_/D    1
clk(R)->clk(R)	3.152    -5.763/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_11__0_/D    1
clk(R)->clk(R)	2.916    -5.763/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_8__60_/D    1
clk(R)->clk(R)	3.140    -5.763/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_29__46_/D    1
clk(R)->clk(R)	3.151    -5.763/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_26__53_/D    1
clk(R)->clk(R)	2.741    -5.763/*        0.159/*         nr/nic0/output_buffer_reg_14_/D    1
clk(R)->clk(R)	2.906    -5.763/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_8__62_/D    1
clk(R)->clk(R)	3.157    -5.763/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_1__62_/D    1
clk(R)->clk(R)	2.910    -5.763/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_6__5_/D    1
clk(R)->clk(R)	2.901    -5.763/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_8__4_/D    1
clk(R)->clk(R)	2.898    -5.762/*        0.002/*         cpu2/myregFile/regfile_ram_reg_26__47_/D    1
clk(R)->clk(R)	3.154    -5.762/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_19__3_/D    1
clk(R)->clk(R)	2.904    -5.762/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_7__39_/D    1
clk(R)->clk(R)	3.156    -5.762/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_29__62_/D    1
clk(R)->clk(R)	3.134    -5.762/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_29__56_/D    1
clk(R)->clk(R)	2.998    -5.762/*        -0.098/*        cpu0/myregFile/regfile_ram_reg_31__29_/D    1
clk(R)->clk(R)	2.912    -5.761/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_26__62_/D    1
clk(R)->clk(R)	2.904    -5.761/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_8__43_/D    1
clk(R)->clk(R)	2.890    -5.761/*        0.010/*         cpu2/myregFile/regfile_ram_reg_6__3_/D    1
clk(R)->clk(R)	2.906    -5.761/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_9__10_/D    1
clk(R)->clk(R)	2.914    -5.761/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_8__1_/D    1
clk(R)->clk(R)	2.901    -5.761/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_11__15_/D    1
clk(R)->clk(R)	2.892    -5.761/*        0.008/*         cpu2/myregFile/regfile_ram_reg_11__8_/D    1
clk(R)->clk(R)	3.163    -5.761/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_26__54_/D    1
clk(R)->clk(R)	3.133    -5.761/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_23__43_/D    1
clk(R)->clk(R)	2.901    -5.761/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_19__4_/D    1
clk(R)->clk(R)	3.148    -5.761/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_21__36_/D    1
clk(R)->clk(R)	3.150    -5.761/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_1__63_/D    1
clk(R)->clk(R)	2.914    -5.760/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_15__38_/D    1
clk(R)->clk(R)	2.894    -5.760/*        0.006/*         cpu2/myregFile/regfile_ram_reg_21__59_/D    1
clk(R)->clk(R)	2.911    -5.760/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_26__50_/D    1
clk(R)->clk(R)	2.910    -5.760/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_6__22_/D    1
clk(R)->clk(R)	2.743    -5.760/*        0.157/*         nr/nic0/output_buffer_reg_26_/D    1
clk(R)->clk(R)	2.914    -5.760/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_15__48_/D    1
clk(R)->clk(R)	3.146    -5.760/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_23__1_/D    1
clk(R)->clk(R)	3.159    -5.760/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_29__45_/D    1
clk(R)->clk(R)	2.741    -5.760/*        0.159/*         nr/nic0/output_buffer_reg_8_/D    1
clk(R)->clk(R)	3.003    -5.760/*        -0.103/*        cpu0/myregFile/regfile_ram_reg_31__25_/D    1
clk(R)->clk(R)	3.140    -5.760/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_27__45_/D    1
clk(R)->clk(R)	3.142    -5.759/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_14__33_/D    1
clk(R)->clk(R)	2.896    -5.759/*        0.004/*         cpu2/myregFile/regfile_ram_reg_24__32_/D    1
clk(R)->clk(R)	2.914    -5.759/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_26__48_/D    1
clk(R)->clk(R)	2.918    -5.759/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_21__60_/D    1
clk(R)->clk(R)	2.897    -5.759/*        0.003/*         cpu2/myregFile/regfile_ram_reg_31__63_/D    1
clk(R)->clk(R)	2.899    -5.759/*        0.001/*         cpu2/myregFile/regfile_ram_reg_17__4_/D    1
clk(R)->clk(R)	2.742    -5.759/*        0.158/*         nr/nic0/output_buffer_reg_9_/D    1
clk(R)->clk(R)	3.147    -5.759/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_12__61_/D    1
clk(R)->clk(R)	2.904    -5.759/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_13__13_/D    1
clk(R)->clk(R)	3.158    -5.759/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_1__61_/D    1
clk(R)->clk(R)	3.140    -5.758/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_15__40_/D    1
clk(R)->clk(R)	3.002    -5.758/*        -0.102/*        cpu0/myregFile/regfile_ram_reg_31__24_/D    1
clk(R)->clk(R)	3.159    -5.758/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_4__48_/D    1
clk(R)->clk(R)	3.152    -5.758/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_28__39_/D    1
clk(R)->clk(R)	2.913    -5.758/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_11__13_/D    1
clk(R)->clk(R)	2.742    -5.758/*        0.158/*         nr/nic0/output_buffer_reg_12_/D    1
clk(R)->clk(R)	2.903    -5.757/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_24__52_/D    1
clk(R)->clk(R)	3.141    -5.757/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_26__37_/D    1
clk(R)->clk(R)	3.136    -5.757/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_15__43_/D    1
clk(R)->clk(R)	3.146    -5.757/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_23__5_/D    1
clk(R)->clk(R)	2.902    -5.757/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_24__55_/D    1
clk(R)->clk(R)	3.156    -5.757/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_1__16_/D    1
clk(R)->clk(R)	3.156    -5.757/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_23__21_/D    1
clk(R)->clk(R)	2.898    -5.757/*        0.002/*         cpu2/myregFile/regfile_ram_reg_17__2_/D    1
clk(R)->clk(R)	2.909    -5.756/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_15__36_/D    1
clk(R)->clk(R)	3.145    -5.756/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_29__59_/D    1
clk(R)->clk(R)	3.162    -5.756/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_29__0_/D    1
clk(R)->clk(R)	3.149    -5.756/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_12__45_/D    1
clk(R)->clk(R)	2.913    -5.756/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_11__12_/D    1
clk(R)->clk(R)	3.153    -5.756/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_27__41_/D    1
clk(R)->clk(R)	3.164    -5.756/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_23__19_/D    1
clk(R)->clk(R)	2.905    -5.756/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_26__59_/D    1
clk(R)->clk(R)	2.746    -5.756/*        0.154/*         nr/nic0/output_buffer_reg_25_/D    1
clk(R)->clk(R)	2.904    -5.755/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_13__4_/D    1
clk(R)->clk(R)	3.150    -5.755/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_17__60_/D    1
clk(R)->clk(R)	3.144    -5.755/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_1__45_/D    1
clk(R)->clk(R)	2.903    -5.755/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_26__57_/D    1
clk(R)->clk(R)	2.745    -5.755/*        0.155/*         nr/nic0/output_buffer_reg_10_/D    1
clk(R)->clk(R)	3.139    -5.755/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_27__42_/D    1
clk(R)->clk(F)	1.571    -5.755/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_31_/D    1
clk(R)->clk(R)	3.158    -5.755/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_23__17_/D    1
clk(R)->clk(R)	2.896    -5.755/*        0.004/*         cpu2/myregFile/regfile_ram_reg_8__16_/D    1
clk(R)->clk(R)	3.137    -5.754/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_23__40_/D    1
clk(R)->clk(F)	1.570    -5.754/*        0.130/*         nr/router_ring/r1/ccwo/ccwdo_reg_1_/D    1
clk(R)->clk(R)	3.139    -5.754/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_11__42_/D    1
clk(R)->clk(R)	2.924    -5.754/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_8__23_/D    1
clk(R)->clk(R)	3.179    -5.754/*        -0.279/*        cpu0/myregFile/regfile_ram_reg_4__52_/D    1
clk(R)->clk(R)	2.902    -5.754/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_15__59_/D    1
clk(R)->clk(R)	3.003    -5.754/*        -0.103/*        cpu0/myregFile/regfile_ram_reg_31__28_/D    1
clk(R)->clk(R)	3.141    -5.754/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_29__43_/D    1
clk(R)->clk(R)	2.899    -5.754/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__22_/D    1
clk(R)->clk(R)	2.901    -5.754/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_1__59_/D    1
clk(R)->clk(R)	3.152    -5.754/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_23__2_/D    1
clk(R)->clk(R)	3.160    -5.754/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_27__58_/D    1
clk(R)->clk(R)	3.158    -5.754/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_27__63_/D    1
clk(R)->clk(R)	2.906    -5.754/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_13__15_/D    1
clk(R)->clk(R)	2.897    -5.754/*        0.003/*         cpu2/myregFile/regfile_ram_reg_21__44_/D    1
clk(R)->clk(R)	3.643    */-5.753        */-0.743        cpu1/myregFile/regfile_ram_reg_0__52_/D    1
clk(R)->clk(R)	3.162    -5.753/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_1__18_/D    1
clk(R)->clk(R)	3.154    -5.753/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_23__20_/D    1
clk(R)->clk(F)	1.570    -5.753/*        0.130/*         nr/router_ring/r1/ccwo/ccwdo_reg_3_/D    1
clk(R)->clk(R)	2.890    -5.753/*        0.010/*         cpu2/myregFile/regfile_ram_reg_24__2_/D    1
clk(R)->clk(R)	3.170    -5.753/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_23__16_/D    1
clk(R)->clk(F)	1.571    -5.753/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_25_/D    1
clk(R)->clk(R)	3.152    -5.753/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_1__44_/D    1
clk(R)->clk(R)	3.158    -5.753/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_29__3_/D    1
clk(R)->clk(R)	2.902    -5.753/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_8__47_/D    1
clk(R)->clk(R)	2.901    -5.753/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_26__45_/D    1
clk(R)->clk(R)	2.897    -5.753/*        0.003/*         cpu2/myregFile/regfile_ram_reg_7__63_/D    1
clk(R)->clk(R)	3.141    -5.752/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_17__45_/D    1
clk(R)->clk(R)	2.905    -5.752/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_26__41_/D    1
clk(R)->clk(R)	2.903    -5.752/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_26__44_/D    1
clk(R)->clk(R)	2.898    -5.752/*        0.002/*         cpu2/myregFile/regfile_ram_reg_8__59_/D    1
clk(R)->clk(R)	3.158    -5.752/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_12__63_/D    1
clk(R)->clk(R)	2.909    -5.752/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_24__49_/D    1
clk(R)->clk(R)	2.916    -5.752/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_8__21_/D    1
clk(R)->clk(R)	3.138    -5.752/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_5__32_/D    1
clk(R)->clk(R)	2.892    -5.752/*        0.008/*         cpu2/myregFile/regfile_ram_reg_4__40_/D    1
clk(R)->clk(R)	3.158    -5.751/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_1__19_/D    1
clk(R)->clk(R)	3.150    -5.751/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_1__21_/D    1
clk(R)->clk(R)	2.901    -5.751/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_5__4_/D    1
clk(R)->clk(R)	3.151    -5.751/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_12__60_/D    1
clk(R)->clk(R)	2.898    -5.751/*        0.002/*         cpu2/myregFile/regfile_ram_reg_24__16_/D    1
clk(R)->clk(R)	2.737    -5.750/*        0.163/*         nr/nic0/output_buffer_reg_30_/D    1
clk(R)->clk(R)	3.144    -5.750/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_12__41_/D    1
clk(R)->clk(R)	2.749    -5.750/*        0.151/*         nr/nic0/output_buffer_reg_13_/D    1
clk(R)->clk(R)	3.133    -5.750/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_27__59_/D    1
clk(R)->clk(R)	2.902    -5.750/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_8__41_/D    1
clk(R)->clk(R)	2.892    -5.750/*        0.008/*         cpu2/myregFile/regfile_ram_reg_24__39_/D    1
clk(R)->clk(R)	3.152    -5.750/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_27__62_/D    1
clk(R)->clk(R)	2.911    -5.750/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_1__39_/D    1
clk(R)->clk(R)	3.155    -5.750/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_12__44_/D    1
clk(R)->clk(R)	2.895    -5.750/*        0.005/*         cpu2/myregFile/regfile_ram_reg_7__46_/D    1
clk(R)->clk(R)	2.899    -5.749/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__18_/D    1
clk(R)->clk(R)	3.141    -5.749/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_27__46_/D    1
clk(R)->clk(R)	3.159    -5.749/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_27__44_/D    1
clk(R)->clk(R)	3.151    -5.749/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_17__61_/D    1
clk(R)->clk(R)	3.139    -5.749/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_17__42_/D    1
clk(R)->clk(R)	2.905    -5.749/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_9__13_/D    1
clk(R)->clk(R)	3.137    -5.749/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_11__43_/D    1
clk(R)->clk(R)	2.907    -5.749/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_4__61_/D    1
clk(R)->clk(R)	2.915    -5.749/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_21__58_/D    1
clk(R)->clk(R)	3.132    -5.749/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_29__57_/D    1
clk(R)->clk(R)	3.162    -5.748/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_1__23_/D    1
clk(R)->clk(F)	1.571    -5.748/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_50_/D    1
clk(R)->clk(R)	2.908    -5.748/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__63_/D    1
clk(R)->clk(R)	2.748    -5.748/*        0.152/*         nr/nic0/output_buffer_reg_29_/D    1
clk(R)->clk(R)	2.924    -5.748/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_15__35_/D    1
clk(R)->clk(R)	2.911    -5.748/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_3__44_/D    1
clk(R)->clk(F)	1.571    -5.748/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_52_/D    1
clk(R)->clk(R)	2.888    -5.748/*        0.012/*         cpu2/myregFile/regfile_ram_reg_5__10_/D    1
clk(R)->clk(F)	1.571    -5.748/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_11_/D    1
clk(R)->clk(R)	2.888    -5.748/*        0.012/*         cpu2/myregFile/regfile_ram_reg_7__40_/D    1
clk(R)->clk(F)	1.571    -5.748/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_51_/D    1
clk(R)->clk(F)	1.571    -5.748/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_8_/D    1
clk(R)->clk(R)	3.149    -5.748/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_17__63_/D    1
clk(R)->clk(R)	3.160    -5.748/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_1__17_/D    1
clk(R)->clk(R)	2.904    -5.747/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_9__12_/D    1
clk(R)->clk(R)	2.898    -5.747/*        0.002/*         cpu2/myregFile/regfile_ram_reg_13__8_/D    1
clk(R)->clk(R)	2.903    -5.747/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_3__45_/D    1
clk(R)->clk(R)	3.158    -5.747/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_23__4_/D    1
clk(R)->clk(R)	3.142    -5.747/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_2__53_/D    1
clk(R)->clk(R)	2.915    -5.747/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_24__34_/D    1
clk(R)->clk(R)	2.901    -5.747/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_9__15_/D    1
clk(R)->clk(R)	3.134    -5.747/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_11__40_/D    1
clk(R)->clk(R)	3.153    -5.747/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__22_/D    1
clk(R)->clk(F)	1.572    -5.747/*        0.128/*         nr/router_ring/r1/ccwo/ccwdo_reg_49_/D    1
clk(R)->clk(R)	3.158    -5.747/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_12__47_/D    1
clk(R)->clk(R)	2.901    -5.746/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_8__18_/D    1
clk(R)->clk(R)	2.746    -5.746/*        0.154/*         nr/nic0/output_buffer_reg_20_/D    1
clk(R)->clk(R)	3.145    -5.746/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_10__54_/D    1
clk(R)->clk(R)	3.143    -5.746/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_2__38_/D    1
clk(R)->clk(R)	3.147    -5.746/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_10__53_/D    1
clk(R)->clk(R)	2.905    -5.745/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_24__1_/D    1
clk(R)->clk(R)	3.156    -5.745/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_27__47_/D    1
clk(R)->clk(F)	1.571    -5.745/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_12_/D    1
clk(R)->clk(R)	3.158    -5.745/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_17__58_/D    1
clk(R)->clk(R)	3.134    -5.745/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_12__59_/D    1
clk(R)->clk(R)	3.150    -5.745/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_17__44_/D    1
clk(R)->clk(R)	2.906    -5.745/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_24__23_/D    1
clk(R)->clk(R)	3.149    -5.745/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_22__51_/D    1
clk(R)->clk(R)	2.906    -5.745/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_4__37_/D    1
clk(R)->clk(R)	2.908    -5.745/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__46_/D    1
clk(R)->clk(R)	2.917    -5.745/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_8__58_/D    1
clk(R)->clk(R)	2.903    -5.745/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_12__46_/D    1
clk(R)->clk(R)	2.906    -5.744/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_12__63_/D    1
clk(R)->clk(F)	1.571    -5.744/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.744/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_40_/D    1
clk(R)->clk(R)	3.145    -5.744/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_2__54_/D    1
clk(R)->clk(R)	3.135    -5.744/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_27__56_/D    1
clk(R)->clk(R)	2.914    -5.744/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_24__54_/D    1
clk(R)->clk(R)	3.013    -5.744/*        -0.113/*        cpu0/myregFile/regfile_ram_reg_31__30_/D    1
clk(R)->clk(R)	2.907    -5.744/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_26__42_/D    1
clk(R)->clk(R)	2.908    -5.744/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_7__61_/D    1
clk(R)->clk(R)	2.910    -5.744/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_8__57_/D    1
clk(R)->clk(R)	3.165    -5.744/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_1__20_/D    1
clk(R)->clk(F)	1.571    -5.743/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_24_/D    1
clk(R)->clk(R)	3.139    -5.743/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_12__46_/D    1
clk(R)->clk(R)	2.908    -5.743/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__34_/D    1
clk(R)->clk(R)	2.972    -5.743/*        -0.072/*        cpu3/myregFile/regfile_ram_reg_3__6_/D    1
clk(R)->clk(R)	2.974    -5.743/*        -0.074/*        cpu3/myregFile/regfile_ram_reg_25__7_/D    1
clk(R)->clk(R)	2.897    -5.743/*        0.003/*         cpu2/myregFile/regfile_ram_reg_1__42_/D    1
clk(R)->clk(R)	2.906    -5.743/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_8__42_/D    1
clk(R)->clk(R)	2.905    -5.743/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_1__44_/D    1
clk(R)->clk(R)	2.911    -5.743/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__17_/D    1
clk(R)->clk(R)	3.161    -5.743/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_12__58_/D    1
clk(R)->clk(R)	2.737    -5.743/*        0.163/*         nr/nic0/output_buffer_reg_24_/D    1
clk(R)->clk(R)	2.901    -5.743/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_12__40_/D    1
clk(R)->clk(R)	2.909    -5.743/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_4__55_/D    1
clk(R)->clk(R)	2.910    -5.743/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_24__19_/D    1
clk(R)->clk(R)	2.897    -5.743/*        0.003/*         cpu2/myregFile/regfile_ram_reg_1__45_/D    1
clk(R)->clk(R)	3.162    -5.743/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_12__62_/D    1
clk(R)->clk(R)	2.902    -5.743/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_26__19_/D    1
clk(R)->clk(R)	3.148    -5.742/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_10__38_/D    1
clk(R)->clk(F)	1.571    -5.742/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_26_/D    1
clk(R)->clk(R)	3.144    -5.742/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_30__35_/D    1
clk(R)->clk(R)	3.140    -5.742/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_30__50_/D    1
clk(R)->clk(F)	1.571    -5.742/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_29_/D    1
clk(R)->clk(R)	3.151    -5.742/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_14__37_/D    1
clk(R)->clk(F)	1.571    -5.742/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_14_/D    1
clk(R)->clk(F)	1.583    -5.742/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_7_/D    1
clk(R)->clk(R)	3.153    -5.742/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_1__47_/D    1
clk(R)->clk(R)	2.907    -5.741/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_4__52_/D    1
clk(R)->clk(R)	3.129    -5.741/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_12__56_/D    1
clk(R)->clk(F)	1.571    -5.741/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_54_/D    1
clk(R)->clk(R)	3.147    -5.741/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_17__47_/D    1
clk(R)->clk(F)	1.571    -5.741/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_4_/D    1
clk(R)->clk(R)	2.899    -5.741/*        0.001/*         cpu2/myregFile/regfile_ram_reg_26__16_/D    1
clk(R)->clk(R)	2.750    -5.741/*        0.150/*         nr/nic0/output_buffer_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.741/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_10_/D    1
clk(R)->clk(R)	3.158    -5.741/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_3__3_/D    1
clk(R)->clk(R)	3.147    -5.741/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_5__35_/D    1
clk(R)->clk(R)	2.913    -5.741/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_4__60_/D    1
clk(R)->clk(R)	2.904    -5.741/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__11_/D    1
clk(R)->clk(F)	1.571    -5.741/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_13_/D    1
clk(R)->clk(R)	2.750    -5.740/*        0.150/*         nr/nic0/output_buffer_reg_23_/D    1
clk(R)->clk(R)	2.911    -5.740/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__20_/D    1
clk(R)->clk(R)	3.147    -5.740/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_21__33_/D    1
clk(R)->clk(R)	2.977    -5.740/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_3__7_/D    1
clk(R)->clk(R)	3.142    -5.740/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_6__54_/D    1
clk(R)->clk(R)	3.156    -5.740/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_23__0_/D    1
clk(R)->clk(R)	3.156    -5.740/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_1__5_/D    1
clk(R)->clk(R)	3.141    -5.740/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_1__46_/D    1
clk(R)->clk(R)	2.909    -5.740/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_15__44_/D    1
clk(R)->clk(R)	3.155    -5.740/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_1__4_/D    1
clk(R)->clk(F)	1.583    -5.740/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_22_/D    1
clk(R)->clk(F)	1.572    -5.740/*        0.128/*         nr/router_ring/r1/ccwo/ccwdo_reg_18_/D    1
clk(R)->clk(R)	3.155    -5.740/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_17__62_/D    1
clk(R)->clk(R)	3.135    -5.740/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_29__40_/D    1
clk(R)->clk(R)	2.904    -5.740/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_4__33_/D    1
clk(R)->clk(R)	2.908    -5.740/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__49_/D    1
clk(R)->clk(F)	1.572    -5.740/*        0.128/*         nr/router_ring/r1/ccwo/ccwdo_reg_9_/D    1
clk(R)->clk(R)	3.146    -5.740/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_2__50_/D    1
clk(R)->clk(R)	3.159    -5.740/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_4__34_/D    1
clk(R)->clk(R)	2.909    -5.739/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_8__45_/D    1
clk(R)->clk(R)	3.148    -5.739/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_5__33_/D    1
clk(R)->clk(R)	3.162    -5.739/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_13__16_/D    1
clk(R)->clk(R)	2.900    -5.739/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_9__8_/D    1
clk(R)->clk(R)	2.917    -5.739/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_26__56_/D    1
clk(R)->clk(R)	3.152    -5.739/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_5__58_/D    1
clk(R)->clk(R)	3.184    -5.739/*        -0.284/*        cpu0/myregFile/regfile_ram_reg_27__60_/D    1
clk(R)->clk(F)	1.583    -5.739/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.739/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_28_/D    1
clk(R)->clk(R)	2.895    -5.739/*        0.005/*         cpu2/myregFile/regfile_ram_reg_8__3_/D    1
clk(R)->clk(R)	3.148    -5.739/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_5__51_/D    1
clk(R)->clk(R)	2.896    -5.739/*        0.004/*         cpu2/myregFile/regfile_ram_reg_4__32_/D    1
clk(R)->clk(R)	2.911    -5.739/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_3__42_/D    1
clk(R)->clk(R)	3.141    -5.739/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_17__46_/D    1
clk(R)->clk(R)	2.897    -5.739/*        0.003/*         cpu2/myregFile/regfile_ram_reg_12__62_/D    1
clk(R)->clk(F)	1.584    -5.739/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_6_/D    1
clk(R)->clk(R)	2.912    -5.739/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_12__61_/D    1
clk(R)->clk(R)	2.906    -5.739/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_26__20_/D    1
clk(R)->clk(R)	2.905    -5.739/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_26__17_/D    1
clk(R)->clk(R)	2.925    -5.739/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_24__37_/D    1
clk(R)->clk(R)	3.154    -5.739/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_23__3_/D    1
clk(R)->clk(F)	1.583    -5.739/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_48_/D    1
clk(R)->clk(R)	2.897    -5.739/*        0.003/*         cpu2/myregFile/regfile_ram_reg_11__9_/D    1
clk(R)->clk(R)	3.136    -5.739/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_27__43_/D    1
clk(R)->clk(R)	3.151    -5.738/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_25__33_/D    1
clk(R)->clk(R)	3.150    -5.738/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_5__36_/D    1
clk(R)->clk(R)	2.746    -5.738/*        0.154/*         nr/nic0/output_buffer_reg_7_/D    1
clk(R)->clk(F)	1.585    -5.738/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_19_/D    1
clk(R)->clk(R)	2.915    -5.738/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_8__22_/D    1
clk(R)->clk(R)	2.893    -5.737/*        0.007/*         cpu2/myregFile/regfile_ram_reg_12__33_/D    1
clk(R)->clk(R)	2.899    -5.737/*        0.001/*         cpu2/myregFile/regfile_ram_reg_29__2_/D    1
clk(R)->clk(R)	2.890    -5.737/*        0.010/*         cpu2/myregFile/regfile_ram_reg_19__25_/D    1
clk(R)->clk(R)	3.158    -5.737/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_13__19_/D    1
clk(R)->clk(R)	3.150    -5.737/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_14__32_/D    1
clk(R)->clk(R)	3.145    -5.737/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_6__53_/D    1
clk(R)->clk(R)	2.895    -5.737/*        0.005/*         cpu2/myregFile/regfile_ram_reg_15__41_/D    1
clk(R)->clk(R)	3.135    -5.737/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_17__56_/D    1
clk(R)->clk(F)	1.584    -5.737/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_53_/D    1
clk(R)->clk(R)	3.155    -5.737/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__49_/D    1
clk(R)->clk(R)	2.909    -5.737/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_8__44_/D    1
clk(R)->clk(R)	2.908    -5.736/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_24__51_/D    1
clk(R)->clk(R)	3.164    -5.736/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_17__41_/D    1
clk(R)->clk(R)	3.144    -5.736/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_22__32_/D    1
clk(R)->clk(R)	3.165    -5.736/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_13__18_/D    1
clk(R)->clk(R)	2.980    -5.736/*        -0.080/*        cpu3/myregFile/regfile_ram_reg_27__6_/D    1
clk(R)->clk(R)	2.916    -5.736/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_8__56_/D    1
clk(R)->clk(R)	2.906    -5.736/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_4__62_/D    1
clk(R)->clk(R)	2.982    -5.736/*        -0.082/*        cpu3/myregFile/regfile_ram_reg_27__7_/D    1
clk(R)->clk(R)	3.159    -5.736/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_13__23_/D    1
clk(R)->clk(F)	1.571    -5.736/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_15_/D    1
clk(R)->clk(R)	3.155    -5.736/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_10__50_/D    1
clk(R)->clk(R)	3.141    -5.735/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_14__39_/D    1
clk(R)->clk(R)	2.920    -5.735/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_8__5_/D    1
clk(R)->clk(R)	3.156    -5.735/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_13__20_/D    1
clk(R)->clk(R)	3.147    -5.735/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_6__38_/D    1
clk(R)->clk(R)	2.753    -5.734/*        0.147/*         nr/nic0/output_buffer_reg_27_/D    1
clk(R)->clk(R)	3.160    -5.734/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_14__52_/D    1
clk(R)->clk(R)	3.150    -5.734/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_5__60_/D    1
clk(R)->clk(R)	3.158    -5.734/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_1__2_/D    1
clk(R)->clk(R)	3.148    -5.734/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_10__35_/D    1
clk(R)->clk(R)	3.143    -5.734/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_30__53_/D    1
clk(R)->clk(R)	2.913    -5.734/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_7__60_/D    1
clk(R)->clk(R)	2.901    -5.734/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_12__38_/D    1
clk(R)->clk(R)	2.899    -5.733/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__63_/D    1
clk(R)->clk(R)	2.911    -5.733/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_8__0_/D    1
clk(R)->clk(R)	2.990    -5.733/*        -0.090/*        cpu3/myregFile/regfile_ram_reg_25__6_/D    1
clk(R)->clk(R)	3.153    -5.733/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__17_/D    1
clk(R)->clk(R)	3.148    -5.733/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_6__50_/D    1
clk(R)->clk(F)	1.571    -5.733/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_27_/D    1
clk(R)->clk(R)	3.157    -5.733/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_1__1_/D    1
clk(R)->clk(R)	2.904    -5.732/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__12_/D    1
clk(R)->clk(R)	3.156    -5.732/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_30__36_/D    1
clk(R)->clk(R)	2.893    -5.732/*        0.007/*         cpu2/myregFile/regfile_ram_reg_21__41_/D    1
clk(R)->clk(R)	3.144    -5.732/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_25__32_/D    1
clk(R)->clk(R)	3.139    -5.732/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_1__59_/D    1
clk(R)->clk(R)	3.155    -5.732/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_30__38_/D    1
clk(R)->clk(R)	3.153    -5.731/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__21_/D    1
clk(R)->clk(R)	2.903    -5.731/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_12__35_/D    1
clk(R)->clk(R)	2.900    -5.731/*        0.000/*         cpu2/myregFile/regfile_ram_reg_3__41_/D    1
clk(R)->clk(R)	2.901    -5.731/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_21__42_/D    1
clk(R)->clk(R)	2.900    -5.731/*        0.000/*         cpu2/myregFile/regfile_ram_reg_12__43_/D    1
clk(R)->clk(R)	2.904    -5.731/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_4__43_/D    1
clk(R)->clk(F)	1.571    -5.731/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_19_/D    1
clk(R)->clk(R)	2.905    -5.731/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__53_/D    1
clk(R)->clk(F)	1.570    -5.731/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_23_/D    1
clk(R)->clk(R)	2.911    -5.731/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__4_/D    1
clk(R)->clk(R)	3.159    -5.731/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_26__49_/D    1
clk(R)->clk(R)	2.910    -5.731/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_26__18_/D    1
clk(R)->clk(R)	2.915    -5.730/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_5__14_/D    1
clk(R)->clk(R)	3.148    -5.730/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_17__59_/D    1
clk(R)->clk(R)	2.910    -5.730/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_15__42_/D    1
clk(R)->clk(R)	3.155    -5.730/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__55_/D    1
clk(R)->clk(R)	3.153    -5.730/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_10__36_/D    1
clk(R)->clk(R)	2.896    -5.730/*        0.004/*         cpu2/myregFile/regfile_ram_reg_29__31_/D    1
clk(R)->clk(R)	3.151    -5.730/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_30__54_/D    1
clk(R)->clk(R)	2.911    -5.730/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_21__45_/D    1
clk(R)->clk(R)	2.905    -5.730/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_15__45_/D    1
clk(R)->clk(R)	2.909    -5.730/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_12__50_/D    1
clk(R)->clk(R)	2.894    -5.730/*        0.006/*         cpu2/myregFile/regfile_ram_reg_4__47_/D    1
clk(R)->clk(R)	2.904    -5.729/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_24__5_/D    1
clk(R)->clk(R)	3.170    -5.729/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_5__41_/D    1
clk(R)->clk(R)	2.901    -5.729/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_4__39_/D    1
clk(R)->clk(R)	3.131    -5.729/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_27__57_/D    1
clk(R)->clk(R)	3.143    -5.729/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_6__35_/D    1
clk(R)->clk(R)	2.902    -5.729/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_24__40_/D    1
clk(R)->clk(R)	2.896    -5.729/*        0.004/*         cpu2/myregFile/regfile_ram_reg_24__43_/D    1
clk(R)->clk(F)	1.570    -5.728/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_18_/D    1
clk(R)->clk(R)	3.150    -5.728/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_5__61_/D    1
clk(R)->clk(R)	3.153    -5.728/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_2__35_/D    1
clk(R)->clk(R)	2.898    -5.728/*        0.002/*         cpu2/myregFile/regfile_ram_reg_13__9_/D    1
clk(R)->clk(R)	3.161    -5.728/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_26__34_/D    1
clk(R)->clk(R)	2.912    -5.728/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_5__13_/D    1
clk(R)->clk(F)	1.570    -5.728/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_40_/D    1
clk(R)->clk(R)	2.917    -5.728/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_26__1_/D    1
clk(R)->clk(R)	3.135    -5.728/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_1__42_/D    1
clk(R)->clk(R)	2.733    */-5.728        */0.167         cpu3/myEXMEM_WB/WB_ppp_reg_1_/D    1
clk(R)->clk(R)	2.905    -5.728/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__36_/D    1
clk(R)->clk(R)	2.900    -5.728/*        0.000/*         cpu2/myregFile/regfile_ram_reg_29__4_/D    1
clk(R)->clk(R)	3.131    -5.727/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_17__57_/D    1
clk(R)->clk(R)	3.140    -5.727/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_28__51_/D    1
clk(R)->clk(R)	2.733    */-5.727        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.910    -5.727/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_7__62_/D    1
clk(R)->clk(F)	1.570    -5.727/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_3_/D    1
clk(R)->clk(F)	1.571    -5.727/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_20_/D    1
clk(R)->clk(R)	2.902    -5.727/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_24__46_/D    1
clk(R)->clk(R)	2.733    */-5.727        */0.167         cpu3/myEXMEM_WB/WB_Wreg_reg_3_/D    1
clk(R)->clk(F)	1.570    -5.727/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_5_/D    1
clk(R)->clk(R)	2.906    -5.727/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__56_/D    1
clk(R)->clk(R)	2.733    */-5.727        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.733    */-5.727        */0.167         cpu3/myEXMEM_WB/WB_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.902    -5.726/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__43_/D    1
clk(R)->clk(R)	2.904    -5.726/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_5__8_/D    1
clk(R)->clk(R)	2.907    -5.726/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_24__50_/D    1
clk(R)->clk(R)	3.171    -5.726/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_7__0_/D    1
clk(R)->clk(R)	2.910    -5.726/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_24__0_/D    1
clk(R)->clk(R)	3.147    -5.726/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_13__1_/D    1
clk(R)->clk(R)	2.733    */-5.726        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.733    */-5.726        */0.167         cpu3/myEXMEM_WB/WB_ppp_reg_0_/D    1
clk(R)->clk(R)	2.911    -5.726/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_12__55_/D    1
clk(R)->clk(R)	2.733    */-5.726        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.733    */-5.726        */0.167         cpu3/myEXMEM_WB/WB_Wreg_reg_4_/D    1
clk(R)->clk(R)	3.148    -5.726/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_10__33_/D    1
clk(R)->clk(R)	2.733    */-5.726        */0.167         cpu3/myEXMEM_WB/WB_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.733    */-5.725        */0.167         cpu3/myEXMEM_WB/WB_Wreg_en_reg/D    1
clk(R)->clk(R)	2.733    */-5.725        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.901    -5.725/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_7__47_/D    1
clk(R)->clk(F)	1.570    -5.725/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_21_/D    1
clk(R)->clk(R)	2.733    */-5.725        */0.167         cpu3/myEXMEM_WB/WB_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.912    -5.725/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_3__57_/D    1
clk(R)->clk(R)	2.733    */-5.725        */0.167         cpu3/myEXMEM_WB/WB_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.917    -5.725/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_26__22_/D    1
clk(R)->clk(R)	3.154    -5.725/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_14__34_/D    1
clk(R)->clk(R)	2.911    -5.725/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_4__51_/D    1
clk(R)->clk(R)	2.896    -5.725/*        0.004/*         cpu2/myregFile/regfile_ram_reg_19__27_/D    1
clk(R)->clk(R)	2.911    -5.725/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__53_/D    1
clk(R)->clk(R)	2.898    -5.725/*        0.002/*         cpu2/myregFile/regfile_ram_reg_9__9_/D    1
clk(R)->clk(R)	3.150    -5.724/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_4__61_/D    1
clk(R)->clk(R)	3.147    -5.724/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_4__60_/D    1
clk(R)->clk(R)	2.926    -5.724/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_12__60_/D    1
clk(R)->clk(R)	2.912    -5.724/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_24__35_/D    1
clk(R)->clk(R)	2.915    -5.724/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_12__34_/D    1
clk(R)->clk(R)	2.914    -5.723/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_12__48_/D    1
clk(R)->clk(R)	2.914    -5.723/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_12__49_/D    1
clk(R)->clk(R)	2.906    -5.723/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_7__58_/D    1
clk(R)->clk(R)	2.908    -5.723/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_24__61_/D    1
clk(R)->clk(R)	2.910    -5.723/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_4__53_/D    1
clk(R)->clk(F)	1.570    -5.723/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_4_/D    1
clk(R)->clk(R)	2.915    -5.723/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_12__37_/D    1
clk(R)->clk(R)	2.917    -5.723/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_12__52_/D    1
clk(R)->clk(R)	3.150    -5.723/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_2__32_/D    1
clk(R)->clk(R)	2.896    -5.723/*        0.004/*         cpu2/myregFile/regfile_ram_reg_26__2_/D    1
clk(R)->clk(R)	3.168    -5.723/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_26__52_/D    1
clk(R)->clk(R)	3.150    -5.722/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_11__3_/D    1
clk(R)->clk(R)	3.158    -5.722/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_14__48_/D    1
clk(R)->clk(R)	3.148    -5.722/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_21__32_/D    1
clk(R)->clk(R)	2.898    -5.722/*        0.002/*         cpu2/myregFile/regfile_ram_reg_14__55_/D    1
clk(R)->clk(R)	2.905    -5.722/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_29__29_/D    1
clk(R)->clk(R)	3.128    -5.722/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_12__43_/D    1
clk(R)->clk(R)	2.733    */-5.722        */0.167         cpu3/myEXMEM_WB/WB_ppp_reg_2_/D    1
clk(R)->clk(R)	3.139    -5.722/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_10__32_/D    1
clk(R)->clk(R)	3.145    -5.722/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_12__42_/D    1
clk(R)->clk(F)	1.570    -5.722/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_44_/D    1
clk(R)->clk(R)	2.911    -5.722/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_4__35_/D    1
clk(R)->clk(R)	2.911    -5.722/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_4__38_/D    1
clk(R)->clk(R)	3.137    -5.722/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_1__56_/D    1
clk(R)->clk(R)	3.130    -5.722/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_12__40_/D    1
clk(R)->clk(R)	2.741    -5.721/*        0.159/*         nr/nic0/output_buffer_reg_22_/D    1
clk(R)->clk(R)	2.910    -5.721/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_4__36_/D    1
clk(R)->clk(R)	3.159    -5.721/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__3_/D    1
clk(R)->clk(F)	1.571    -5.721/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_22_/D    1
clk(R)->clk(R)	3.158    -5.721/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_25__22_/D    1
clk(R)->clk(R)	2.901    -5.721/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_15__20_/D    1
clk(R)->clk(R)	2.906    -5.721/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_24__62_/D    1
clk(R)->clk(R)	2.904    -5.721/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__23_/D    1
clk(R)->clk(R)	2.902    -5.721/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_12__32_/D    1
clk(R)->clk(R)	2.895    -5.721/*        0.005/*         cpu2/myregFile/regfile_ram_reg_23__27_/D    1
clk(R)->clk(R)	2.904    -5.721/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__54_/D    1
clk(R)->clk(R)	2.891    -5.720/*        0.009/*         cpu2/myregFile/regfile_ram_reg_17__14_/D    1
clk(R)->clk(F)	1.570    -5.720/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_2_/D    1
clk(R)->clk(R)	2.903    -5.720/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_1__41_/D    1
clk(R)->clk(R)	2.909    -5.720/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_24__36_/D    1
clk(R)->clk(R)	2.887    -5.720/*        0.013/*         cpu2/myregFile/regfile_ram_reg_25__31_/D    1
clk(R)->clk(R)	2.911    -5.720/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_5__15_/D    1
clk(R)->clk(R)	3.158    -5.720/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_22__33_/D    1
clk(R)->clk(R)	2.892    -5.720/*        0.008/*         cpu2/myregFile/regfile_ram_reg_12__51_/D    1
clk(R)->clk(R)	2.905    -5.720/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__58_/D    1
clk(R)->clk(R)	2.893    -5.720/*        0.007/*         cpu2/myregFile/regfile_ram_reg_23__28_/D    1
clk(R)->clk(R)	2.911    -5.719/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_21__56_/D    1
clk(R)->clk(R)	3.159    -5.719/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_25__18_/D    1
clk(R)->clk(R)	2.892    -5.719/*        0.008/*         cpu2/myregFile/regfile_ram_reg_27__31_/D    1
clk(R)->clk(F)	1.570    -5.719/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.719/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_6_/D    1
clk(R)->clk(R)	2.892    -5.719/*        0.008/*         cpu2/myregFile/regfile_ram_reg_19__28_/D    1
clk(R)->clk(F)	1.571    -5.719/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_16_/D    1
clk(R)->clk(R)	3.132    -5.719/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_12__57_/D    1
clk(R)->clk(R)	2.898    -5.719/*        0.002/*         cpu2/myregFile/regfile_ram_reg_29__26_/D    1
clk(R)->clk(R)	3.166    -5.719/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_5__62_/D    1
clk(R)->clk(R)	2.899    -5.719/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__33_/D    1
clk(R)->clk(R)	3.130    -5.719/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_1__43_/D    1
clk(R)->clk(F)	1.582    -5.719/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_20_/D    1
clk(R)->clk(R)	3.166    -5.718/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_2__36_/D    1
clk(R)->clk(R)	3.144    -5.718/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_2__33_/D    1
clk(R)->clk(R)	2.906    -5.718/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_26__0_/D    1
clk(R)->clk(R)	2.907    -5.718/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_29__28_/D    1
clk(R)->clk(R)	2.913    -5.718/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_15__56_/D    1
clk(R)->clk(R)	3.145    -5.718/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_28__32_/D    1
clk(R)->clk(R)	3.133    -5.718/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_17__43_/D    1
clk(R)->clk(R)	2.902    -5.718/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_24__47_/D    1
clk(R)->clk(R)	2.918    -5.718/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_4__58_/D    1
clk(R)->clk(R)	2.911    -5.718/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__38_/D    1
clk(R)->clk(R)	3.149    -5.717/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_30__37_/D    1
clk(R)->clk(R)	3.141    -5.717/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_27__40_/D    1
clk(R)->clk(R)	2.917    -5.717/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_24__48_/D    1
clk(R)->clk(R)	2.918    -5.717/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_13__11_/D    1
clk(R)->clk(R)	3.162    -5.717/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_25__16_/D    1
clk(R)->clk(F)	1.585    -5.717/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_62_/D    1
clk(R)->clk(R)	2.897    -5.717/*        0.003/*         cpu2/myregFile/regfile_ram_reg_24__41_/D    1
clk(R)->clk(F)	1.582    -5.717/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_2_/D    1
clk(R)->clk(F)	1.571    -5.717/*        0.129/*         nr/router_ring/r1/ccwo/ccwdo_reg_32_/D    1
clk(R)->clk(R)	2.895    -5.717/*        0.005/*         cpu2/myregFile/regfile_ram_reg_29__27_/D    1
clk(R)->clk(R)	3.150    -5.717/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_4__47_/D    1
clk(R)->clk(R)	2.899    -5.717/*        0.001/*         cpu2/myregFile/regfile_ram_reg_5__11_/D    1
clk(R)->clk(R)	2.896    -5.716/*        0.004/*         cpu2/myregFile/regfile_ram_reg_23__31_/D    1
clk(R)->clk(F)	1.571    -5.716/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_17_/D    1
clk(R)->clk(R)	3.164    -5.716/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_14__51_/D    1
clk(R)->clk(R)	3.161    -5.716/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_5__63_/D    1
clk(R)->clk(R)	3.160    -5.716/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_6__36_/D    1
clk(R)->clk(R)	2.897    -5.716/*        0.003/*         cpu2/myregFile/regfile_ram_reg_15__16_/D    1
clk(R)->clk(R)	2.904    -5.716/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__47_/D    1
clk(R)->clk(R)	3.152    -5.716/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_10__37_/D    1
clk(R)->clk(R)	3.161    -5.715/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_15__3_/D    1
clk(R)->clk(R)	3.647    */-5.715        */-0.747        cpu1/myregFile/regfile_ram_reg_0__51_/D    1
clk(R)->clk(R)	2.902    -5.715/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_15__19_/D    1
clk(R)->clk(F)	1.585    -5.715/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_41_/D    1
clk(R)->clk(R)	2.908    -5.715/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_17__26_/D    1
clk(R)->clk(R)	3.148    -5.715/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_28__33_/D    1
clk(R)->clk(R)	3.146    -5.715/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_5__45_/D    1
clk(R)->clk(R)	2.908    -5.715/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_14__37_/D    1
clk(R)->clk(R)	2.919    -5.715/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_15__57_/D    1
clk(R)->clk(R)	2.747    -5.715/*        0.153/*         nr/nic0/output_buffer_reg_2_/D    1
clk(R)->clk(R)	2.902    -5.715/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_26__4_/D    1
clk(R)->clk(R)	2.748    -5.715/*        0.152/*         nr/nic0/output_buffer_reg_0_/D    1
clk(R)->clk(R)	2.894    -5.715/*        0.006/*         cpu2/myregFile/regfile_ram_reg_7__59_/D    1
clk(R)->clk(R)	2.916    -5.715/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_19__26_/D    1
clk(R)->clk(R)	3.154    -5.715/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_4__44_/D    1
clk(R)->clk(R)	2.921    -5.715/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_4__50_/D    1
clk(R)->clk(R)	2.916    -5.714/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_24__58_/D    1
clk(R)->clk(R)	2.902    -5.714/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_19__30_/D    1
clk(R)->clk(R)	2.923    -5.714/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_4__48_/D    1
clk(R)->clk(R)	3.133    -5.714/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_17__40_/D    1
clk(R)->clk(R)	3.150    -5.714/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__32_/D    1
clk(R)->clk(R)	2.900    -5.714/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_24__3_/D    1
clk(R)->clk(R)	2.892    -5.714/*        0.008/*         cpu2/myregFile/regfile_ram_reg_12__44_/D    1
clk(R)->clk(R)	3.134    -5.714/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_1__57_/D    1
clk(R)->clk(R)	2.750    -5.713/*        0.150/*         nr/nic0/output_buffer_reg_21_/D    1
clk(R)->clk(R)	2.902    -5.713/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_29__30_/D    1
clk(R)->clk(R)	2.910    -5.713/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_14__34_/D    1
clk(R)->clk(R)	2.897    -5.713/*        0.003/*         cpu2/myregFile/regfile_ram_reg_12__39_/D    1
clk(R)->clk(R)	2.911    -5.713/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_29__24_/D    1
clk(R)->clk(R)	3.157    -5.713/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_4__58_/D    1
clk(R)->clk(F)	1.582    -5.713/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_57_/D    1
clk(R)->clk(R)	2.893    -5.713/*        0.007/*         cpu2/myregFile/regfile_ram_reg_17__15_/D    1
clk(R)->clk(F)	1.571    -5.713/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_43_/D    1
clk(R)->clk(R)	2.887    -5.713/*        0.013/*         cpu2/myregFile/regfile_ram_reg_19__31_/D    1
clk(R)->clk(R)	3.150    -5.713/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__33_/D    1
clk(R)->clk(R)	2.899    -5.713/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__42_/D    1
clk(R)->clk(R)	2.913    -5.713/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_17__25_/D    1
clk(R)->clk(R)	2.891    -5.712/*        0.009/*         cpu2/myregFile/regfile_ram_reg_7__44_/D    1
clk(R)->clk(F)	1.571    -5.712/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_0_/D    1
clk(R)->clk(R)	2.916    -5.712/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_24__60_/D    1
clk(R)->clk(R)	3.157    -5.712/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_13__5_/D    1
clk(R)->clk(R)	3.150    -5.712/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_25__1_/D    1
clk(R)->clk(R)	3.164    -5.712/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_4__63_/D    1
clk(R)->clk(R)	2.909    -5.712/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_17__27_/D    1
clk(R)->clk(R)	2.904    -5.712/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_4__59_/D    1
clk(R)->clk(R)	2.892    -5.712/*        0.008/*         cpu2/myregFile/regfile_ram_reg_17__8_/D    1
clk(R)->clk(R)	3.157    -5.712/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_25__20_/D    1
clk(R)->clk(F)	1.571    -5.711/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_45_/D    1
clk(R)->clk(R)	2.898    -5.711/*        0.002/*         cpu2/myregFile/regfile_ram_reg_21__17_/D    1
clk(R)->clk(R)	3.154    -5.711/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_22__22_/D    1
clk(R)->clk(F)	1.571    -5.711/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_41_/D    1
clk(R)->clk(R)	3.162    -5.711/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_4__62_/D    1
clk(R)->clk(F)	1.571    -5.711/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_26_/D    1
clk(R)->clk(R)	2.741    -5.711/*        0.159/*         nr/nic0/output_buffer_reg_31_/D    1
clk(R)->clk(R)	2.908    -5.711/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_1__56_/D    1
clk(R)->clk(R)	2.752    -5.711/*        0.148/*         nr/nic0/output_buffer_reg_3_/D    1
clk(R)->clk(R)	2.899    -5.711/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__44_/D    1
clk(R)->clk(R)	3.138    -5.711/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_4__59_/D    1
clk(R)->clk(R)	3.161    -5.711/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_4__45_/D    1
clk(R)->clk(R)	3.139    -5.710/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_1__40_/D    1
clk(R)->clk(R)	2.891    -5.710/*        0.009/*         cpu2/myregFile/regfile_ram_reg_25__14_/D    1
clk(R)->clk(R)	2.752    -5.710/*        0.148/*         nr/nic0/output_buffer_reg_16_/D    1
clk(R)->clk(R)	3.153    -5.710/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_13__2_/D    1
clk(R)->clk(R)	2.912    -5.710/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_24__21_/D    1
clk(R)->clk(R)	3.160    -5.710/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_5__44_/D    1
clk(R)->clk(R)	3.140    -5.710/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_10__51_/D    1
clk(R)->clk(R)	2.749    -5.710/*        0.151/*         nr/nic0/output_buffer_reg_5_/D    1
clk(R)->clk(R)	2.902    -5.710/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_24__45_/D    1
clk(R)->clk(R)	2.905    -5.709/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_4__44_/D    1
clk(R)->clk(R)	2.905    -5.709/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_26__5_/D    1
clk(R)->clk(R)	3.143    -5.709/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_2__37_/D    1
clk(R)->clk(R)	2.907    -5.709/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_17__30_/D    1
clk(R)->clk(R)	3.132    -5.709/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_18__57_/D    1
clk(R)->clk(R)	2.913    -5.709/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_15__1_/D    1
clk(R)->clk(R)	2.902    -5.709/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_5__9_/D    1
clk(R)->clk(R)	2.908    -5.709/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_23__30_/D    1
clk(R)->clk(R)	2.913    -5.709/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_15__23_/D    1
clk(R)->clk(R)	3.166    -5.709/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_25__19_/D    1
clk(R)->clk(R)	2.903    -5.709/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_17__28_/D    1
clk(R)->clk(F)	1.570    -5.708/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_25_/D    1
clk(R)->clk(R)	3.153    -5.708/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_4__41_/D    1
clk(R)->clk(R)	2.753    -5.708/*        0.147/*         nr/nic0/output_buffer_reg_1_/D    1
clk(R)->clk(R)	2.911    -5.708/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_24__59_/D    1
clk(R)->clk(R)	3.162    -5.708/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_13__4_/D    1
clk(R)->clk(R)	2.903    -5.708/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_5__28_/D    1
clk(R)->clk(F)	1.571    -5.708/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_42_/D    1
clk(R)->clk(F)	1.581    -5.707/*        0.119/*         nr/router_ring/r1/ccwo/ccwdo_reg_58_/D    1
clk(R)->clk(R)	2.899    -5.707/*        0.001/*         cpu2/myregFile/regfile_ram_reg_23__13_/D    1
clk(R)->clk(F)	1.571    -5.707/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_58_/D    1
clk(R)->clk(R)	3.157    -5.707/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_22__18_/D    1
clk(R)->clk(F)	1.571    -5.707/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_46_/D    1
clk(R)->clk(R)	2.914    -5.707/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_1__57_/D    1
clk(R)->clk(R)	3.133    -5.707/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_4__56_/D    1
clk(R)->clk(R)	2.925    -5.707/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_4__54_/D    1
clk(R)->clk(R)	2.901    -5.707/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_19__13_/D    1
clk(R)->clk(R)	2.907    -5.707/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_12__59_/D    1
clk(R)->clk(R)	3.169    -5.707/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_25__23_/D    1
clk(R)->clk(F)	1.582    -5.706/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_34_/D    1
clk(R)->clk(F)	1.582    -5.706/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_47_/D    1
clk(R)->clk(R)	3.150    -5.706/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_25__0_/D    1
clk(R)->clk(R)	2.906    -5.706/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_17__13_/D    1
clk(R)->clk(R)	2.908    -5.706/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_24__56_/D    1
clk(R)->clk(R)	3.148    -5.706/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_9__53_/D    1
clk(R)->clk(R)	3.159    -5.705/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_10__52_/D    1
clk(R)->clk(R)	2.893    -5.705/*        0.007/*         cpu2/myregFile/regfile_ram_reg_17__31_/D    1
clk(R)->clk(R)	3.150    -5.705/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_5__47_/D    1
clk(R)->clk(R)	2.912    -5.705/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_14__49_/D    1
clk(R)->clk(F)	1.583    -5.705/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_35_/D    1
clk(R)->clk(R)	2.901    -5.705/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_23__12_/D    1
clk(R)->clk(R)	2.901    -5.705/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_27__30_/D    1
clk(R)->clk(F)	1.582    -5.705/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_39_/D    1
clk(R)->clk(R)	3.133    -5.705/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_18__40_/D    1
clk(R)->clk(R)	3.159    -5.705/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_22__16_/D    1
clk(R)->clk(R)	2.920    -5.705/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_14__52_/D    1
clk(R)->clk(R)	3.150    -5.705/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_4__46_/D    1
clk(R)->clk(R)	3.164    -5.705/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_25__17_/D    1
clk(R)->clk(F)	1.583    -5.705/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_33_/D    1
clk(R)->clk(R)	2.908    -5.705/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_5__25_/D    1
clk(R)->clk(R)	3.163    -5.705/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_25__21_/D    1
clk(R)->clk(R)	2.900    -5.705/*        0.000/*         cpu2/myregFile/regfile_ram_reg_27__14_/D    1
clk(R)->clk(R)	2.905    -5.705/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_27__26_/D    1
clk(R)->clk(R)	2.892    -5.704/*        0.008/*         cpu2/myregFile/regfile_ram_reg_11__28_/D    1
clk(R)->clk(R)	2.893    -5.704/*        0.007/*         cpu2/myregFile/regfile_ram_reg_26__3_/D    1
clk(R)->clk(F)	1.571    -5.704/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_1_/D    1
clk(R)->clk(F)	1.582    -5.704/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_23_/D    1
clk(R)->clk(R)	2.903    -5.704/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_25__24_/D    1
clk(R)->clk(R)	2.900    -5.704/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_23__25_/D    1
clk(R)->clk(F)	1.583    -5.704/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_44_/D    1
clk(R)->clk(R)	2.908    -5.704/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_27__29_/D    1
clk(R)->clk(F)	1.582    -5.704/*        0.118/*         nr/router_ring/r1/ccwo/ccwdo_reg_43_/D    1
clk(R)->clk(F)	1.584    -5.703/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_63_/D    1
clk(R)->clk(F)	1.583    -5.703/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_61_/D    1
clk(R)->clk(R)	3.155    -5.703/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_26__48_/D    1
clk(R)->clk(R)	3.159    -5.703/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_22__19_/D    1
clk(R)->clk(R)	2.933    -5.703/*        -0.033/*        cpu2/myregFile/regfile_ram_reg_9__11_/D    1
clk(R)->clk(R)	3.132    -5.703/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_18__59_/D    1
clk(R)->clk(R)	2.899    -5.703/*        0.001/*         cpu2/myregFile/regfile_ram_reg_29__14_/D    1
clk(R)->clk(R)	2.900    -5.703/*        0.000/*         cpu2/myregFile/regfile_ram_reg_23__15_/D    1
clk(R)->clk(R)	2.896    -5.703/*        0.004/*         cpu2/myregFile/regfile_ram_reg_11__25_/D    1
clk(R)->clk(R)	2.905    -5.702/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__19_/D    1
clk(R)->clk(R)	2.910    -5.702/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_17__12_/D    1
clk(R)->clk(R)	2.906    -5.702/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_21__20_/D    1
clk(R)->clk(R)	2.907    -5.702/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_19__12_/D    1
clk(R)->clk(R)	2.893    -5.702/*        0.007/*         cpu2/myregFile/regfile_ram_reg_20__32_/D    1
clk(R)->clk(R)	2.906    -5.702/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_5__27_/D    1
clk(R)->clk(R)	2.908    -5.702/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__14_/D    1
clk(R)->clk(F)	1.583    -5.702/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_60_/D    1
clk(R)->clk(F)	1.572    -5.702/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_60_/D    1
clk(R)->clk(R)	2.897    -5.702/*        0.003/*         cpu2/myregFile/regfile_ram_reg_7__42_/D    1
clk(R)->clk(R)	2.912    -5.701/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_23__29_/D    1
clk(R)->clk(R)	3.154    -5.701/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_13__0_/D    1
clk(R)->clk(R)	2.898    -5.701/*        0.002/*         cpu2/myregFile/regfile_ram_reg_20__55_/D    1
clk(R)->clk(R)	2.902    -5.701/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_9__25_/D    1
clk(R)->clk(F)	1.584    -5.701/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_59_/D    1
clk(R)->clk(R)	2.912    -5.701/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_23__14_/D    1
clk(R)->clk(R)	2.899    -5.701/*        0.001/*         cpu2/myregFile/regfile_ram_reg_15__5_/D    1
clk(R)->clk(R)	3.163    -5.701/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_10__49_/D    1
clk(R)->clk(R)	2.898    -5.701/*        0.002/*         cpu2/myregFile/regfile_ram_reg_25__15_/D    1
clk(R)->clk(F)	1.571    -5.701/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_29_/D    1
clk(R)->clk(R)	3.134    -5.701/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_4__40_/D    1
clk(R)->clk(R)	2.900    -5.701/*        0.000/*         cpu2/myregFile/regfile_ram_reg_19__8_/D    1
clk(R)->clk(R)	2.905    -5.700/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__18_/D    1
clk(R)->clk(R)	3.129    -5.700/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_20__30_/D    1
clk(R)->clk(F)	1.583    -5.700/*        0.117/*         nr/router_ring/r1/ccwo/ccwdo_reg_37_/D    1
clk(R)->clk(R)	2.908    -5.700/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_27__27_/D    1
clk(R)->clk(R)	2.921    -5.700/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_15__17_/D    1
clk(R)->clk(R)	2.907    -5.700/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_25__28_/D    1
clk(R)->clk(R)	2.898    -5.700/*        0.002/*         cpu2/myregFile/regfile_ram_reg_9__30_/D    1
clk(R)->clk(R)	2.917    -5.700/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_24__57_/D    1
clk(R)->clk(R)	3.135    -5.700/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_5__59_/D    1
clk(R)->clk(R)	2.901    -5.700/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_25__13_/D    1
clk(R)->clk(R)	3.153    -5.700/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_9__34_/D    1
clk(R)->clk(F)	1.584    -5.699/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_42_/D    1
clk(R)->clk(R)	2.912    -5.699/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_5__26_/D    1
clk(R)->clk(R)	2.912    -5.699/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_27__28_/D    1
clk(R)->clk(R)	3.155    -5.699/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_5__16_/D    1
clk(R)->clk(R)	3.151    -5.699/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__48_/D    1
clk(R)->clk(R)	2.903    -5.699/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_13__25_/D    1
clk(R)->clk(R)	3.150    -5.699/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_10__48_/D    1
clk(R)->clk(R)	2.914    -5.699/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_15__22_/D    1
clk(R)->clk(R)	2.903    -5.699/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_23__8_/D    1
clk(R)->clk(R)	3.153    -5.699/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_5__22_/D    1
clk(R)->clk(R)	3.158    -5.699/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_26__55_/D    1
clk(R)->clk(R)	2.977    -5.698/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__6_/D    1
clk(R)->clk(F)	1.572    -5.698/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_59_/D    1
clk(R)->clk(R)	2.903    -5.698/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_29__12_/D    1
clk(R)->clk(R)	3.156    -5.698/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_2__49_/D    1
clk(R)->clk(R)	2.915    -5.698/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_27__24_/D    1
clk(R)->clk(R)	2.751    -5.698/*        0.149/*         nr/nic0/output_buffer_reg_4_/D    1
clk(R)->clk(R)	2.935    -5.698/*        -0.035/*        cpu2/myregFile/regfile_ram_reg_21__57_/D    1
clk(R)->clk(R)	2.909    -5.698/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_17__24_/D    1
clk(R)->clk(R)	3.155    -5.698/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_1__0_/D    1
clk(R)->clk(R)	2.977    -5.698/*        -0.077/*        cpu3/myregFile/regfile_ram_reg_8__7_/D    1
clk(R)->clk(R)	3.147    -5.698/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_6__51_/D    1
clk(R)->clk(R)	2.905    -5.697/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_20__34_/D    1
clk(R)->clk(R)	2.894    -5.697/*        0.006/*         cpu2/myregFile/regfile_ram_reg_14__4_/D    1
clk(R)->clk(R)	3.144    -5.697/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_5__46_/D    1
clk(R)->clk(R)	2.908    -5.697/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_19__15_/D    1
clk(R)->clk(R)	2.916    -5.697/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_5__30_/D    1
clk(R)->clk(R)	2.909    -5.697/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_21__22_/D    1
clk(R)->clk(R)	3.151    -5.697/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__38_/D    1
clk(R)->clk(R)	2.901    -5.697/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_13__27_/D    1
clk(R)->clk(R)	3.147    -5.697/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_26__39_/D    1
clk(R)->clk(R)	2.904    -5.697/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_9__27_/D    1
clk(R)->clk(R)	2.900    -5.697/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_9__28_/D    1
clk(R)->clk(R)	3.139    -5.697/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_16__36_/D    1
clk(R)->clk(R)	2.908    -5.697/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_21__1_/D    1
clk(R)->clk(R)	2.910    -5.697/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_15__18_/D    1
clk(R)->clk(R)	2.911    -5.697/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_14__32_/D    1
clk(R)->clk(R)	2.905    -5.697/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__26_/D    1
clk(R)->clk(R)	2.899    -5.697/*        0.001/*         cpu2/myregFile/regfile_ram_reg_20__33_/D    1
clk(R)->clk(R)	2.907    -5.697/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_15__21_/D    1
clk(R)->clk(F)	1.570    -5.697/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_7_/D    1
clk(R)->clk(R)	3.137    -5.696/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_4__57_/D    1
clk(R)->clk(R)	3.150    -5.696/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_25__5_/D    1
clk(R)->clk(R)	3.146    -5.696/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_18__43_/D    1
clk(R)->clk(R)	2.889    -5.696/*        0.011/*         cpu2/myregFile/regfile_ram_reg_23__10_/D    1
clk(R)->clk(R)	3.156    -5.696/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_10__34_/D    1
clk(R)->clk(R)	2.901    -5.696/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_29__8_/D    1
clk(R)->clk(R)	2.906    -5.696/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_17__29_/D    1
clk(R)->clk(R)	3.156    -5.696/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_5__18_/D    1
clk(R)->clk(R)	3.151    -5.696/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_5__20_/D    1
clk(R)->clk(F)	1.571    -5.696/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_11_/D    1
clk(R)->clk(R)	2.889    -5.696/*        0.011/*         cpu2/myregFile/regfile_ram_reg_29__10_/D    1
clk(R)->clk(R)	3.158    -5.695/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_9__54_/D    1
clk(R)->clk(R)	2.903    -5.695/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_29__25_/D    1
clk(R)->clk(F)	1.585    -5.695/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_46_/D    1
clk(R)->clk(R)	2.911    -5.695/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_19__24_/D    1
clk(R)->clk(R)	2.912    -5.695/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_26__21_/D    1
clk(R)->clk(R)	2.915    -5.695/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_21__16_/D    1
clk(R)->clk(R)	3.131    -5.695/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_5__42_/D    1
clk(R)->clk(R)	2.903    -5.695/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_13__28_/D    1
clk(R)->clk(R)	2.904    -5.695/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_11__26_/D    1
clk(R)->clk(R)	3.425    -5.695/*        -0.525/*        cpu3/myregFile/regfile_ram_reg_31__29_/D    1
clk(R)->clk(R)	2.890    -5.695/*        0.010/*         cpu2/myregFile/regfile_ram_reg_25__25_/D    1
clk(R)->clk(R)	3.649    */-5.695        */-0.749        cpu1/myregFile/regfile_ram_reg_0__62_/D    1
clk(R)->clk(R)	2.898    -5.695/*        0.002/*         cpu2/myregFile/regfile_ram_reg_14__2_/D    1
clk(R)->clk(R)	2.903    -5.695/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_10__37_/D    1
clk(R)->clk(F)	1.585    -5.695/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_36_/D    1
clk(R)->clk(R)	2.910    -5.694/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_25__30_/D    1
clk(R)->clk(R)	2.887    -5.694/*        0.013/*         cpu2/myregFile/regfile_ram_reg_5__31_/D    1
clk(R)->clk(R)	3.155    -5.694/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_9__37_/D    1
clk(R)->clk(R)	2.922    -5.694/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_23__24_/D    1
clk(R)->clk(R)	3.144    -5.694/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_18__56_/D    1
clk(R)->clk(R)	2.897    -5.694/*        0.003/*         cpu2/myregFile/regfile_ram_reg_27__25_/D    1
clk(R)->clk(F)	1.585    -5.694/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_56_/D    1
clk(R)->clk(R)	2.899    -5.694/*        0.001/*         cpu2/myregFile/regfile_ram_reg_11__24_/D    1
clk(R)->clk(R)	2.905    -5.694/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_20__53_/D    1
clk(R)->clk(R)	3.148    -5.694/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_2__51_/D    1
clk(R)->clk(R)	2.907    -5.694/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_20__37_/D    1
clk(R)->clk(R)	3.154    -5.694/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_22__21_/D    1
clk(R)->clk(R)	3.427    -5.694/*        -0.527/*        cpu3/myregFile/regfile_ram_reg_31__25_/D    1
clk(R)->clk(R)	2.897    -5.693/*        0.003/*         cpu2/myregFile/regfile_ram_reg_7__45_/D    1
clk(R)->clk(R)	2.909    -5.693/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_9__26_/D    1
clk(R)->clk(R)	2.910    -5.693/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_25__27_/D    1
clk(R)->clk(R)	2.909    -5.693/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_19__29_/D    1
clk(R)->clk(R)	2.898    -5.693/*        0.002/*         cpu2/myregFile/regfile_ram_reg_27__8_/D    1
clk(R)->clk(R)	2.900    -5.693/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_29__11_/D    1
clk(R)->clk(R)	2.900    -5.693/*        0.000/*         cpu2/myregFile/regfile_ram_reg_17__9_/D    1
clk(R)->clk(R)	3.158    -5.693/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__39_/D    1
clk(R)->clk(R)	2.905    -5.693/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__30_/D    1
clk(R)->clk(R)	3.149    -5.693/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_30__34_/D    1
clk(R)->clk(R)	2.911    -5.692/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_5__29_/D    1
clk(R)->clk(F)	1.571    -5.692/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_32_/D    1
clk(R)->clk(R)	3.133    -5.692/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_20__28_/D    1
clk(R)->clk(R)	3.145    -5.692/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_4__42_/D    1
clk(R)->clk(R)	2.907    -5.692/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_27__13_/D    1
clk(R)->clk(R)	3.158    -5.692/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_30__52_/D    1
clk(R)->clk(R)	3.153    -5.692/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_25__4_/D    1
clk(R)->clk(R)	3.144    -5.692/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_20__25_/D    1
clk(R)->clk(R)	3.154    -5.692/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_22__1_/D    1
clk(R)->clk(R)	2.897    -5.692/*        0.003/*         cpu2/myregFile/regfile_ram_reg_15__3_/D    1
clk(R)->clk(R)	2.744    -5.692/*        0.156/*         nr/nic0/output_buffer_reg_17_/D    1
clk(R)->clk(R)	3.173    -5.692/*        -0.273/*        cpu0/myregFile/regfile_ram_reg_22__23_/D    1
clk(R)->clk(R)	2.908    -5.692/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_11__27_/D    1
clk(R)->clk(R)	3.127    -5.692/*        -0.227/*        cpu0/myregFile/regfile_ram_reg_5__56_/D    1
clk(R)->clk(R)	2.909    -5.691/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_12__45_/D    1
clk(R)->clk(R)	2.908    -5.691/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_29__15_/D    1
clk(R)->clk(R)	2.914    -5.691/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_25__26_/D    1
clk(R)->clk(R)	2.913    -5.691/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_23__26_/D    1
clk(R)->clk(R)	2.900    -5.691/*        0.000/*         cpu2/myregFile/regfile_ram_reg_10__33_/D    1
clk(R)->clk(R)	2.912    -5.691/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_29__13_/D    1
clk(R)->clk(R)	2.907    -5.691/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_11__30_/D    1
clk(R)->clk(R)	3.169    -5.691/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_25__2_/D    1
clk(R)->clk(R)	2.905    -5.690/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_14__36_/D    1
clk(R)->clk(R)	2.897    -5.690/*        0.003/*         cpu2/myregFile/regfile_ram_reg_23__9_/D    1
clk(R)->clk(R)	3.147    -5.690/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_6__37_/D    1
clk(R)->clk(R)	3.150    -5.690/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_9__50_/D    1
clk(R)->clk(R)	2.902    -5.690/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_25__11_/D    1
clk(R)->clk(R)	2.909    -5.690/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_25__8_/D    1
clk(R)->clk(R)	3.162    -5.690/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_2__52_/D    1
clk(R)->clk(R)	3.166    -5.690/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_10__55_/D    1
clk(R)->clk(R)	3.146    -5.690/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_16__35_/D    1
clk(R)->clk(R)	2.906    -5.690/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_10__52_/D    1
clk(R)->clk(R)	2.908    -5.690/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_10__34_/D    1
clk(R)->clk(R)	3.143    -5.690/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_16__38_/D    1
clk(R)->clk(R)	3.147    -5.689/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_4__43_/D    1
clk(R)->clk(R)	2.897    -5.689/*        0.003/*         cpu2/myregFile/regfile_ram_reg_27__11_/D    1
clk(R)->clk(R)	2.901    -5.689/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_9__29_/D    1
clk(R)->clk(R)	2.898    -5.689/*        0.002/*         cpu2/myregFile/regfile_ram_reg_18__55_/D    1
clk(R)->clk(R)	3.147    -5.689/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_16__50_/D    1
clk(R)->clk(R)	2.887    -5.689/*        0.013/*         cpu2/myregFile/regfile_ram_reg_13__31_/D    1
clk(R)->clk(R)	3.154    -5.689/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_2__39_/D    1
clk(R)->clk(R)	2.896    -5.688/*        0.004/*         cpu2/myregFile/regfile_ram_reg_20__51_/D    1
clk(R)->clk(R)	2.894    -5.688/*        0.006/*         cpu2/myregFile/regfile_ram_reg_29__9_/D    1
clk(R)->clk(R)	2.899    -5.688/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__61_/D    1
clk(R)->clk(R)	2.891    -5.688/*        0.009/*         cpu2/myregFile/regfile_ram_reg_20__39_/D    1
clk(R)->clk(R)	2.911    -5.688/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_27__15_/D    1
clk(R)->clk(R)	3.151    -5.688/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_6__39_/D    1
clk(R)->clk(R)	2.910    -5.688/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__52_/D    1
clk(R)->clk(R)	2.914    -5.688/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_27__12_/D    1
clk(R)->clk(R)	2.914    -5.688/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_4__42_/D    1
clk(R)->clk(R)	2.922    -5.688/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_25__29_/D    1
clk(R)->clk(R)	2.916    -5.688/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_25__12_/D    1
clk(R)->clk(R)	2.910    -5.687/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_9__24_/D    1
clk(R)->clk(R)	3.165    -5.687/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_5__19_/D    1
clk(R)->clk(R)	2.915    -5.687/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_20__54_/D    1
clk(R)->clk(R)	3.163    -5.687/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_2__55_/D    1
clk(R)->clk(R)	3.149    -5.687/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_5__4_/D    1
clk(R)->clk(F)	1.570    -5.687/*        0.130/*         nr/router_ring/r4/cwo/cwdo_reg_15_/D    1
clk(R)->clk(R)	2.898    -5.687/*        0.002/*         cpu2/myregFile/regfile_ram_reg_25__9_/D    1
clk(R)->clk(R)	2.912    -5.687/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_10__55_/D    1
clk(R)->clk(R)	3.159    -5.686/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_5__17_/D    1
clk(R)->clk(R)	2.906    -5.686/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_19__11_/D    1
clk(R)->clk(R)	3.159    -5.686/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_9__52_/D    1
clk(R)->clk(R)	3.132    -5.686/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_20__29_/D    1
clk(R)->clk(R)	3.166    -5.686/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_9__49_/D    1
clk(R)->clk(R)	3.151    -5.685/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_20__27_/D    1
clk(R)->clk(R)	2.910    -5.685/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_17__11_/D    1
clk(R)->clk(R)	2.904    -5.685/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_17__10_/D    1
clk(R)->clk(R)	2.902    -5.685/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_19__9_/D    1
clk(R)->clk(R)	2.911    -5.685/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_23__11_/D    1
clk(R)->clk(R)	2.891    -5.685/*        0.009/*         cpu2/myregFile/regfile_ram_reg_10__32_/D    1
clk(R)->clk(R)	2.905    -5.685/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_13__29_/D    1
clk(R)->clk(R)	2.906    -5.685/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_11__29_/D    1
clk(R)->clk(R)	3.437    -5.684/*        -0.537/*        cpu3/myregFile/regfile_ram_reg_31__12_/D    1
clk(R)->clk(F)	1.584    -5.684/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_45_/D    1
clk(R)->clk(R)	3.437    -5.684/*        -0.537/*        cpu3/myregFile/regfile_ram_reg_31__8_/D    1
clk(R)->clk(R)	3.158    -5.684/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_1__3_/D    1
clk(R)->clk(R)	3.156    -5.684/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_22__0_/D    1
clk(R)->clk(R)	2.917    -5.684/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_12__42_/D    1
clk(R)->clk(R)	2.907    -5.684/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_14__63_/D    1
clk(R)->clk(R)	2.897    -5.684/*        0.003/*         cpu2/myregFile/regfile_ram_reg_18__33_/D    1
clk(R)->clk(R)	2.893    -5.684/*        0.007/*         cpu2/myregFile/regfile_ram_reg_9__31_/D    1
clk(R)->clk(F)	1.584    -5.683/*        0.116/*         nr/router_ring/r1/ccwo/ccwdo_reg_38_/D    1
clk(R)->clk(F)	1.572    -5.683/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_61_/D    1
clk(R)->clk(R)	2.905    -5.683/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_14__46_/D    1
clk(R)->clk(R)	2.900    -5.683/*        0.000/*         cpu2/myregFile/regfile_ram_reg_19__10_/D    1
clk(R)->clk(R)	3.156    -5.683/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_5__21_/D    1
clk(R)->clk(R)	3.141    -5.683/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_20__31_/D    1
clk(R)->clk(R)	3.154    -5.683/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_5__5_/D    1
clk(R)->clk(R)	2.892    -5.683/*        0.008/*         cpu2/myregFile/regfile_ram_reg_10__39_/D    1
clk(R)->clk(R)	2.896    -5.682/*        0.004/*         cpu2/myregFile/regfile_ram_reg_27__10_/D    1
clk(R)->clk(F)	1.571    -5.682/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_47_/D    1
clk(R)->clk(R)	2.899    -5.682/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__40_/D    1
clk(R)->clk(R)	3.158    -5.682/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_6__49_/D    1
clk(R)->clk(R)	2.893    -5.682/*        0.007/*         cpu2/myregFile/regfile_ram_reg_20__63_/D    1
clk(R)->clk(R)	2.905    -5.682/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_14__50_/D    1
clk(R)->clk(R)	3.145    -5.682/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_24__35_/D    1
clk(R)->clk(R)	2.914    -5.682/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_21__23_/D    1
clk(R)->clk(R)	2.744    -5.681/*        0.156/*         nr/nic0/output_buffer_reg_42_/D    1
clk(R)->clk(R)	3.149    -5.681/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_24__38_/D    1
clk(R)->clk(R)	2.908    -5.681/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_25__10_/D    1
clk(R)->clk(R)	3.158    -5.681/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_30__48_/D    1
clk(R)->clk(R)	3.184    -5.681/*        -0.284/*        cpu0/myregFile/regfile_ram_reg_22__20_/D    1
clk(R)->clk(R)	3.157    -5.681/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_20__24_/D    1
clk(R)->clk(R)	2.909    -5.681/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__41_/D    1
clk(R)->clk(R)	3.442    -5.681/*        -0.542/*        cpu3/myregFile/regfile_ram_reg_31__13_/D    1
clk(R)->clk(R)	2.907    -5.681/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_18__37_/D    1
clk(R)->clk(R)	2.910    -5.681/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_18__49_/D    1
clk(R)->clk(R)	2.920    -5.681/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_13__24_/D    1
clk(R)->clk(R)	2.901    -5.681/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_21__3_/D    1
clk(R)->clk(R)	2.907    -5.681/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_18__34_/D    1
clk(R)->clk(R)	2.907    -5.680/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_12__41_/D    1
clk(R)->clk(R)	3.152    -5.680/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_5__1_/D    1
clk(R)->clk(R)	2.897    -5.680/*        0.003/*         cpu2/myregFile/regfile_ram_reg_27__9_/D    1
clk(R)->clk(R)	3.440    -5.680/*        -0.540/*        cpu3/myregFile/regfile_ram_reg_31__27_/D    1
clk(R)->clk(R)	2.906    -5.680/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_5__24_/D    1
clk(R)->clk(R)	2.898    -5.680/*        0.002/*         cpu2/myregFile/regfile_ram_reg_21__0_/D    1
clk(R)->clk(R)	3.157    -5.680/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_16__54_/D    1
clk(R)->clk(R)	3.434    -5.680/*        -0.534/*        cpu3/myregFile/regfile_ram_reg_31__10_/D    1
clk(R)->clk(R)	3.150    -5.679/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__50_/D    1
clk(R)->clk(R)	3.173    -5.679/*        -0.273/*        cpu0/myregFile/regfile_ram_reg_5__23_/D    1
clk(R)->clk(R)	3.443    -5.679/*        -0.543/*        cpu3/myregFile/regfile_ram_reg_31__26_/D    1
clk(R)->clk(R)	2.909    -5.679/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_14__60_/D    1
clk(R)->clk(R)	3.159    -5.679/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_5__2_/D    1
clk(R)->clk(R)	2.911    -5.679/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_21__21_/D    1
clk(R)->clk(R)	3.441    -5.679/*        -0.541/*        cpu3/myregFile/regfile_ram_reg_31__24_/D    1
clk(R)->clk(R)	3.166    -5.678/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_30__49_/D    1
clk(R)->clk(R)	2.911    -5.678/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_12__57_/D    1
clk(R)->clk(R)	2.908    -5.678/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_14__38_/D    1
clk(R)->clk(R)	3.171    -5.678/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_22__17_/D    1
clk(R)->clk(R)	3.140    -5.678/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_16__39_/D    1
clk(R)->clk(R)	3.162    -5.678/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_20__26_/D    1
clk(R)->clk(R)	3.157    -5.678/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_6__48_/D    1
clk(R)->clk(F)	1.571    -5.678/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_14_/D    1
clk(R)->clk(R)	3.150    -5.678/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__36_/D    1
clk(R)->clk(R)	3.162    -5.678/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_6__52_/D    1
clk(R)->clk(R)	3.653    */-5.678        */-0.753        cpu1/myregFile/regfile_ram_reg_0__40_/D    1
clk(R)->clk(R)	2.911    -5.678/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_14__21_/D    1
clk(R)->clk(R)	2.898    -5.677/*        0.002/*         cpu2/myregFile/regfile_ram_reg_11__31_/D    1
clk(R)->clk(R)	2.900    -5.677/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_20__40_/D    1
clk(R)->clk(R)	2.903    -5.677/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_14__20_/D    1
clk(R)->clk(R)	3.651    */-5.677        */-0.751        cpu1/myregFile/regfile_ram_reg_0__60_/D    1
clk(R)->clk(R)	2.917    -5.677/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_10__49_/D    1
clk(R)->clk(R)	2.917    -5.677/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_4__45_/D    1
clk(R)->clk(R)	3.159    -5.677/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_16__53_/D    1
clk(R)->clk(R)	3.446    -5.676/*        -0.546/*        cpu3/myregFile/regfile_ram_reg_31__14_/D    1
clk(R)->clk(R)	3.159    -5.676/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_6__55_/D    1
clk(R)->clk(R)	3.149    -5.676/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_30__55_/D    1
clk(R)->clk(R)	2.899    -5.676/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__51_/D    1
clk(R)->clk(R)	2.911    -5.676/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_14__48_/D    1
clk(R)->clk(R)	2.907    -5.675/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_18__53_/D    1
clk(R)->clk(R)	2.916    -5.675/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_20__49_/D    1
clk(R)->clk(R)	3.158    -5.675/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_9__55_/D    1
clk(R)->clk(R)	2.910    -5.675/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_18__54_/D    1
clk(R)->clk(R)	3.446    -5.675/*        -0.546/*        cpu3/myregFile/regfile_ram_reg_31__28_/D    1
clk(R)->clk(R)	3.647    */-5.675        */-0.747        cpu1/myregFile/regfile_ram_reg_0__55_/D    1
clk(R)->clk(R)	2.914    -5.675/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_31__23_/D    1
clk(R)->clk(R)	2.902    -5.674/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_20__46_/D    1
clk(R)->clk(R)	2.904    -5.674/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_14__39_/D    1
clk(R)->clk(R)	3.135    -5.674/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_5__57_/D    1
clk(R)->clk(R)	3.150    -5.674/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__54_/D    1
clk(R)->clk(F)	1.571    -5.674/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.674/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_10_/D    1
clk(R)->clk(R)	2.916    -5.674/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_14__35_/D    1
clk(R)->clk(R)	2.893    -5.673/*        0.007/*         cpu2/myregFile/regfile_ram_reg_28__33_/D    1
clk(R)->clk(R)	2.906    -5.673/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_20__61_/D    1
clk(R)->clk(R)	2.914    -5.673/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_7__57_/D    1
clk(R)->clk(R)	2.901    -5.672/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_14__17_/D    1
clk(R)->clk(R)	2.902    -5.672/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_20__38_/D    1
clk(R)->clk(R)	2.896    -5.672/*        0.004/*         cpu2/myregFile/regfile_ram_reg_2__63_/D    1
clk(R)->clk(R)	3.144    -5.672/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_8__38_/D    1
clk(R)->clk(R)	2.916    -5.672/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_14__1_/D    1
clk(R)->clk(R)	2.912    -5.671/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_14__54_/D    1
clk(R)->clk(F)	1.571    -5.671/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_8_/D    1
clk(R)->clk(R)	2.916    -5.671/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_14__53_/D    1
clk(R)->clk(R)	2.916    -5.671/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_12__56_/D    1
clk(R)->clk(R)	2.891    -5.671/*        0.009/*         cpu2/myregFile/regfile_ram_reg_18__2_/D    1
clk(R)->clk(R)	2.909    -5.671/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_15__0_/D    1
clk(R)->clk(R)	2.896    -5.671/*        0.004/*         cpu2/myregFile/regfile_ram_reg_14__58_/D    1
clk(R)->clk(F)	1.571    -5.670/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_9_/D    1
clk(R)->clk(R)	3.155    -5.670/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__48_/D    1
clk(R)->clk(R)	3.156    -5.670/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_24__53_/D    1
clk(R)->clk(R)	2.914    -5.670/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_7__56_/D    1
clk(R)->clk(R)	2.902    -5.670/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_2__34_/D    1
clk(R)->clk(R)	2.908    -5.669/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_20__35_/D    1
clk(R)->clk(R)	2.910    -5.669/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_14__62_/D    1
clk(R)->clk(F)	1.571    -5.669/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_12_/D    1
clk(R)->clk(R)	3.450    -5.669/*        -0.550/*        cpu3/myregFile/regfile_ram_reg_31__30_/D    1
clk(R)->clk(R)	3.160    -5.669/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_16__37_/D    1
clk(R)->clk(R)	2.907    -5.669/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_10__51_/D    1
clk(R)->clk(R)	2.897    -5.669/*        0.003/*         cpu2/myregFile/regfile_ram_reg_14__41_/D    1
clk(R)->clk(R)	2.906    -5.669/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_14__19_/D    1
clk(R)->clk(R)	2.920    -5.669/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_18__52_/D    1
clk(R)->clk(R)	2.904    -5.669/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_2__55_/D    1
clk(R)->clk(R)	3.160    -5.668/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_18__60_/D    1
clk(R)->clk(R)	2.901    -5.668/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_20__47_/D    1
clk(R)->clk(R)	2.899    -5.668/*        0.001/*         cpu2/myregFile/regfile_ram_reg_18__16_/D    1
clk(R)->clk(R)	3.153    -5.668/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_21__60_/D    1
clk(R)->clk(R)	3.446    -5.668/*        -0.546/*        cpu3/myregFile/regfile_ram_reg_31__11_/D    1
clk(R)->clk(R)	2.910    -5.668/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__48_/D    1
clk(R)->clk(R)	2.909    -5.668/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_4__41_/D    1
clk(R)->clk(R)	2.906    -5.668/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_28__34_/D    1
clk(R)->clk(R)	2.896    -5.668/*        0.004/*         cpu2/myregFile/regfile_ram_reg_9__7_/D    1
clk(R)->clk(R)	3.129    -5.667/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_5__43_/D    1
clk(R)->clk(R)	2.909    -5.667/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_20__36_/D    1
clk(R)->clk(R)	2.894    -5.667/*        0.006/*         cpu2/myregFile/regfile_ram_reg_27__7_/D    1
clk(R)->clk(R)	3.132    -5.667/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_22__57_/D    1
clk(R)->clk(R)	2.897    -5.667/*        0.003/*         cpu2/myregFile/regfile_ram_reg_18__20_/D    1
clk(R)->clk(R)	3.148    -5.667/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_30__39_/D    1
clk(R)->clk(R)	3.158    -5.667/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__52_/D    1
clk(R)->clk(R)	2.907    -5.667/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_28__52_/D    1
clk(R)->clk(R)	3.150    -5.666/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_9__39_/D    1
clk(R)->clk(R)	3.150    -5.666/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_21__58_/D    1
clk(R)->clk(R)	2.901    -5.666/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_2__46_/D    1
clk(R)->clk(R)	3.150    -5.666/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__50_/D    1
clk(R)->clk(R)	2.906    -5.666/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_20__62_/D    1
clk(R)->clk(R)	2.896    -5.666/*        0.004/*         cpu2/myregFile/regfile_ram_reg_19__7_/D    1
clk(R)->clk(R)	3.145    -5.666/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_26__32_/D    1
clk(R)->clk(R)	3.151    -5.666/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_24__37_/D    1
clk(R)->clk(R)	2.910    -5.666/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_28__49_/D    1
clk(R)->clk(R)	2.898    -5.665/*        0.002/*         cpu2/myregFile/regfile_ram_reg_22__40_/D    1
clk(R)->clk(R)	2.904    -5.665/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_2__61_/D    1
clk(R)->clk(R)	2.903    -5.665/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_18__39_/D    1
clk(R)->clk(R)	3.157    -5.665/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_6__34_/D    1
clk(R)->clk(R)	2.889    -5.665/*        0.011/*         cpu2/myregFile/regfile_ram_reg_15__2_/D    1
clk(R)->clk(R)	3.158    -5.665/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__49_/D    1
clk(R)->clk(R)	2.898    -5.665/*        0.002/*         cpu2/myregFile/regfile_ram_reg_22__55_/D    1
clk(R)->clk(R)	3.143    -5.665/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_8__36_/D    1
clk(R)->clk(R)	2.906    -5.665/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__37_/D    1
clk(R)->clk(R)	3.129    -5.665/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_19__25_/D    1
clk(R)->clk(R)	2.898    -5.665/*        0.002/*         cpu2/myregFile/regfile_ram_reg_18__17_/D    1
clk(R)->clk(R)	3.143    -5.665/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_21__45_/D    1
clk(R)->clk(R)	3.134    -5.665/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_22__40_/D    1
clk(R)->clk(R)	3.150    -5.665/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_21__61_/D    1
clk(R)->clk(R)	3.150    -5.664/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__4_/D    1
clk(R)->clk(R)	2.910    -5.664/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_14__43_/D    1
clk(R)->clk(R)	3.149    -5.664/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_18__63_/D    1
clk(R)->clk(F)	1.571    -5.664/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_27_/D    1
clk(R)->clk(R)	3.150    -5.664/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_20__11_/D    1
clk(R)->clk(R)	3.150    -5.664/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__18_/D    1
clk(R)->clk(R)	2.899    -5.664/*        0.001/*         cpu2/myregFile/regfile_ram_reg_22__61_/D    1
clk(R)->clk(R)	3.153    -5.664/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_8__53_/D    1
clk(R)->clk(R)	2.902    -5.664/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_28__32_/D    1
clk(R)->clk(R)	2.923    -5.664/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_4__56_/D    1
clk(R)->clk(R)	3.147    -5.664/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_2__16_/D    1
clk(R)->clk(R)	2.899    -5.664/*        0.001/*         cpu2/myregFile/regfile_ram_reg_19__6_/D    1
clk(R)->clk(R)	3.148    -5.664/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_10__62_/D    1
clk(R)->clk(R)	3.153    -5.663/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_2__22_/D    1
clk(R)->clk(R)	2.903    -5.663/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_18__18_/D    1
clk(R)->clk(R)	3.133    -5.663/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_22__56_/D    1
clk(R)->clk(R)	2.892    -5.663/*        0.008/*         cpu2/myregFile/regfile_ram_reg_14__44_/D    1
clk(R)->clk(R)	2.916    -5.663/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_20__50_/D    1
clk(R)->clk(R)	2.899    -5.662/*        0.001/*         cpu2/myregFile/regfile_ram_reg_2__33_/D    1
clk(R)->clk(R)	3.152    -5.662/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_20__8_/D    1
clk(R)->clk(R)	2.902    -5.662/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_17__7_/D    1
clk(R)->clk(R)	3.164    -5.662/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_22__2_/D    1
clk(R)->clk(R)	3.164    -5.662/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_25__3_/D    1
clk(R)->clk(R)	2.913    -5.662/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_4__57_/D    1
clk(R)->clk(R)	3.148    -5.662/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_26__51_/D    1
clk(R)->clk(R)	3.138    -5.662/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_22__59_/D    1
clk(R)->clk(R)	2.745    -5.662/*        0.155/*         nr/nic0/output_buffer_reg_44_/D    1
clk(R)->clk(R)	3.155    -5.661/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_20__13_/D    1
clk(R)->clk(R)	2.895    -5.661/*        0.005/*         cpu2/myregFile/regfile_ram_reg_14__16_/D    1
clk(R)->clk(R)	2.902    -5.661/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_14__47_/D    1
clk(R)->clk(R)	2.912    -5.661/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_20__43_/D    1
clk(R)->clk(R)	2.892    -5.661/*        0.008/*         cpu2/myregFile/regfile_ram_reg_15__4_/D    1
clk(R)->clk(R)	3.144    -5.661/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_21__42_/D    1
clk(R)->clk(R)	3.152    -5.661/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_18__44_/D    1
clk(R)->clk(R)	2.900    -5.661/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_27__6_/D    1
clk(R)->clk(R)	2.895    -5.661/*        0.005/*         cpu2/myregFile/regfile_ram_reg_22__43_/D    1
clk(R)->clk(R)	2.901    -5.661/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_22__37_/D    1
clk(R)->clk(R)	3.167    -5.661/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_18__58_/D    1
clk(R)->clk(R)	2.905    -5.660/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__5_/D    1
clk(R)->clk(R)	3.150    -5.660/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_26__33_/D    1
clk(R)->clk(R)	3.447    -5.660/*        -0.547/*        cpu3/myregFile/regfile_ram_reg_31__9_/D    1
clk(R)->clk(R)	3.154    -5.660/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_18__18_/D    1
clk(R)->clk(R)	3.147    -5.660/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_20__10_/D    1
clk(R)->clk(R)	3.147    -5.660/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_10__63_/D    1
clk(R)->clk(R)	2.900    -5.660/*        0.000/*         cpu2/myregFile/regfile_ram_reg_22__34_/D    1
clk(R)->clk(R)	2.899    -5.660/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__59_/D    1
clk(R)->clk(R)	3.150    -5.660/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__35_/D    1
clk(R)->clk(R)	3.135    -5.660/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_22__42_/D    1
clk(R)->clk(R)	3.158    -5.660/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_8__54_/D    1
clk(R)->clk(R)	3.154    -5.660/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_20__22_/D    1
clk(R)->clk(R)	2.906    -5.660/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__60_/D    1
clk(R)->clk(R)	3.654    */-5.660        */-0.754        cpu1/myregFile/regfile_ram_reg_0__63_/D    1
clk(R)->clk(R)	3.650    */-5.660        */-0.750        cpu1/myregFile/regfile_ram_reg_0__49_/D    1
clk(R)->clk(R)	2.906    -5.660/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_18__22_/D    1
clk(R)->clk(R)	2.894    -5.659/*        0.006/*         cpu2/myregFile/regfile_ram_reg_20__59_/D    1
clk(R)->clk(R)	2.912    -5.659/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_18__48_/D    1
clk(R)->clk(R)	3.172    -5.659/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_2__48_/D    1
clk(R)->clk(R)	2.899    -5.659/*        0.001/*         cpu2/myregFile/regfile_ram_reg_22__32_/D    1
clk(R)->clk(R)	2.896    -5.659/*        0.004/*         cpu2/myregFile/regfile_ram_reg_14__22_/D    1
clk(R)->clk(R)	3.136    -5.659/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_22__43_/D    1
clk(R)->clk(R)	3.654    */-5.659        */-0.754        cpu1/myregFile/regfile_ram_reg_0__46_/D    1
clk(R)->clk(R)	2.899    -5.659/*        0.001/*         cpu2/myregFile/regfile_ram_reg_22__22_/D    1
clk(R)->clk(R)	3.151    -5.659/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_28__18_/D    1
clk(R)->clk(R)	3.163    -5.659/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_16__55_/D    1
clk(R)->clk(R)	3.159    -5.659/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_21__63_/D    1
clk(R)->clk(R)	3.155    -5.659/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_21__62_/D    1
clk(R)->clk(R)	2.908    -5.658/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_14__57_/D    1
clk(R)->clk(R)	3.150    -5.658/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_10__45_/D    1
clk(R)->clk(R)	2.907    -5.658/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_18__35_/D    1
clk(R)->clk(R)	2.905    -5.658/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_22__46_/D    1
clk(R)->clk(R)	3.141    -5.658/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_9__41_/D    1
clk(R)->clk(R)	2.919    -5.658/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_28__37_/D    1
clk(R)->clk(R)	2.910    -5.657/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_22__63_/D    1
clk(R)->clk(F)	1.586    -5.657/*        0.114/*         nr/router_ring/r1/ccwo/ccwdo_reg_17_/D    1
clk(R)->clk(R)	3.157    -5.657/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_21__44_/D    1
clk(R)->clk(R)	2.898    -5.657/*        0.002/*         cpu2/myregFile/regfile_ram_reg_22__20_/D    1
clk(R)->clk(R)	3.162    -5.657/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_21__41_/D    1
clk(R)->clk(R)	3.162    -5.657/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_6__22_/D    1
clk(R)->clk(R)	3.135    -5.657/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_21__59_/D    1
clk(R)->clk(R)	3.158    -5.657/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_6__21_/D    1
clk(R)->clk(R)	3.175    -5.657/*        -0.275/*        cpu0/myregFile/regfile_ram_reg_16__34_/D    1
clk(R)->clk(R)	2.905    -5.656/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__17_/D    1
clk(R)->clk(R)	3.157    -5.656/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_28__22_/D    1
clk(R)->clk(R)	3.141    -5.656/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_21__46_/D    1
clk(R)->clk(R)	3.160    -5.656/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_2__20_/D    1
clk(R)->clk(R)	2.909    -5.656/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_18__1_/D    1
clk(R)->clk(R)	2.898    -5.656/*        0.002/*         cpu2/myregFile/regfile_ram_reg_3__19_/D    1
clk(R)->clk(R)	3.157    -5.656/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_20__9_/D    1
clk(R)->clk(R)	3.150    -5.656/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__61_/D    1
clk(R)->clk(R)	3.152    -5.656/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_10__61_/D    1
clk(R)->clk(R)	3.128    -5.656/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_5__40_/D    1
clk(R)->clk(R)	2.910    -5.656/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__58_/D    1
clk(R)->clk(R)	3.283    -5.656/*        -0.383/*        cpu1/myregFile/regfile_ram_reg_31__6_/D    1
clk(R)->clk(R)	2.913    -5.656/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_18__51_/D    1
clk(R)->clk(R)	2.893    -5.656/*        0.007/*         cpu2/myregFile/regfile_ram_reg_2__32_/D    1
clk(R)->clk(R)	2.911    -5.656/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_14__42_/D    1
clk(R)->clk(R)	2.902    -5.655/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_10__20_/D    1
clk(R)->clk(R)	2.903    -5.655/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_1__17_/D    1
clk(R)->clk(R)	3.157    -5.655/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_6__19_/D    1
clk(R)->clk(R)	2.911    -5.655/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_2__49_/D    1
clk(R)->clk(R)	3.132    -5.655/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_21__56_/D    1
clk(R)->clk(R)	3.150    -5.655/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__41_/D    1
clk(R)->clk(R)	3.146    -5.655/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_18__1_/D    1
clk(R)->clk(R)	3.156    -5.655/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_18__41_/D    1
clk(R)->clk(R)	3.172    -5.655/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_2__34_/D    1
clk(R)->clk(R)	3.162    -5.655/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_20__15_/D    1
clk(R)->clk(R)	3.158    -5.655/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_22__60_/D    1
clk(R)->clk(F)	1.572    -5.654/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_28_/D    1
clk(R)->clk(F)	1.585    -5.654/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_16_/D    1
clk(R)->clk(R)	3.162    -5.654/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_2__19_/D    1
clk(R)->clk(R)	3.160    -5.654/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_2__21_/D    1
clk(R)->clk(R)	2.911    -5.654/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_14__56_/D    1
clk(R)->clk(R)	2.889    -5.654/*        0.011/*         cpu2/myregFile/regfile_ram_reg_21__4_/D    1
clk(R)->clk(R)	3.133    -5.654/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_19__30_/D    1
clk(R)->clk(R)	3.154    -5.654/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_6__17_/D    1
clk(R)->clk(R)	2.927    -5.654/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_14__23_/D    1
clk(R)->clk(R)	2.920    -5.654/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_20__60_/D    1
clk(R)->clk(R)	3.128    -5.654/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_19__28_/D    1
clk(R)->clk(R)	3.155    -5.654/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_22__58_/D    1
clk(R)->clk(R)	2.899    -5.654/*        0.001/*         cpu2/myregFile/regfile_ram_reg_1__19_/D    1
clk(R)->clk(R)	3.153    -5.654/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_21__47_/D    1
clk(R)->clk(R)	3.146    -5.654/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_6__1_/D    1
clk(R)->clk(R)	2.910    -5.653/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_9__6_/D    1
clk(R)->clk(R)	3.150    -5.653/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_10__44_/D    1
clk(R)->clk(R)	2.920    -5.653/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_2__52_/D    1
clk(R)->clk(R)	2.896    -5.653/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__58_/D    1
clk(R)->clk(R)	3.162    -5.653/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_20__12_/D    1
clk(R)->clk(R)	3.160    -5.653/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_18__16_/D    1
clk(R)->clk(F)	1.571    -5.653/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_49_/D    1
clk(R)->clk(R)	3.131    -5.653/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_18__42_/D    1
clk(R)->clk(R)	2.893    -5.653/*        0.007/*         cpu2/myregFile/regfile_ram_reg_22__59_/D    1
clk(R)->clk(R)	2.904    -5.653/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_22__62_/D    1
clk(R)->clk(F)	1.571    -5.653/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_62_/D    1
clk(R)->clk(R)	2.909    -5.653/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_10__19_/D    1
clk(R)->clk(R)	3.165    -5.653/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_6__16_/D    1
clk(R)->clk(R)	3.158    -5.653/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__58_/D    1
clk(R)->clk(R)	3.145    -5.652/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_9__32_/D    1
clk(R)->clk(R)	3.649    */-5.652        */-0.749        cpu1/myregFile/regfile_ram_reg_0__41_/D    1
clk(R)->clk(R)	3.158    -5.652/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_28__16_/D    1
clk(R)->clk(R)	3.154    -5.652/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_9__16_/D    1
clk(R)->clk(R)	3.146    -5.652/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_10__47_/D    1
clk(R)->clk(R)	3.157    -5.652/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_24__52_/D    1
clk(R)->clk(R)	3.152    -5.652/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_20__14_/D    1
clk(R)->clk(R)	3.139    -5.652/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_19__31_/D    1
clk(R)->clk(R)	2.906    -5.652/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__40_/D    1
clk(R)->clk(R)	3.156    -5.652/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_9__18_/D    1
clk(R)->clk(R)	3.155    -5.652/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_28__23_/D    1
clk(R)->clk(R)	2.913    -5.652/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_17__6_/D    1
clk(R)->clk(R)	3.142    -5.652/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_22__46_/D    1
clk(R)->clk(R)	2.899    -5.652/*        0.001/*         cpu2/myregFile/regfile_ram_reg_10__61_/D    1
clk(R)->clk(R)	2.943    -5.652/*        -0.043/*        cpu2/myregFile/regfile_ram_reg_18__32_/D    1
clk(R)->clk(R)	2.888    -5.652/*        0.012/*         cpu2/myregFile/regfile_ram_reg_15__10_/D    1
clk(R)->clk(R)	2.897    -5.651/*        0.003/*         cpu2/myregFile/regfile_ram_reg_14__18_/D    1
clk(R)->clk(R)	3.166    -5.651/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_2__18_/D    1
clk(R)->clk(R)	3.156    -5.651/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_22__63_/D    1
clk(R)->clk(R)	3.150    -5.651/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__33_/D    1
clk(R)->clk(R)	2.909    -5.651/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_1__20_/D    1
clk(R)->clk(R)	2.898    -5.651/*        0.002/*         cpu2/myregFile/regfile_ram_reg_20__44_/D    1
clk(R)->clk(R)	2.901    -5.651/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_22__47_/D    1
clk(R)->clk(R)	2.914    -5.651/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_18__19_/D    1
clk(R)->clk(R)	2.903    -5.651/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_10__63_/D    1
clk(R)->clk(R)	3.153    -5.650/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_20__17_/D    1
clk(R)->clk(R)	3.164    -5.650/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_10__60_/D    1
clk(R)->clk(R)	2.906    -5.650/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__17_/D    1
clk(R)->clk(R)	3.143    -5.650/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_19__24_/D    1
clk(R)->clk(R)	2.897    -5.650/*        0.003/*         cpu2/myregFile/regfile_ram_reg_18__5_/D    1
clk(R)->clk(R)	3.162    -5.649/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_18__23_/D    1
clk(R)->clk(R)	3.165    -5.649/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_20__18_/D    1
clk(R)->clk(R)	3.165    -5.649/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_6__23_/D    1
clk(R)->clk(R)	2.910    -5.649/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_18__36_/D    1
clk(R)->clk(R)	3.149    -5.649/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_20__0_/D    1
clk(R)->clk(R)	3.166    -5.649/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_2__17_/D    1
clk(R)->clk(R)	3.161    -5.649/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_13__3_/D    1
clk(R)->clk(R)	3.157    -5.649/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_24__34_/D    1
clk(R)->clk(R)	3.169    -5.648/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_18__22_/D    1
clk(R)->clk(R)	3.147    -5.648/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_9__36_/D    1
clk(R)->clk(R)	2.891    -5.648/*        0.009/*         cpu2/myregFile/regfile_ram_reg_10__4_/D    1
clk(R)->clk(R)	2.905    -5.648/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_2__62_/D    1
clk(R)->clk(R)	2.911    -5.648/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_22__33_/D    1
clk(R)->clk(R)	2.913    -5.648/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_22__16_/D    1
clk(R)->clk(R)	3.152    -5.648/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_22__45_/D    1
clk(R)->clk(R)	2.898    -5.648/*        0.002/*         cpu2/myregFile/regfile_ram_reg_3__22_/D    1
clk(R)->clk(R)	2.890    -5.648/*        0.010/*         cpu2/myregFile/regfile_ram_reg_18__40_/D    1
clk(R)->clk(R)	3.155    -5.648/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_18__17_/D    1
clk(R)->clk(R)	2.909    -5.648/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_28__54_/D    1
clk(R)->clk(R)	3.155    -5.648/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_30__41_/D    1
clk(R)->clk(F)	1.585    -5.648/*        0.115/*         nr/router_ring/r1/ccwo/ccwdo_reg_0_/D    1
clk(R)->clk(R)	2.903    -5.648/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_10__46_/D    1
clk(R)->clk(R)	3.150    -5.648/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_9__35_/D    1
clk(R)->clk(R)	2.898    -5.647/*        0.002/*         cpu2/myregFile/regfile_ram_reg_10__40_/D    1
clk(R)->clk(R)	2.908    -5.647/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_22__1_/D    1
clk(R)->clk(R)	3.165    -5.647/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_20__23_/D    1
clk(R)->clk(R)	3.151    -5.647/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__20_/D    1
clk(R)->clk(R)	2.905    -5.647/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_22__17_/D    1
clk(R)->clk(R)	2.908    -5.647/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_1__16_/D    1
clk(R)->clk(R)	2.903    -5.647/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_2__43_/D    1
clk(R)->clk(R)	3.180    -5.647/*        -0.280/*        cpu0/myregFile/regfile_ram_reg_18__61_/D    1
clk(R)->clk(R)	3.166    -5.647/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_9__22_/D    1
clk(R)->clk(R)	2.910    -5.647/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_10__1_/D    1
clk(R)->clk(R)	3.145    -5.647/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_18__45_/D    1
clk(R)->clk(R)	2.895    -5.647/*        0.005/*         cpu2/myregFile/regfile_ram_reg_2__58_/D    1
clk(R)->clk(R)	2.906    -5.647/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_10__53_/D    1
clk(R)->clk(R)	3.145    -5.647/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_18__46_/D    1
clk(R)->clk(R)	3.159    -5.647/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_24__48_/D    1
clk(R)->clk(R)	3.147    -5.647/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_9__51_/D    1
clk(R)->clk(R)	2.912    -5.646/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_22__54_/D    1
clk(R)->clk(R)	2.897    -5.646/*        0.003/*         cpu2/myregFile/regfile_ram_reg_10__2_/D    1
clk(R)->clk(R)	2.898    -5.646/*        0.002/*         cpu2/myregFile/regfile_ram_reg_22__2_/D    1
clk(R)->clk(R)	2.906    -5.646/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_18__23_/D    1
clk(R)->clk(R)	2.891    -5.646/*        0.009/*         cpu2/myregFile/regfile_ram_reg_22__51_/D    1
clk(R)->clk(R)	2.914    -5.646/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_1__1_/D    1
clk(R)->clk(R)	3.162    -5.646/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_18__20_/D    1
clk(R)->clk(R)	2.904    -5.646/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_28__51_/D    1
clk(R)->clk(R)	2.918    -5.646/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_18__50_/D    1
clk(R)->clk(R)	2.901    -5.646/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_2__39_/D    1
clk(R)->clk(R)	3.136    -5.646/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_19__29_/D    1
clk(R)->clk(R)	3.148    -5.646/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_8__37_/D    1
clk(R)->clk(R)	3.149    -5.646/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_9__33_/D    1
clk(R)->clk(R)	2.896    -5.646/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__3_/D    1
clk(R)->clk(R)	2.914    -5.646/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_1__23_/D    1
clk(R)->clk(R)	3.164    -5.646/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_22__44_/D    1
clk(R)->clk(R)	2.915    -5.645/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_10__23_/D    1
clk(R)->clk(R)	2.913    -5.645/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_22__49_/D    1
clk(R)->clk(R)	3.155    -5.645/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_18__0_/D    1
clk(R)->clk(R)	3.148    -5.645/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_19__26_/D    1
clk(R)->clk(R)	3.161    -5.645/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_24__49_/D    1
clk(R)->clk(R)	3.133    -5.645/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_30__43_/D    1
clk(R)->clk(R)	3.170    -5.645/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_20__16_/D    1
clk(R)->clk(R)	2.913    -5.645/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_3__23_/D    1
clk(R)->clk(R)	3.165    -5.645/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_18__19_/D    1
clk(R)->clk(R)	3.158    -5.645/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_18__21_/D    1
clk(R)->clk(R)	2.896    -5.645/*        0.004/*         cpu2/myregFile/regfile_ram_reg_10__62_/D    1
clk(R)->clk(R)	2.938    -5.645/*        -0.038/*        cpu2/myregFile/regfile_ram_reg_28__55_/D    1
clk(R)->clk(F)	1.571    -5.645/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_13_/D    1
clk(R)->clk(R)	3.160    -5.645/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_9__23_/D    1
clk(R)->clk(R)	2.904    -5.644/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_28__39_/D    1
clk(R)->clk(R)	2.914    -5.644/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_3__1_/D    1
clk(R)->clk(R)	2.896    -5.644/*        0.004/*         cpu2/myregFile/regfile_ram_reg_2__4_/D    1
clk(R)->clk(R)	2.896    -5.644/*        0.004/*         cpu2/myregFile/regfile_ram_reg_2__2_/D    1
clk(R)->clk(R)	3.154    -5.644/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_30__61_/D    1
clk(R)->clk(R)	3.160    -5.644/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_20__21_/D    1
clk(R)->clk(R)	2.915    -5.644/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_22__18_/D    1
clk(R)->clk(R)	3.154    -5.644/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_28__20_/D    1
clk(R)->clk(R)	2.915    -5.644/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_3__20_/D    1
clk(R)->clk(R)	3.151    -5.644/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_2__1_/D    1
clk(R)->clk(R)	2.906    -5.644/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_1__22_/D    1
clk(R)->clk(R)	3.157    -5.644/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_9__58_/D    1
clk(R)->clk(R)	2.917    -5.643/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_22__60_/D    1
clk(R)->clk(R)	3.146    -5.643/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_24__39_/D    1
clk(R)->clk(R)	3.163    -5.643/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_9__19_/D    1
clk(R)->clk(R)	2.902    -5.643/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_18__3_/D    1
clk(R)->clk(R)	2.900    -5.643/*        0.000/*         cpu2/myregFile/regfile_ram_reg_22__44_/D    1
clk(R)->clk(R)	2.890    -5.643/*        0.010/*         cpu2/myregFile/regfile_ram_reg_1__3_/D    1
clk(R)->clk(R)	2.900    -5.643/*        0.000/*         cpu2/myregFile/regfile_ram_reg_20__45_/D    1
clk(R)->clk(R)	3.141    -5.643/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_18__47_/D    1
clk(R)->clk(R)	3.155    -5.643/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_9__62_/D    1
clk(R)->clk(R)	3.167    -5.643/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_20__19_/D    1
clk(R)->clk(R)	2.894    -5.643/*        0.006/*         cpu2/myregFile/regfile_ram_reg_28__63_/D    1
clk(R)->clk(R)	2.905    -5.643/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_7__20_/D    1
clk(R)->clk(R)	3.132    -5.643/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_30__57_/D    1
clk(R)->clk(R)	2.909    -5.642/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_3__16_/D    1
clk(R)->clk(R)	3.144    -5.642/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_16__51_/D    1
clk(R)->clk(R)	3.162    -5.642/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_20__20_/D    1
clk(R)->clk(R)	3.160    -5.642/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_18__62_/D    1
clk(R)->clk(R)	3.153    -5.642/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_20__4_/D    1
clk(R)->clk(R)	3.156    -5.642/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_22__5_/D    1
clk(R)->clk(R)	2.899    -5.642/*        0.001/*         cpu2/myregFile/regfile_ram_reg_18__46_/D    1
clk(R)->clk(R)	2.918    -5.641/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_10__48_/D    1
clk(R)->clk(R)	3.152    -5.641/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_22__47_/D    1
clk(R)->clk(F)	1.571    -5.641/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_54_/D    1
clk(R)->clk(R)	2.923    -5.641/*        -0.023/*        cpu2/myregFile/regfile_ram_reg_14__45_/D    1
clk(R)->clk(R)	2.901    -5.641/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_10__38_/D    1
clk(R)->clk(R)	3.653    */-5.641        */-0.753        cpu1/myregFile/regfile_ram_reg_0__54_/D    1
clk(R)->clk(R)	2.903    -5.641/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_18__4_/D    1
clk(R)->clk(R)	2.897    -5.640/*        0.003/*         cpu2/myregFile/regfile_ram_reg_28__40_/D    1
clk(R)->clk(R)	2.899    -5.640/*        0.001/*         cpu2/myregFile/regfile_ram_reg_20__42_/D    1
clk(R)->clk(R)	3.160    -5.640/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_22__62_/D    1
clk(R)->clk(R)	3.149    -5.640/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_19__12_/D    1
clk(R)->clk(R)	3.157    -5.640/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_17__22_/D    1
clk(R)->clk(R)	3.158    -5.640/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_20__2_/D    1
clk(R)->clk(R)	3.158    -5.640/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_28__21_/D    1
clk(R)->clk(R)	3.152    -5.640/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_9__21_/D    1
clk(R)->clk(R)	3.150    -5.640/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__3_/D    1
clk(R)->clk(R)	3.170    -5.640/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_28__19_/D    1
clk(R)->clk(R)	2.899    -5.640/*        0.001/*         cpu2/myregFile/regfile_ram_reg_21__2_/D    1
clk(R)->clk(R)	3.132    -5.640/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_10__46_/D    1
clk(R)->clk(R)	2.912    -5.640/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_18__38_/D    1
clk(R)->clk(R)	3.136    -5.640/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_30__40_/D    1
clk(R)->clk(R)	2.893    -5.639/*        0.007/*         cpu2/myregFile/regfile_ram_reg_1__0_/D    1
clk(R)->clk(R)	3.177    -5.639/*        -0.277/*        cpu0/myregFile/regfile_ram_reg_2__23_/D    1
clk(R)->clk(R)	3.131    -5.639/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_13__31_/D    1
clk(R)->clk(R)	2.914    -5.639/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_22__53_/D    1
clk(R)->clk(R)	2.902    -5.639/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_2__20_/D    1
clk(R)->clk(F)	1.571    -5.639/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_53_/D    1
clk(R)->clk(R)	3.158    -5.639/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_8__32_/D    1
clk(R)->clk(R)	2.984    -5.639/*        -0.084/*        cpu3/myregFile/regfile_ram_reg_22__6_/D    1
clk(R)->clk(R)	2.929    -5.638/*        -0.029/*        cpu2/myregFile/regfile_ram_reg_22__52_/D    1
clk(R)->clk(R)	2.918    -5.638/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_18__0_/D    1
clk(R)->clk(R)	3.175    -5.638/*        -0.275/*        cpu0/myregFile/regfile_ram_reg_6__20_/D    1
clk(R)->clk(R)	3.145    -5.638/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_17__1_/D    1
clk(R)->clk(R)	2.895    -5.638/*        0.005/*         cpu2/myregFile/regfile_ram_reg_15__14_/D    1
clk(R)->clk(R)	2.916    -5.638/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_10__60_/D    1
clk(R)->clk(R)	2.919    -5.638/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_22__19_/D    1
clk(R)->clk(R)	3.165    -5.638/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_28__17_/D    1
clk(R)->clk(R)	2.906    -5.638/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__17_/D    1
clk(R)->clk(R)	2.907    -5.638/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_22__35_/D    1
clk(R)->clk(R)	3.152    -5.638/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_17__23_/D    1
clk(R)->clk(R)	2.905    -5.638/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_18__63_/D    1
clk(R)->clk(R)	2.901    -5.638/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_1__5_/D    1
clk(R)->clk(R)	3.150    -5.638/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__48_/D    1
clk(R)->clk(R)	2.930    -5.638/*        -0.030/*        cpu2/myregFile/regfile_ram_reg_10__54_/D    1
clk(R)->clk(R)	2.906    -5.638/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__19_/D    1
clk(R)->clk(R)	3.645    */-5.638        */-0.745        cpu1/myregFile/regfile_ram_reg_0__38_/D    1
clk(R)->clk(R)	3.644    */-5.637        */-0.744        cpu1/myregFile/regfile_ram_reg_0__37_/D    1
clk(R)->clk(R)	2.912    -5.637/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_7__1_/D    1
clk(R)->clk(R)	3.161    -5.637/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_17__18_/D    1
clk(R)->clk(R)	2.905    -5.637/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_3__21_/D    1
clk(R)->clk(R)	3.128    -5.637/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_21__40_/D    1
clk(R)->clk(R)	3.164    -5.637/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_30__63_/D    1
clk(R)->clk(R)	3.152    -5.637/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_16__32_/D    1
clk(R)->clk(R)	3.151    -5.637/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__61_/D    1
clk(R)->clk(R)	3.154    -5.637/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_28__1_/D    1
clk(R)->clk(R)	3.157    -5.637/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_8__52_/D    1
clk(R)->clk(R)	3.157    -5.637/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_30__60_/D    1
clk(R)->clk(R)	2.909    -5.637/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__17_/D    1
clk(R)->clk(R)	2.911    -5.637/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_10__50_/D    1
clk(R)->clk(R)	2.898    -5.637/*        0.002/*         cpu2/myregFile/regfile_ram_reg_28__46_/D    1
clk(R)->clk(R)	3.148    -5.637/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_18__4_/D    1
clk(R)->clk(R)	2.907    -5.637/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_22__5_/D    1
clk(R)->clk(R)	3.150    -5.637/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__39_/D    1
clk(R)->clk(R)	3.157    -5.637/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_9__60_/D    1
clk(R)->clk(R)	3.161    -5.636/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_9__17_/D    1
clk(R)->clk(R)	3.159    -5.636/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_17__16_/D    1
clk(R)->clk(R)	3.166    -5.636/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_20__1_/D    1
clk(R)->clk(R)	2.915    -5.636/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_3__18_/D    1
clk(R)->clk(R)	2.901    -5.636/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_28__35_/D    1
clk(R)->clk(R)	3.155    -5.636/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_17__19_/D    1
clk(R)->clk(R)	3.162    -5.636/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_24__55_/D    1
clk(R)->clk(R)	3.137    -5.636/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_21__57_/D    1
clk(R)->clk(R)	3.152    -5.636/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_14__23_/D    1
clk(R)->clk(R)	3.153    -5.636/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_8__34_/D    1
clk(R)->clk(R)	2.899    -5.635/*        0.001/*         cpu2/myregFile/regfile_ram_reg_30__55_/D    1
clk(R)->clk(R)	2.911    -5.635/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_1__18_/D    1
clk(R)->clk(R)	2.903    -5.635/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_10__16_/D    1
clk(R)->clk(R)	2.906    -5.635/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_28__53_/D    1
clk(R)->clk(F)	1.571    -5.635/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_50_/D    1
clk(R)->clk(R)	3.655    */-5.635        */-0.755        cpu1/myregFile/regfile_ram_reg_0__43_/D    1
clk(R)->clk(R)	3.138    -5.635/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_13__24_/D    1
clk(R)->clk(R)	3.650    */-5.635        */-0.750        cpu1/myregFile/regfile_ram_reg_0__56_/D    1
clk(R)->clk(R)	2.902    -5.635/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_22__4_/D    1
clk(R)->clk(R)	2.920    -5.635/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_10__21_/D    1
clk(R)->clk(R)	3.136    -5.635/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_13__25_/D    1
clk(R)->clk(R)	2.909    -5.635/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_10__36_/D    1
clk(R)->clk(R)	3.161    -5.634/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_30__58_/D    1
clk(R)->clk(R)	3.152    -5.634/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_10__41_/D    1
clk(R)->clk(R)	2.902    -5.634/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_22__39_/D    1
clk(R)->clk(R)	2.915    -5.634/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_22__48_/D    1
clk(R)->clk(R)	3.132    -5.634/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_23__24_/D    1
clk(R)->clk(R)	3.155    -5.634/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_20__5_/D    1
clk(R)->clk(R)	2.897    -5.634/*        0.003/*         cpu2/myregFile/regfile_ram_reg_28__43_/D    1
clk(R)->clk(R)	2.917    -5.634/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_20__56_/D    1
clk(R)->clk(R)	3.155    -5.634/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_9__5_/D    1
clk(R)->clk(R)	2.737    -5.633/*        0.163/*         nr/nic0/output_buffer_reg_46_/D    1
clk(R)->clk(R)	2.917    -5.633/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_7__23_/D    1
clk(R)->clk(R)	2.902    -5.633/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_10__43_/D    1
clk(R)->clk(R)	3.156    -5.633/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_14__22_/D    1
clk(R)->clk(R)	2.900    -5.633/*        0.000/*         cpu2/myregFile/regfile_ram_reg_30__37_/D    1
clk(R)->clk(R)	2.911    -5.633/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_22__50_/D    1
clk(R)->clk(R)	2.909    -5.633/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_14__0_/D    1
clk(R)->clk(R)	3.164    -5.633/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_19__27_/D    1
clk(R)->clk(R)	3.153    -5.633/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_10__22_/D    1
clk(R)->clk(R)	3.154    -5.633/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_17__21_/D    1
clk(R)->clk(R)	3.156    -5.633/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_16__33_/D    1
clk(R)->clk(R)	3.133    -5.633/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_10__56_/D    1
clk(R)->clk(R)	3.155    -5.633/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__51_/D    1
clk(R)->clk(R)	3.138    -5.633/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_21__43_/D    1
clk(R)->clk(R)	3.158    -5.633/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_19__8_/D    1
clk(R)->clk(R)	3.136    -5.633/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_23__25_/D    1
clk(R)->clk(R)	2.912    -5.632/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_1__21_/D    1
clk(R)->clk(R)	3.156    -5.632/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_17__17_/D    1
clk(R)->clk(R)	3.153    -5.632/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_19__15_/D    1
clk(R)->clk(R)	2.905    -5.632/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_2__21_/D    1
clk(R)->clk(R)	3.145    -5.632/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_30__45_/D    1
clk(R)->clk(R)	2.909    -5.632/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_2__41_/D    1
clk(R)->clk(R)	2.905    -5.632/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__18_/D    1
clk(R)->clk(R)	2.918    -5.632/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_2__51_/D    1
clk(R)->clk(R)	2.911    -5.632/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_10__35_/D    1
clk(R)->clk(R)	3.652    */-5.632        */-0.752        cpu1/myregFile/regfile_ram_reg_0__42_/D    1
clk(R)->clk(R)	2.903    -5.632/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_3__0_/D    1
clk(R)->clk(R)	3.152    -5.632/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_28__0_/D    1
clk(R)->clk(R)	3.130    -5.632/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_23__30_/D    1
clk(R)->clk(R)	3.158    -5.632/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_8__55_/D    1
clk(R)->clk(R)	3.131    -5.631/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_3__25_/D    1
clk(R)->clk(R)	3.156    -5.631/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_9__4_/D    1
clk(R)->clk(R)	3.165    -5.631/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_14__16_/D    1
clk(R)->clk(R)	2.910    -5.631/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_10__22_/D    1
clk(R)->clk(R)	3.158    -5.631/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_14__18_/D    1
clk(R)->clk(R)	3.160    -5.631/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_8__49_/D    1
clk(R)->clk(R)	2.901    -5.631/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_2__22_/D    1
clk(R)->clk(R)	2.747    -5.631/*        0.153/*         nr/nic0/output_buffer_reg_43_/D    1
clk(R)->clk(R)	3.157    -5.631/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_20__3_/D    1
clk(R)->clk(R)	3.132    -5.630/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_7__29_/D    1
clk(R)->clk(R)	3.138    -5.630/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_30__42_/D    1
clk(R)->clk(R)	3.155    -5.630/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_30__44_/D    1
clk(R)->clk(R)	3.659    */-5.630        */-0.759        cpu1/myregFile/regfile_ram_reg_0__61_/D    1
clk(R)->clk(R)	2.918    -5.630/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_22__0_/D    1
clk(R)->clk(R)	2.901    -5.630/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_2__38_/D    1
clk(R)->clk(R)	2.911    -5.630/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_2__1_/D    1
clk(R)->clk(R)	2.917    -5.630/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_2__57_/D    1
clk(R)->clk(R)	2.914    -5.630/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_2__23_/D    1
clk(R)->clk(R)	2.912    -5.629/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_22__21_/D    1
clk(R)->clk(R)	3.145    -5.629/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_13__27_/D    1
clk(R)->clk(R)	2.914    -5.629/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_7__19_/D    1
clk(R)->clk(R)	2.901    -5.629/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_18__47_/D    1
clk(R)->clk(R)	3.130    -5.629/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_29__30_/D    1
clk(R)->clk(R)	3.166    -5.629/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_6__0_/D    1
clk(R)->clk(R)	3.139    -5.629/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_10__59_/D    1
clk(R)->clk(R)	2.904    -5.629/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_28__48_/D    1
clk(R)->clk(R)	2.914    -5.629/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_28__61_/D    1
clk(R)->clk(R)	2.916    -5.629/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_18__21_/D    1
clk(R)->clk(R)	2.904    -5.629/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_7__18_/D    1
clk(R)->clk(R)	2.905    -5.629/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__58_/D    1
clk(R)->clk(R)	3.140    -5.629/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_30__56_/D    1
clk(R)->clk(R)	3.158    -5.629/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_18__2_/D    1
clk(R)->clk(R)	3.147    -5.629/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_30__51_/D    1
clk(R)->clk(R)	3.138    -5.628/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_13__30_/D    1
clk(R)->clk(F)	1.571    -5.628/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_51_/D    1
clk(R)->clk(R)	2.744    -5.628/*        0.156/*         nr/nic0/output_buffer_reg_41_/D    1
clk(R)->clk(R)	2.902    -5.628/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_2__18_/D    1
clk(R)->clk(R)	3.161    -5.628/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_19__13_/D    1
clk(R)->clk(R)	3.653    */-5.628        */-0.753        cpu1/myregFile/regfile_ram_reg_0__48_/D    1
clk(R)->clk(R)	2.910    -5.628/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_2__45_/D    1
clk(R)->clk(R)	3.150    -5.628/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_23__13_/D    1
clk(R)->clk(R)	2.908    -5.628/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_2__42_/D    1
clk(R)->clk(R)	3.135    -5.628/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_10__40_/D    1
clk(R)->clk(R)	3.153    -5.627/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_17__2_/D    1
clk(R)->clk(R)	2.897    -5.627/*        0.003/*         cpu2/myregFile/regfile_ram_reg_18__59_/D    1
clk(R)->clk(R)	2.904    -5.627/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_3__3_/D    1
clk(R)->clk(R)	3.158    -5.627/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_5__0_/D    1
clk(R)->clk(R)	2.897    -5.627/*        0.003/*         cpu2/myregFile/regfile_ram_reg_10__47_/D    1
clk(R)->clk(R)	2.915    -5.627/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_3__5_/D    1
clk(R)->clk(R)	2.906    -5.627/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__5_/D    1
clk(R)->clk(R)	2.893    -5.627/*        0.007/*         cpu2/myregFile/regfile_ram_reg_30__39_/D    1
clk(R)->clk(F)	1.571    -5.627/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_56_/D    1
clk(R)->clk(R)	2.902    -5.627/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_30__49_/D    1
clk(R)->clk(R)	2.911    -5.626/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_7__22_/D    1
clk(R)->clk(R)	2.915    -5.626/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_22__23_/D    1
clk(R)->clk(R)	3.142    -5.626/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_13__28_/D    1
clk(R)->clk(R)	3.152    -5.626/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_6__61_/D    1
clk(R)->clk(R)	3.154    -5.626/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_17__0_/D    1
clk(R)->clk(R)	3.159    -5.626/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_10__16_/D    1
clk(R)->clk(R)	3.145    -5.626/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_30__46_/D    1
clk(R)->clk(F)	1.571    -5.626/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_52_/D    1
clk(R)->clk(R)	2.902    -5.626/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_18__58_/D    1
clk(R)->clk(R)	3.647    */-5.626        */-0.747        cpu1/myregFile/regfile_ram_reg_0__35_/D    1
clk(R)->clk(R)	3.135    -5.626/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_3__28_/D    1
clk(R)->clk(R)	3.134    -5.626/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_7__28_/D    1
clk(R)->clk(R)	3.152    -5.626/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_30__33_/D    1
clk(R)->clk(R)	3.138    -5.626/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_7__25_/D    1
clk(R)->clk(R)	3.145    -5.626/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_13__29_/D    1
clk(R)->clk(R)	3.155    -5.626/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__21_/D    1
clk(R)->clk(R)	3.150    -5.626/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__63_/D    1
clk(R)->clk(R)	3.137    -5.626/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_7__31_/D    1
clk(R)->clk(R)	2.899    -5.626/*        0.001/*         cpu2/myregFile/regfile_ram_reg_30__33_/D    1
clk(R)->clk(R)	3.149    -5.626/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_30__47_/D    1
clk(R)->clk(R)	2.911    -5.625/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_10__0_/D    1
clk(R)->clk(F)	1.571    -5.625/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_57_/D    1
clk(R)->clk(R)	2.909    -5.625/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_30__34_/D    1
clk(R)->clk(R)	3.158    -5.625/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_9__2_/D    1
clk(R)->clk(R)	3.137    -5.625/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_3__30_/D    1
clk(R)->clk(R)	3.139    -5.625/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_10__43_/D    1
clk(R)->clk(R)	2.905    -5.625/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_2__0_/D    1
clk(R)->clk(R)	3.161    -5.625/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_14__19_/D    1
clk(R)->clk(R)	2.908    -5.625/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_28__60_/D    1
clk(R)->clk(R)	3.160    -5.625/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_30__62_/D    1
clk(R)->clk(R)	3.142    -5.625/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_7__24_/D    1
clk(R)->clk(R)	3.136    -5.625/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_23__28_/D    1
clk(R)->clk(R)	3.141    -5.625/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_6__47_/D    1
clk(R)->clk(R)	3.152    -5.624/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_26__22_/D    1
clk(R)->clk(R)	3.136    -5.624/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_23__29_/D    1
clk(R)->clk(R)	3.149    -5.624/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_29__12_/D    1
clk(R)->clk(R)	3.004    -5.624/*        -0.104/*        cpu3/myregFile/regfile_ram_reg_22__7_/D    1
clk(R)->clk(R)	3.151    -5.624/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__26_/D    1
clk(R)->clk(R)	3.152    -5.624/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_23__8_/D    1
clk(R)->clk(R)	2.896    -5.624/*        0.004/*         cpu2/myregFile/regfile_ram_reg_10__41_/D    1
clk(R)->clk(R)	2.910    -5.624/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_2__36_/D    1
clk(R)->clk(R)	3.139    -5.624/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_29__24_/D    1
clk(R)->clk(R)	2.916    -5.624/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_7__16_/D    1
clk(R)->clk(R)	3.161    -5.624/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_10__18_/D    1
clk(R)->clk(R)	2.900    -5.623/*        0.000/*         cpu2/myregFile/regfile_ram_reg_30__51_/D    1
clk(R)->clk(R)	3.138    -5.623/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_3__24_/D    1
clk(R)->clk(R)	2.905    -5.623/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_15__13_/D    1
clk(R)->clk(R)	3.138    -5.623/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_29__31_/D    1
clk(R)->clk(R)	2.916    -5.623/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_18__43_/D    1
clk(R)->clk(R)	2.749    -5.623/*        0.151/*         nr/nic0/output_buffer_reg_52_/D    1
clk(R)->clk(R)	3.152    -5.623/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_9__44_/D    1
clk(R)->clk(R)	2.909    -5.623/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_2__50_/D    1
clk(R)->clk(R)	2.911    -5.623/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_2__16_/D    1
clk(R)->clk(R)	2.909    -5.623/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__21_/D    1
clk(R)->clk(R)	3.140    -5.623/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_23__31_/D    1
clk(R)->clk(R)	2.890    -5.623/*        0.010/*         cpu2/myregFile/regfile_ram_reg_24__14_/D    1
clk(R)->clk(R)	2.909    -5.622/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_2__48_/D    1
clk(R)->clk(R)	3.139    -5.622/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_29__28_/D    1
clk(R)->clk(R)	2.910    -5.622/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_22__36_/D    1
clk(R)->clk(R)	3.144    -5.622/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_29__25_/D    1
clk(R)->clk(R)	3.158    -5.622/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_2__3_/D    1
clk(R)->clk(R)	3.168    -5.622/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_28__2_/D    1
clk(R)->clk(R)	3.145    -5.622/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_9__45_/D    1
clk(R)->clk(R)	3.142    -5.622/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_3__29_/D    1
clk(R)->clk(R)	3.141    -5.622/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_3__31_/D    1
clk(R)->clk(R)	3.160    -5.622/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_9__63_/D    1
clk(R)->clk(R)	2.899    -5.622/*        0.001/*         cpu2/myregFile/regfile_ram_reg_7__3_/D    1
clk(R)->clk(R)	3.141    -5.622/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_2__45_/D    1
clk(R)->clk(R)	2.913    -5.622/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_28__38_/D    1
clk(R)->clk(R)	3.156    -5.622/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_14__17_/D    1
clk(R)->clk(R)	3.150    -5.622/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_29__13_/D    1
clk(R)->clk(R)	3.158    -5.622/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_30__32_/D    1
clk(R)->clk(R)	2.906    -5.622/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_10__5_/D    1
clk(R)->clk(R)	3.142    -5.621/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_28__41_/D    1
clk(R)->clk(R)	3.657    */-5.621        */-0.757        cpu1/myregFile/regfile_ram_reg_0__58_/D    1
clk(R)->clk(R)	3.149    -5.621/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_23__11_/D    1
clk(R)->clk(R)	2.914    -5.621/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_20__41_/D    1
clk(R)->clk(R)	3.146    -5.621/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_7__27_/D    1
clk(R)->clk(R)	2.899    -5.621/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__24_/D    1
clk(R)->clk(R)	3.147    -5.621/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_30__59_/D    1
clk(R)->clk(R)	3.141    -5.621/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_29__29_/D    1
clk(R)->clk(R)	3.651    */-5.621        */-0.751        cpu1/myregFile/regfile_ram_reg_0__44_/D    1
clk(R)->clk(R)	3.146    -5.621/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_6__44_/D    1
clk(R)->clk(R)	2.893    -5.621/*        0.007/*         cpu2/myregFile/regfile_ram_reg_28__59_/D    1
clk(R)->clk(R)	2.911    -5.620/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_2__35_/D    1
clk(R)->clk(R)	2.912    -5.620/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_28__62_/D    1
clk(R)->clk(R)	3.153    -5.620/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_6__58_/D    1
clk(R)->clk(R)	3.139    -5.620/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_7__30_/D    1
clk(R)->clk(R)	2.894    -5.620/*        0.006/*         cpu2/myregFile/regfile_ram_reg_24__10_/D    1
clk(R)->clk(R)	2.924    -5.620/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_18__61_/D    1
clk(R)->clk(R)	3.145    -5.620/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_2__44_/D    1
clk(R)->clk(R)	2.891    -5.620/*        0.009/*         cpu2/myregFile/regfile_ram_reg_10__44_/D    1
clk(R)->clk(R)	2.910    -5.620/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_2__59_/D    1
clk(R)->clk(R)	2.899    -5.620/*        0.001/*         cpu2/myregFile/regfile_ram_reg_28__42_/D    1
clk(R)->clk(R)	2.897    -5.620/*        0.003/*         cpu2/myregFile/regfile_ram_reg_8__27_/D    1
clk(R)->clk(R)	3.171    -5.620/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_19__11_/D    1
clk(R)->clk(R)	3.155    -5.620/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_6__62_/D    1
clk(R)->clk(R)	3.152    -5.620/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_17__4_/D    1
clk(R)->clk(R)	3.150    -5.620/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__45_/D    1
clk(R)->clk(R)	2.742    -5.620/*        0.158/*         nr/nic0/output_buffer_reg_45_/D    1
clk(R)->clk(R)	2.903    -5.620/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_24__25_/D    1
clk(R)->clk(R)	3.648    */-5.620        */-0.748        cpu1/myregFile/regfile_ram_reg_0__36_/D    1
clk(R)->clk(R)	2.884    -5.619/*        0.016/*         cpu2/myregFile/regfile_ram_reg_8__10_/D    1
clk(R)->clk(R)	2.912    -5.619/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_2__54_/D    1
clk(R)->clk(R)	3.165    -5.619/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_9__1_/D    1
clk(R)->clk(R)	3.152    -5.619/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_28__60_/D    1
clk(R)->clk(R)	2.898    -5.619/*        0.002/*         cpu2/myregFile/regfile_ram_reg_8__30_/D    1
clk(R)->clk(R)	2.904    -5.619/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_15__15_/D    1
clk(R)->clk(R)	2.903    -5.619/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_24__26_/D    1
clk(R)->clk(R)	3.152    -5.619/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_30__23_/D    1
clk(R)->clk(R)	3.151    -5.619/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_28__5_/D    1
clk(R)->clk(R)	3.144    -5.619/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_10__57_/D    1
clk(R)->clk(R)	2.908    -5.619/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_15__12_/D    1
clk(R)->clk(R)	2.921    -5.619/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_2__56_/D    1
clk(R)->clk(R)	2.916    -5.619/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_2__44_/D    1
clk(R)->clk(R)	3.148    -5.619/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_3__26_/D    1
clk(R)->clk(R)	2.911    -5.618/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_30__32_/D    1
clk(R)->clk(R)	3.152    -5.618/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_2__62_/D    1
clk(R)->clk(R)	3.160    -5.618/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_6__60_/D    1
clk(R)->clk(R)	3.158    -5.618/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__23_/D    1
clk(R)->clk(R)	2.903    -5.618/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_18__44_/D    1
clk(R)->clk(R)	3.147    -5.618/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_28__3_/D    1
clk(R)->clk(R)	3.154    -5.618/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_19__9_/D    1
clk(R)->clk(R)	3.163    -5.618/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_14__20_/D    1
clk(R)->clk(R)	2.904    -5.618/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_24__27_/D    1
clk(R)->clk(R)	3.156    -5.618/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_17__5_/D    1
clk(R)->clk(R)	3.153    -5.618/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_6__4_/D    1
clk(R)->clk(R)	2.907    -5.618/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_28__58_/D    1
clk(R)->clk(R)	2.911    -5.618/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_7__5_/D    1
clk(R)->clk(R)	3.157    -5.618/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_30__22_/D    1
clk(R)->clk(R)	2.910    -5.618/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__57_/D    1
clk(R)->clk(R)	3.158    -5.617/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_26__18_/D    1
clk(R)->clk(R)	3.154    -5.617/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_26__19_/D    1
clk(R)->clk(R)	3.144    -5.617/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_19__14_/D    1
clk(R)->clk(R)	3.139    -5.617/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_24__32_/D    1
clk(R)->clk(R)	3.154    -5.617/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_28__4_/D    1
clk(R)->clk(R)	3.646    */-5.617        */-0.746        cpu1/myregFile/regfile_ram_reg_0__33_/D    1
clk(R)->clk(R)	2.905    -5.617/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__47_/D    1
clk(R)->clk(R)	3.164    -5.617/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_23__12_/D    1
clk(R)->clk(R)	3.151    -5.617/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_23__27_/D    1
clk(R)->clk(R)	2.892    -5.617/*        0.008/*         cpu2/myregFile/regfile_ram_reg_15__8_/D    1
clk(R)->clk(R)	2.747    -5.617/*        0.153/*         nr/nic0/output_buffer_reg_51_/D    1
clk(R)->clk(R)	3.149    -5.617/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_23__26_/D    1
clk(R)->clk(R)	3.143    -5.617/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_2__41_/D    1
clk(R)->clk(R)	2.909    -5.617/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_22__45_/D    1
clk(R)->clk(R)	3.154    -5.617/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_13__8_/D    1
clk(R)->clk(R)	3.141    -5.617/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_31__31_/D    1
clk(R)->clk(R)	2.898    -5.616/*        0.002/*         cpu2/myregFile/regfile_ram_reg_8__26_/D    1
clk(R)->clk(R)	3.649    */-5.616        */-0.749        cpu1/myregFile/regfile_ram_reg_0__50_/D    1
clk(R)->clk(R)	3.174    -5.616/*        -0.274/*        cpu0/myregFile/regfile_ram_reg_17__20_/D    1
clk(R)->clk(R)	3.157    -5.616/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_2__0_/D    1
clk(R)->clk(R)	2.927    -5.616/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_2__47_/D    1
clk(R)->clk(R)	3.158    -5.616/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_30__16_/D    1
clk(R)->clk(R)	3.144    -5.616/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_24__51_/D    1
clk(R)->clk(R)	2.906    -5.616/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_14__5_/D    1
clk(R)->clk(R)	3.156    -5.616/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_10__20_/D    1
clk(R)->clk(R)	2.921    -5.616/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_28__36_/D    1
clk(R)->clk(R)	2.744    -5.616/*        0.156/*         nr/nic0/output_buffer_reg_36_/D    1
clk(R)->clk(R)	3.156    -5.616/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_6__41_/D    1
clk(R)->clk(R)	3.141    -5.616/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_28__45_/D    1
clk(R)->clk(R)	3.161    -5.616/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_10__19_/D    1
clk(R)->clk(R)	3.136    -5.616/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_6__59_/D    1
clk(R)->clk(R)	2.915    -5.616/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_28__50_/D    1
clk(R)->clk(R)	3.157    -5.616/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_30__18_/D    1
clk(R)->clk(R)	3.141    -5.616/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_6__46_/D    1
clk(R)->clk(F)	1.571    -5.615/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_48_/D    1
clk(R)->clk(R)	2.900    -5.615/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_7__8_/D    1
clk(R)->clk(R)	3.151    -5.615/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_30__20_/D    1
clk(R)->clk(R)	2.899    -5.615/*        0.001/*         cpu2/myregFile/regfile_ram_reg_7__15_/D    1
clk(R)->clk(R)	3.154    -5.615/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_2__58_/D    1
clk(R)->clk(R)	2.921    -5.615/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_22__56_/D    1
clk(R)->clk(R)	2.921    -5.615/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_30__52_/D    1
clk(R)->clk(R)	2.747    -5.615/*        0.153/*         nr/nic0/output_buffer_reg_55_/D    1
clk(R)->clk(R)	3.155    -5.615/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_19__10_/D    1
clk(R)->clk(R)	3.157    -5.615/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_3__27_/D    1
clk(R)->clk(R)	3.155    -5.614/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_29__15_/D    1
clk(R)->clk(R)	3.158    -5.614/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_28__61_/D    1
clk(R)->clk(R)	3.160    -5.614/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_29__8_/D    1
clk(R)->clk(R)	3.157    -5.614/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_13__13_/D    1
clk(R)->clk(R)	3.162    -5.614/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_23__15_/D    1
clk(R)->clk(R)	3.164    -5.614/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_26__16_/D    1
clk(R)->clk(R)	3.145    -5.614/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_28__47_/D    1
clk(R)->clk(R)	2.899    -5.614/*        0.001/*         cpu2/myregFile/regfile_ram_reg_24__31_/D    1
clk(R)->clk(R)	3.655    */-5.614        */-0.755        cpu1/myregFile/regfile_ram_reg_0__53_/D    1
clk(R)->clk(R)	3.165    -5.614/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_6__2_/D    1
clk(R)->clk(R)	2.927    -5.614/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_18__62_/D    1
clk(R)->clk(R)	2.901    -5.614/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_8__28_/D    1
clk(R)->clk(F)	1.571    -5.614/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_63_/D    1
clk(R)->clk(R)	3.146    -5.614/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_14__1_/D    1
clk(R)->clk(R)	2.902    -5.614/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__0_/D    1
clk(R)->clk(R)	2.902    -5.614/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_30__40_/D    1
clk(R)->clk(R)	3.162    -5.614/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_26__23_/D    1
clk(R)->clk(R)	3.158    -5.613/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_2__63_/D    1
clk(R)->clk(R)	3.158    -5.613/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_2__60_/D    1
clk(R)->clk(R)	3.155    -5.613/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__0_/D    1
clk(R)->clk(R)	2.904    -5.613/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_8__25_/D    1
clk(R)->clk(R)	3.172    -5.613/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_6__3_/D    1
clk(R)->clk(R)	3.158    -5.613/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_13__12_/D    1
clk(R)->clk(R)	2.903    -5.613/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_30__61_/D    1
clk(R)->clk(R)	2.916    -5.613/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_22__38_/D    1
clk(R)->clk(R)	3.149    -5.613/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_9__47_/D    1
clk(R)->clk(R)	2.905    -5.613/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__57_/D    1
clk(R)->clk(R)	3.134    -5.613/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_27__25_/D    1
clk(R)->clk(R)	3.151    -5.613/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_28__63_/D    1
clk(R)->clk(R)	3.133    -5.612/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_27__29_/D    1
clk(R)->clk(R)	2.910    -5.612/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_28__41_/D    1
clk(R)->clk(R)	3.148    -5.612/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_10__42_/D    1
clk(R)->clk(R)	2.898    -5.612/*        0.002/*         cpu2/myregFile/regfile_ram_reg_2__3_/D    1
clk(R)->clk(R)	3.160    -5.612/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_5__3_/D    1
clk(R)->clk(R)	3.135    -5.612/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_27__31_/D    1
clk(R)->clk(R)	3.657    */-5.612        */-0.757        cpu1/myregFile/regfile_ram_reg_0__59_/D    1
clk(R)->clk(R)	3.136    -5.611/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_27__28_/D    1
clk(R)->clk(R)	3.153    -5.611/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_29__27_/D    1
clk(R)->clk(R)	3.158    -5.611/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_28__58_/D    1
clk(R)->clk(R)	3.157    -5.611/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_10__17_/D    1
clk(R)->clk(R)	2.898    -5.611/*        0.002/*         cpu2/myregFile/regfile_ram_reg_24__15_/D    1
clk(R)->clk(R)	3.141    -5.611/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_28__46_/D    1
clk(R)->clk(R)	3.154    -5.611/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_29__26_/D    1
clk(R)->clk(R)	3.146    -5.611/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_27__13_/D    1
clk(R)->clk(R)	2.893    -5.611/*        0.007/*         cpu2/myregFile/regfile_ram_reg_6__28_/D    1
clk(R)->clk(R)	3.152    -5.611/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_6__5_/D    1
clk(R)->clk(R)	3.154    -5.610/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_2__2_/D    1
clk(R)->clk(R)	2.890    -5.610/*        0.010/*         cpu2/myregFile/regfile_ram_reg_28__2_/D    1
clk(R)->clk(R)	3.161    -5.610/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_30__19_/D    1
clk(R)->clk(R)	2.913    -5.610/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_28__57_/D    1
clk(R)->clk(R)	2.905    -5.610/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_14__3_/D    1
clk(R)->clk(R)	2.909    -5.610/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_10__42_/D    1
clk(R)->clk(R)	3.164    -5.610/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_10__21_/D    1
clk(R)->clk(R)	3.151    -5.610/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_17__3_/D    1
clk(R)->clk(R)	2.908    -5.610/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_28__44_/D    1
clk(R)->clk(R)	2.909    -5.610/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_28__45_/D    1
clk(R)->clk(R)	2.916    -5.610/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_24__28_/D    1
clk(R)->clk(R)	2.925    -5.609/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_2__53_/D    1
clk(R)->clk(R)	3.154    -5.609/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_29__11_/D    1
clk(R)->clk(R)	3.130    -5.609/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_6__56_/D    1
clk(R)->clk(R)	2.746    -5.609/*        0.154/*         nr/nic0/output_buffer_reg_38_/D    1
clk(R)->clk(R)	2.895    -5.609/*        0.005/*         cpu2/myregFile/regfile_ram_reg_8__31_/D    1
clk(R)->clk(R)	2.903    -5.609/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_24__13_/D    1
clk(R)->clk(R)	2.896    -5.609/*        0.004/*         cpu2/myregFile/regfile_ram_reg_24__11_/D    1
clk(R)->clk(R)	3.140    -5.609/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_28__42_/D    1
clk(R)->clk(R)	2.917    -5.609/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_22__42_/D    1
clk(R)->clk(R)	2.752    -5.609/*        0.148/*         nr/nic0/output_buffer_reg_54_/D    1
clk(R)->clk(R)	3.155    -5.609/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_31__15_/D    1
clk(R)->clk(R)	3.137    -5.609/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_27__30_/D    1
clk(R)->clk(R)	3.161    -5.608/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_7__26_/D    1
clk(R)->clk(R)	3.161    -5.608/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_18__5_/D    1
clk(R)->clk(R)	2.908    -5.608/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_18__56_/D    1
clk(R)->clk(R)	2.904    -5.608/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_16__20_/D    1
clk(R)->clk(R)	2.749    -5.608/*        0.151/*         nr/nic0/output_buffer_reg_53_/D    1
clk(R)->clk(R)	3.139    -5.608/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_9__46_/D    1
clk(R)->clk(R)	2.890    -5.608/*        0.010/*         cpu2/myregFile/regfile_ram_reg_21__25_/D    1
clk(R)->clk(R)	2.889    -5.608/*        0.011/*         cpu2/myregFile/regfile_ram_reg_6__31_/D    1
clk(R)->clk(R)	3.157    -5.608/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_13__15_/D    1
clk(R)->clk(R)	3.133    -5.608/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_2__59_/D    1
clk(R)->clk(R)	2.898    -5.608/*        0.002/*         cpu2/myregFile/regfile_ram_reg_28__19_/D    1
clk(R)->clk(R)	2.909    -5.608/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_16__17_/D    1
clk(R)->clk(R)	3.158    -5.607/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_7__8_/D    1
clk(R)->clk(R)	2.911    -5.607/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_10__45_/D    1
clk(R)->clk(R)	3.153    -5.607/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_23__9_/D    1
clk(R)->clk(R)	3.138    -5.607/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_27__24_/D    1
clk(R)->clk(R)	3.136    -5.607/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_28__56_/D    1
clk(R)->clk(R)	2.902    -5.607/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_16__16_/D    1
clk(R)->clk(R)	3.158    -5.607/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_7__13_/D    1
clk(R)->clk(R)	2.897    -5.607/*        0.003/*         cpu2/myregFile/regfile_ram_reg_8__14_/D    1
clk(R)->clk(R)	3.150    -5.607/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_27__8_/D    1
clk(R)->clk(R)	2.902    -5.607/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_8__29_/D    1
clk(R)->clk(R)	3.659    */-5.607        */-0.759        cpu1/myregFile/regfile_ram_reg_0__57_/D    1
clk(R)->clk(R)	2.917    -5.606/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_10__59_/D    1
clk(R)->clk(R)	3.158    -5.606/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_2__47_/D    1
clk(R)->clk(R)	2.908    -5.606/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_22__41_/D    1
clk(R)->clk(R)	3.136    -5.606/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_6__40_/D    1
clk(R)->clk(R)	3.155    -5.606/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__12_/D    1
clk(R)->clk(R)	3.147    -5.606/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_23__14_/D    1
clk(R)->clk(R)	3.153    -5.606/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_28__44_/D    1
clk(R)->clk(R)	2.747    -5.606/*        0.153/*         nr/nic0/output_buffer_reg_37_/D    1
clk(R)->clk(R)	3.171    -5.606/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_2__61_/D    1
clk(R)->clk(R)	2.935    -5.606/*        -0.035/*        cpu2/myregFile/regfile_ram_reg_18__60_/D    1
clk(R)->clk(R)	3.151    -5.606/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_24__33_/D    1
clk(R)->clk(R)	2.917    -5.605/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_30__54_/D    1
clk(R)->clk(R)	2.903    -5.605/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_7__13_/D    1
clk(R)->clk(R)	2.897    -5.605/*        0.003/*         cpu2/myregFile/regfile_ram_reg_8__12_/D    1
clk(R)->clk(R)	2.894    -5.605/*        0.006/*         cpu2/myregFile/regfile_ram_reg_30__47_/D    1
clk(R)->clk(R)	2.904    -5.605/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_7__14_/D    1
clk(R)->clk(R)	2.896    -5.605/*        0.004/*         cpu2/myregFile/regfile_ram_reg_24__9_/D    1
clk(R)->clk(R)	2.915    -5.605/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_30__46_/D    1
clk(R)->clk(R)	2.914    -5.605/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_30__63_/D    1
clk(R)->clk(R)	3.654    */-5.605        */-0.754        cpu1/myregFile/regfile_ram_reg_0__45_/D    1
clk(R)->clk(F)	1.571    -5.604/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_33_/D    1
clk(R)->clk(R)	2.908    -5.604/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_28__20_/D    1
clk(R)->clk(R)	3.145    -5.604/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_2__46_/D    1
clk(R)->clk(R)	2.909    -5.604/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_16__19_/D    1
clk(R)->clk(R)	3.155    -5.604/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_27__12_/D    1
clk(R)->clk(R)	2.917    -5.604/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_24__29_/D    1
clk(R)->clk(R)	2.911    -5.604/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_16__2_/D    1
clk(R)->clk(R)	3.165    -5.604/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_30__17_/D    1
clk(R)->clk(R)	2.909    -5.604/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_7__12_/D    1
clk(R)->clk(R)	2.905    -5.604/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__17_/D    1
clk(R)->clk(R)	2.743    -5.604/*        0.157/*         nr/nic0/output_buffer_reg_35_/D    1
clk(R)->clk(R)	3.132    -5.604/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_17__25_/D    1
clk(R)->clk(R)	2.905    -5.604/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_16__22_/D    1
clk(R)->clk(R)	2.899    -5.604/*        0.001/*         cpu2/myregFile/regfile_ram_reg_18__42_/D    1
clk(R)->clk(R)	2.885    -5.603/*        0.015/*         cpu2/myregFile/regfile_ram_reg_3__10_/D    1
clk(R)->clk(R)	2.899    -5.603/*        0.001/*         cpu2/myregFile/regfile_ram_reg_1__4_/D    1
clk(R)->clk(R)	3.128    -5.603/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_9__57_/D    1
clk(R)->clk(R)	2.895    -5.603/*        0.005/*         cpu2/myregFile/regfile_ram_reg_8__15_/D    1
clk(R)->clk(R)	2.908    -5.603/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_30__60_/D    1
clk(R)->clk(F)	1.571    -5.603/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_37_/D    1
clk(R)->clk(R)	2.917    -5.603/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_8__24_/D    1
clk(R)->clk(R)	2.906    -5.603/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_18__45_/D    1
clk(R)->clk(R)	2.922    -5.603/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_24__30_/D    1
clk(R)->clk(F)	1.572    -5.603/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_35_/D    1
clk(R)->clk(R)	3.135    -5.603/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_6__57_/D    1
clk(R)->clk(R)	3.134    -5.602/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_28__40_/D    1
clk(R)->clk(R)	3.150    -5.602/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_26__21_/D    1
clk(R)->clk(R)	3.158    -5.602/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_21__22_/D    1
clk(R)->clk(R)	3.161    -5.602/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_26__20_/D    1
clk(R)->clk(R)	2.905    -5.602/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__53_/D    1
clk(R)->clk(F)	1.571    -5.602/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_38_/D    1
clk(R)->clk(R)	3.157    -5.602/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_23__10_/D    1
clk(R)->clk(R)	3.158    -5.602/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_13__9_/D    1
clk(R)->clk(R)	2.902    -5.602/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_8__13_/D    1
clk(R)->clk(R)	2.894    -5.602/*        0.006/*         cpu2/myregFile/regfile_ram_reg_6__13_/D    1
clk(R)->clk(R)	3.162    -5.602/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_3__12_/D    1
clk(R)->clk(R)	2.888    -5.602/*        0.012/*         cpu2/myregFile/regfile_ram_reg_6__10_/D    1
clk(R)->clk(R)	2.902    -5.601/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__10_/D    1
clk(R)->clk(F)	1.571    -5.601/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_34_/D    1
clk(R)->clk(R)	3.133    -5.601/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_2__56_/D    1
clk(R)->clk(F)	1.571    -5.601/*        0.129/*         nr/router_ring/r4/cwo/cwdo_reg_36_/D    1
clk(R)->clk(R)	2.909    -5.601/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_30__48_/D    1
clk(R)->clk(R)	3.155    -5.601/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_21__19_/D    1
clk(R)->clk(R)	3.130    -5.601/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_2__57_/D    1
clk(R)->clk(R)	2.899    -5.601/*        0.001/*         cpu2/myregFile/regfile_ram_reg_16__55_/D    1
clk(R)->clk(R)	2.920    -5.601/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_10__56_/D    1
clk(R)->clk(R)	2.908    -5.601/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_16__18_/D    1
clk(R)->clk(R)	3.156    -5.601/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_2__4_/D    1
clk(R)->clk(R)	3.158    -5.601/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_21__16_/D    1
clk(R)->clk(R)	2.911    -5.601/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_30__62_/D    1
clk(R)->clk(R)	3.128    -5.601/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_26__40_/D    1
clk(R)->clk(R)	3.166    -5.601/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_3__13_/D    1
clk(R)->clk(F)	1.572    -5.601/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_39_/D    1
clk(R)->clk(R)	3.154    -5.600/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_7__9_/D    1
clk(R)->clk(R)	3.165    -5.600/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_26__17_/D    1
clk(R)->clk(F)	1.572    -5.600/*        0.128/*         nr/router_ring/r4/cwo/cwdo_reg_24_/D    1
clk(R)->clk(R)	2.900    -5.600/*        0.000/*         cpu2/myregFile/regfile_ram_reg_18__57_/D    1
clk(R)->clk(R)	3.131    -5.600/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_17__30_/D    1
clk(R)->clk(R)	2.912    -5.600/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_6__26_/D    1
clk(R)->clk(R)	2.749    -5.599/*        0.151/*         nr/nic0/output_buffer_reg_33_/D    1
clk(R)->clk(R)	2.914    -5.599/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_10__3_/D    1
clk(R)->clk(R)	2.918    -5.599/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_28__56_/D    1
clk(R)->clk(R)	3.168    -5.599/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_3__8_/D    1
clk(R)->clk(R)	3.148    -5.598/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_21__1_/D    1
clk(R)->clk(R)	2.905    -5.598/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__58_/D    1
clk(R)->clk(R)	2.898    -5.598/*        0.002/*         cpu2/myregFile/regfile_ram_reg_18__41_/D    1
clk(R)->clk(R)	3.157    -5.598/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_29__9_/D    1
clk(R)->clk(R)	2.916    -5.598/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_24__12_/D    1
clk(R)->clk(R)	2.906    -5.598/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_16__52_/D    1
clk(R)->clk(R)	2.900    -5.598/*        0.000/*         cpu2/myregFile/regfile_ram_reg_6__15_/D    1
clk(R)->clk(R)	3.131    -5.598/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_15__24_/D    1
clk(R)->clk(R)	3.157    -5.598/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_27__15_/D    1
clk(R)->clk(R)	2.746    -5.598/*        0.154/*         nr/nic0/output_buffer_reg_39_/D    1
clk(R)->clk(R)	3.166    -5.598/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_18__3_/D    1
clk(R)->clk(R)	2.917    -5.598/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_16__1_/D    1
clk(R)->clk(R)	2.903    -5.598/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_6__8_/D    1
clk(R)->clk(R)	2.913    -5.598/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_22__57_/D    1
clk(R)->clk(R)	3.149    -5.598/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_3__9_/D    1
clk(R)->clk(R)	3.153    -5.597/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_30__21_/D    1
clk(R)->clk(R)	3.142    -5.597/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_28__57_/D    1
clk(R)->clk(R)	3.167    -5.597/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_28__62_/D    1
clk(R)->clk(R)	3.150    -5.597/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_27__27_/D    1
clk(R)->clk(R)	2.896    -5.597/*        0.004/*         cpu2/myregFile/regfile_ram_reg_15__9_/D    1
clk(R)->clk(R)	3.146    -5.597/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_6__42_/D    1
clk(R)->clk(R)	2.901    -5.597/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_30__36_/D    1
clk(R)->clk(R)	3.152    -5.597/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_26__60_/D    1
clk(R)->clk(R)	2.907    -5.597/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_16__34_/D    1
clk(R)->clk(R)	3.151    -5.597/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_13__14_/D    1
clk(R)->clk(R)	3.149    -5.597/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_28__59_/D    1
clk(R)->clk(R)	2.741    -5.597/*        0.159/*         nr/nic0/output_buffer_reg_34_/D    1
clk(R)->clk(R)	2.889    -5.596/*        0.011/*         cpu2/myregFile/regfile_ram_reg_3__2_/D    1
clk(R)->clk(R)	3.158    -5.596/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_3__15_/D    1
clk(R)->clk(R)	2.892    -5.596/*        0.008/*         cpu2/myregFile/regfile_ram_reg_30__44_/D    1
clk(R)->clk(R)	3.151    -5.596/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_8__63_/D    1
clk(R)->clk(R)	3.149    -5.596/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_13__10_/D    1
clk(R)->clk(R)	3.143    -5.595/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_2__42_/D    1
clk(R)->clk(R)	3.159    -5.595/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_7__15_/D    1
clk(R)->clk(R)	2.914    -5.595/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_6__27_/D    1
clk(R)->clk(R)	3.158    -5.595/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_14__2_/D    1
clk(R)->clk(R)	3.151    -5.595/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_8__47_/D    1
clk(R)->clk(R)	2.900    -5.595/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_6__14_/D    1
clk(R)->clk(R)	3.154    -5.595/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_26__63_/D    1
clk(R)->clk(R)	3.151    -5.595/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_8__61_/D    1
clk(R)->clk(R)	2.896    -5.595/*        0.004/*         cpu2/myregFile/regfile_ram_reg_16__5_/D    1
clk(R)->clk(R)	3.144    -5.595/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_2__43_/D    1
clk(R)->clk(R)	3.146    -5.595/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_29__14_/D    1
clk(R)->clk(R)	2.912    -5.595/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_6__30_/D    1
clk(R)->clk(R)	3.166    -5.595/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_21__18_/D    1
clk(R)->clk(R)	2.903    -5.595/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_30__41_/D    1
clk(R)->clk(R)	3.147    -5.595/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_28__43_/D    1
clk(R)->clk(R)	2.917    -5.594/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_30__43_/D    1
clk(R)->clk(R)	2.905    -5.594/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_16__0_/D    1
clk(R)->clk(R)	2.895    -5.594/*        0.005/*         cpu2/myregFile/regfile_ram_reg_16__3_/D    1
clk(R)->clk(R)	3.155    -5.594/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__11_/D    1
clk(R)->clk(R)	3.149    -5.594/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_7__14_/D    1
clk(R)->clk(R)	3.148    -5.594/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_27__9_/D    1
clk(R)->clk(R)	2.903    -5.594/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_30__50_/D    1
clk(R)->clk(R)	3.138    -5.594/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_15__25_/D    1
clk(R)->clk(R)	3.131    -5.594/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_16__42_/D    1
clk(R)->clk(R)	2.905    -5.594/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__38_/D    1
clk(R)->clk(R)	3.157    -5.594/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_21__21_/D    1
clk(R)->clk(R)	2.894    -5.593/*        0.006/*         cpu2/myregFile/regfile_ram_reg_1__10_/D    1
clk(R)->clk(R)	2.908    -5.593/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_21__26_/D    1
clk(R)->clk(R)	3.159    -5.593/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_21__17_/D    1
clk(R)->clk(R)	2.912    -5.593/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_30__35_/D    1
clk(R)->clk(R)	3.146    -5.593/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_2__40_/D    1
clk(R)->clk(R)	3.151    -5.593/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_3__14_/D    1
clk(R)->clk(R)	2.907    -5.593/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_31__15_/D    1
clk(R)->clk(R)	3.135    -5.593/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_16__40_/D    1
clk(R)->clk(R)	2.899    -5.593/*        0.001/*         cpu2/myregFile/regfile_ram_reg_30__59_/D    1
clk(R)->clk(R)	3.137    -5.593/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_17__31_/D    1
clk(R)->clk(R)	3.162    -5.593/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_21__23_/D    1
clk(R)->clk(R)	3.158    -5.593/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_13__11_/D    1
clk(R)->clk(R)	3.155    -5.593/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_27__26_/D    1
clk(R)->clk(R)	3.137    -5.593/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_26__43_/D    1
clk(R)->clk(R)	3.131    -5.593/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_11__24_/D    1
clk(R)->clk(R)	2.747    -5.593/*        0.153/*         nr/nic0/output_buffer_reg_40_/D    1
clk(R)->clk(R)	3.145    -5.592/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_9__56_/D    1
clk(R)->clk(R)	3.158    -5.592/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__0_/D    1
clk(R)->clk(R)	2.903    -5.592/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_16__54_/D    1
clk(R)->clk(R)	2.895    -5.592/*        0.005/*         cpu2/myregFile/regfile_ram_reg_21__13_/D    1
clk(R)->clk(R)	3.150    -5.592/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_17__24_/D    1
clk(R)->clk(R)	2.903    -5.592/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_8__11_/D    1
clk(R)->clk(R)	2.915    -5.592/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_28__23_/D    1
clk(R)->clk(R)	3.135    -5.592/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_16__56_/D    1
clk(R)->clk(R)	3.162    -5.592/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_27__11_/D    1
clk(R)->clk(R)	2.905    -5.592/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_1__2_/D    1
clk(R)->clk(R)	2.900    -5.591/*        0.000/*         cpu2/myregFile/regfile_ram_reg_26__28_/D    1
clk(R)->clk(R)	3.132    -5.591/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_26__56_/D    1
clk(R)->clk(R)	2.902    -5.591/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_16__4_/D    1
clk(R)->clk(R)	3.154    -5.591/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_6__43_/D    1
clk(R)->clk(R)	3.158    -5.591/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_2__5_/D    1
clk(R)->clk(R)	3.160    -5.591/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_29__10_/D    1
clk(R)->clk(R)	2.896    -5.591/*        0.004/*         cpu2/myregFile/regfile_ram_reg_28__3_/D    1
clk(R)->clk(R)	2.901    -5.591/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_30__42_/D    1
clk(R)->clk(R)	3.150    -5.590/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_30__0_/D    1
clk(R)->clk(R)	3.136    -5.590/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_16__46_/D    1
clk(R)->clk(R)	3.140    -5.590/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_15__30_/D    1
clk(R)->clk(R)	3.162    -5.590/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_26__1_/D    1
clk(R)->clk(R)	2.905    -5.590/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__57_/D    1
clk(R)->clk(R)	3.159    -5.590/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_8__45_/D    1
clk(R)->clk(R)	3.157    -5.590/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_10__3_/D    1
clk(R)->clk(R)	3.154    -5.589/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_26__0_/D    1
clk(R)->clk(R)	3.154    -5.589/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_26__41_/D    1
clk(R)->clk(R)	2.900    -5.589/*        0.000/*         cpu2/myregFile/regfile_ram_reg_8__9_/D    1
clk(R)->clk(R)	2.902    -5.589/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_30__45_/D    1
clk(R)->clk(R)	3.174    -5.589/*        -0.274/*        cpu0/myregFile/regfile_ram_reg_10__1_/D    1
clk(R)->clk(R)	3.135    -5.589/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_17__28_/D    1
clk(R)->clk(R)	3.160    -5.589/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_21__20_/D    1
clk(R)->clk(R)	2.909    -5.589/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_16__49_/D    1
clk(R)->clk(R)	2.898    -5.589/*        0.002/*         cpu2/myregFile/regfile_ram_reg_3__14_/D    1
clk(R)->clk(R)	2.905    -5.589/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__5_/D    1
clk(R)->clk(R)	3.158    -5.589/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_8__60_/D    1
clk(R)->clk(R)	2.913    -5.589/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_16__33_/D    1
clk(R)->clk(R)	3.143    -5.589/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_26__57_/D    1
clk(R)->clk(R)	2.900    -5.589/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_21__14_/D    1
clk(R)->clk(R)	2.891    -5.589/*        0.009/*         cpu2/myregFile/regfile_ram_reg_16__40_/D    1
clk(R)->clk(R)	3.161    -5.588/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_30__1_/D    1
clk(R)->clk(R)	3.137    -5.588/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_11__25_/D    1
clk(R)->clk(R)	3.132    -5.588/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_16__59_/D    1
clk(R)->clk(R)	2.915    -5.588/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_6__29_/D    1
clk(R)->clk(R)	3.161    -5.588/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_26__58_/D    1
clk(R)->clk(R)	3.148    -5.588/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_27__10_/D    1
clk(R)->clk(R)	3.126    -5.588/*        -0.226/*        cpu0/myregFile/regfile_ram_reg_8__56_/D    1
clk(R)->clk(R)	2.911    -5.588/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_28__16_/D    1
clk(R)->clk(R)	2.927    -5.588/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_28__1_/D    1
clk(R)->clk(R)	2.909    -5.588/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_28__18_/D    1
clk(R)->clk(R)	3.140    -5.588/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_15__28_/D    1
clk(R)->clk(R)	3.141    -5.588/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_16__57_/D    1
clk(R)->clk(R)	2.914    -5.588/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_16__32_/D    1
clk(R)->clk(R)	2.896    -5.587/*        0.004/*         cpu2/myregFile/regfile_ram_reg_3__25_/D    1
clk(R)->clk(R)	3.165    -5.587/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_26__61_/D    1
clk(R)->clk(R)	3.148    -5.587/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_26__62_/D    1
clk(R)->clk(R)	3.151    -5.587/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_14__60_/D    1
clk(R)->clk(R)	2.918    -5.587/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_16__37_/D    1
clk(R)->clk(R)	2.911    -5.587/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_6__24_/D    1
clk(R)->clk(R)	3.150    -5.586/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_16__61_/D    1
clk(R)->clk(R)	3.144    -5.586/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_26__45_/D    1
clk(R)->clk(R)	3.160    -5.586/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_10__2_/D    1
clk(R)->clk(R)	3.131    -5.586/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_9__42_/D    1
clk(R)->clk(R)	2.894    -5.586/*        0.006/*         cpu2/myregFile/regfile_ram_reg_7__2_/D    1
clk(R)->clk(R)	3.149    -5.586/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_17__26_/D    1
clk(R)->clk(R)	2.910    -5.586/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_21__27_/D    1
clk(R)->clk(R)	2.916    -5.586/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_28__4_/D    1
clk(R)->clk(R)	3.657    */-5.586        */-0.757        cpu1/myregFile/regfile_ram_reg_0__47_/D    1
clk(R)->clk(R)	2.886    -5.585/*        0.014/*         cpu2/myregFile/regfile_ram_reg_7__31_/D    1
clk(R)->clk(R)	2.905    -5.585/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__30_/D    1
clk(R)->clk(R)	2.896    -5.585/*        0.004/*         cpu2/myregFile/regfile_ram_reg_1__14_/D    1
clk(R)->clk(R)	3.148    -5.585/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_16__41_/D    1
clk(R)->clk(R)	3.146    -5.585/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_21__5_/D    1
clk(R)->clk(R)	3.140    -5.585/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_26__42_/D    1
clk(R)->clk(R)	3.133    -5.585/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_8__40_/D    1
clk(R)->clk(R)	3.161    -5.585/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_8__44_/D    1
clk(R)->clk(R)	3.135    -5.585/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_8__43_/D    1
clk(R)->clk(R)	3.152    -5.585/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_9__0_/D    1
clk(R)->clk(R)	3.152    -5.585/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_15__26_/D    1
clk(R)->clk(R)	2.916    -5.585/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_6__12_/D    1
clk(R)->clk(R)	3.155    -5.584/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_3__10_/D    1
clk(R)->clk(R)	3.136    -5.584/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_8__57_/D    1
clk(R)->clk(R)	3.157    -5.584/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_24__16_/D    1
clk(R)->clk(R)	3.150    -5.584/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_16__22_/D    1
clk(R)->clk(R)	3.162    -5.584/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_8__62_/D    1
clk(R)->clk(R)	3.153    -5.584/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_16__18_/D    1
clk(R)->clk(R)	3.152    -5.584/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_15__27_/D    1
clk(R)->clk(R)	2.917    -5.584/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_8__8_/D    1
clk(R)->clk(R)	3.161    -5.584/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_8__58_/D    1
clk(R)->clk(R)	3.155    -5.584/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_7__10_/D    1
clk(R)->clk(R)	3.161    -5.584/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_26__44_/D    1
clk(R)->clk(R)	2.917    -5.584/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_15__11_/D    1
clk(R)->clk(R)	2.898    -5.583/*        0.002/*         cpu2/myregFile/regfile_ram_reg_3__26_/D    1
clk(R)->clk(R)	3.150    -5.583/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_14__44_/D    1
clk(R)->clk(R)	2.899    -5.583/*        0.001/*         cpu2/myregFile/regfile_ram_reg_26__25_/D    1
clk(R)->clk(R)	3.143    -5.583/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_26__46_/D    1
clk(R)->clk(R)	2.911    -5.583/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_26__27_/D    1
clk(R)->clk(R)	3.154    -5.583/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_14__62_/D    1
clk(R)->clk(R)	3.155    -5.583/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__60_/D    1
clk(R)->clk(R)	3.157    -5.583/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_21__2_/D    1
clk(R)->clk(R)	3.154    -5.583/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_14__61_/D    1
clk(R)->clk(R)	3.159    -5.583/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_26__2_/D    1
clk(R)->clk(R)	2.900    -5.583/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_16__36_/D    1
clk(R)->clk(R)	2.915    -5.583/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_28__22_/D    1
clk(R)->clk(R)	3.158    -5.583/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_30__2_/D    1
clk(R)->clk(R)	2.905    -5.582/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_21__12_/D    1
clk(R)->clk(R)	3.152    -5.582/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_27__14_/D    1
clk(R)->clk(R)	2.901    -5.582/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_21__8_/D    1
clk(R)->clk(R)	2.902    -5.582/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_21__15_/D    1
clk(R)->clk(R)	3.157    -5.582/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_16__58_/D    1
clk(R)->clk(R)	2.913    -5.582/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_6__25_/D    1
clk(R)->clk(R)	3.138    -5.582/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_17__29_/D    1
clk(R)->clk(R)	3.155    -5.582/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__41_/D    1
clk(R)->clk(R)	3.147    -5.582/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_26__47_/D    1
clk(R)->clk(R)	3.155    -5.582/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_17__27_/D    1
clk(R)->clk(R)	3.158    -5.582/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_24__18_/D    1
clk(R)->clk(R)	3.138    -5.581/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_26__59_/D    1
clk(R)->clk(R)	2.902    -5.581/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_26__14_/D    1
clk(R)->clk(R)	2.918    -5.581/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_16__23_/D    1
clk(R)->clk(R)	2.909    -5.581/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_26__24_/D    1
clk(R)->clk(R)	3.153    -5.581/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_14__45_/D    1
clk(R)->clk(R)	3.157    -5.581/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_14__58_/D    1
clk(R)->clk(R)	3.140    -5.581/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_8__59_/D    1
clk(R)->clk(R)	3.153    -5.581/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_16__43_/D    1
clk(R)->clk(R)	3.132    -5.581/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_11__31_/D    1
clk(R)->clk(R)	3.150    -5.581/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_11__13_/D    1
clk(R)->clk(R)	3.135    -5.581/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_9__43_/D    1
clk(R)->clk(R)	3.139    -5.581/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_15__31_/D    1
clk(R)->clk(R)	3.154    -5.580/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_24__19_/D    1
clk(R)->clk(R)	2.896    -5.580/*        0.004/*         cpu2/myregFile/regfile_ram_reg_21__31_/D    1
clk(R)->clk(R)	2.910    -5.580/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_21__28_/D    1
clk(R)->clk(R)	3.155    -5.580/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__63_/D    1
clk(R)->clk(R)	3.149    -5.580/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_11__26_/D    1
clk(R)->clk(R)	3.153    -5.580/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_21__4_/D    1
clk(R)->clk(R)	2.914    -5.580/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_16__53_/D    1
clk(R)->clk(R)	2.895    -5.580/*        0.005/*         cpu2/myregFile/regfile_ram_reg_26__11_/D    1
clk(R)->clk(R)	2.909    -5.580/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_3__4_/D    1
clk(R)->clk(R)	3.136    -5.580/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_11__28_/D    1
clk(R)->clk(R)	3.148    -5.580/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_14__47_/D    1
clk(R)->clk(R)	2.902    -5.580/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_6__11_/D    1
clk(R)->clk(R)	2.894    -5.579/*        0.006/*         cpu2/myregFile/regfile_ram_reg_31__31_/D    1
clk(R)->clk(R)	2.892    -5.579/*        0.008/*         cpu2/myregFile/regfile_ram_reg_1__28_/D    1
clk(R)->clk(R)	2.904    -5.579/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__13_/D    1
clk(R)->clk(R)	2.897    -5.579/*        0.003/*         cpu2/myregFile/regfile_ram_reg_1__12_/D    1
clk(R)->clk(R)	3.155    -5.579/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__22_/D    1
clk(R)->clk(R)	2.913    -5.579/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_28__0_/D    1
clk(R)->clk(R)	2.903    -5.578/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_26__15_/D    1
clk(R)->clk(R)	2.899    -5.578/*        0.001/*         cpu2/myregFile/regfile_ram_reg_7__11_/D    1
clk(R)->clk(R)	2.902    -5.578/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_16__39_/D    1
clk(R)->clk(R)	3.153    -5.578/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_8__23_/D    1
clk(R)->clk(R)	2.937    -5.578/*        -0.037/*        cpu2/myregFile/regfile_ram_reg_24__8_/D    1
clk(R)->clk(R)	3.168    -5.578/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_14__3_/D    1
clk(R)->clk(R)	2.910    -5.578/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_26__29_/D    1
clk(R)->clk(R)	3.154    -5.578/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_26__4_/D    1
clk(R)->clk(R)	2.900    -5.578/*        0.000/*         cpu2/myregFile/regfile_ram_reg_7__9_/D    1
clk(R)->clk(R)	3.138    -5.578/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_15__29_/D    1
clk(R)->clk(R)	3.154    -5.578/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_10__5_/D    1
clk(R)->clk(R)	3.152    -5.577/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_11__27_/D    1
clk(R)->clk(R)	3.162    -5.577/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_10__4_/D    1
clk(R)->clk(R)	3.158    -5.577/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__16_/D    1
clk(R)->clk(R)	3.164    -5.577/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_24__22_/D    1
clk(R)->clk(R)	2.901    -5.577/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_3__28_/D    1
clk(R)->clk(R)	3.155    -5.577/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__45_/D    1
clk(R)->clk(R)	3.155    -5.577/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_11__8_/D    1
clk(R)->clk(R)	3.158    -5.577/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_24__23_/D    1
clk(R)->clk(R)	3.155    -5.577/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_11__12_/D    1
clk(R)->clk(R)	2.907    -5.577/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_3__13_/D    1
clk(R)->clk(R)	3.155    -5.577/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__1_/D    1
clk(R)->clk(R)	2.902    -5.577/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_1__25_/D    1
clk(R)->clk(R)	3.134    -5.577/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_11__29_/D    1
clk(R)->clk(R)	3.153    -5.577/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_26__5_/D    1
clk(R)->clk(R)	2.907    -5.577/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_21__29_/D    1
clk(R)->clk(R)	2.904    -5.577/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__26_/D    1
clk(R)->clk(R)	3.155    -5.577/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__62_/D    1
clk(R)->clk(R)	3.150    -5.576/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_16__0_/D    1
clk(R)->clk(R)	3.163    -5.576/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_16__23_/D    1
clk(R)->clk(R)	3.148    -5.576/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_11__30_/D    1
clk(R)->clk(R)	2.904    -5.576/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_16__46_/D    1
clk(R)->clk(R)	2.893    -5.576/*        0.007/*         cpu2/myregFile/regfile_ram_reg_3__8_/D    1
clk(R)->clk(R)	2.900    -5.576/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_16__50_/D    1
clk(R)->clk(R)	3.162    -5.576/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_16__63_/D    1
clk(R)->clk(R)	2.905    -5.576/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_15__25_/D    1
clk(R)->clk(R)	2.906    -5.576/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__27_/D    1
clk(R)->clk(R)	2.907    -5.576/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_26__12_/D    1
clk(R)->clk(R)	3.147    -5.576/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_8__46_/D    1
clk(R)->clk(R)	2.895    -5.576/*        0.005/*         cpu2/myregFile/regfile_ram_reg_1__15_/D    1
clk(R)->clk(R)	2.906    -5.576/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_21__24_/D    1
clk(R)->clk(R)	3.143    -5.576/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_8__42_/D    1
clk(R)->clk(R)	3.151    -5.575/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_17__13_/D    1
clk(R)->clk(R)	2.903    -5.575/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_30__20_/D    1
clk(R)->clk(R)	2.902    -5.575/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_16__62_/D    1
clk(R)->clk(R)	3.175    -5.575/*        -0.275/*        cpu0/myregFile/regfile_ram_reg_3__11_/D    1
clk(R)->clk(R)	2.916    -5.575/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_30__56_/D    1
clk(R)->clk(R)	2.900    -5.575/*        0.000/*         cpu2/myregFile/regfile_ram_reg_1__30_/D    1
clk(R)->clk(R)	2.905    -5.575/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_1__13_/D    1
clk(R)->clk(R)	2.904    -5.575/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_26__8_/D    1
clk(R)->clk(R)	2.896    -5.575/*        0.004/*         cpu2/myregFile/regfile_ram_reg_30__2_/D    1
clk(R)->clk(R)	2.910    -5.575/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_6__9_/D    1
clk(R)->clk(R)	3.163    -5.575/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_16__44_/D    1
clk(R)->clk(R)	3.142    -5.574/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_14__41_/D    1
clk(R)->clk(R)	2.906    -5.574/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_3__30_/D    1
clk(R)->clk(R)	3.158    -5.574/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_8__16_/D    1
clk(R)->clk(R)	3.152    -5.574/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_14__5_/D    1
clk(R)->clk(R)	3.154    -5.574/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_17__8_/D    1
clk(R)->clk(R)	3.131    -5.574/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_25__25_/D    1
clk(R)->clk(R)	3.158    -5.574/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_9__3_/D    1
clk(R)->clk(R)	2.909    -5.573/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_16__51_/D    1
clk(R)->clk(R)	2.908    -5.573/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_3__12_/D    1
clk(R)->clk(R)	3.161    -5.573/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_8__18_/D    1
clk(R)->clk(R)	3.158    -5.573/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_24__17_/D    1
clk(R)->clk(R)	3.141    -5.573/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_9__40_/D    1
clk(R)->clk(R)	3.155    -5.572/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_16__21_/D    1
clk(R)->clk(R)	2.925    -5.572/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_26__30_/D    1
clk(R)->clk(R)	3.153    -5.572/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_8__21_/D    1
clk(R)->clk(R)	2.900    -5.572/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_15__24_/D    1
clk(R)->clk(R)	2.897    -5.572/*        0.003/*         cpu2/myregFile/regfile_ram_reg_26__9_/D    1
clk(R)->clk(R)	2.913    -5.572/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_7__4_/D    1
clk(R)->clk(R)	2.906    -5.572/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_16__43_/D    1
clk(R)->clk(R)	2.902    -5.572/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_26__10_/D    1
clk(R)->clk(R)	3.155    -5.572/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_15__12_/D    1
clk(R)->clk(R)	3.157    -5.572/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_15__8_/D    1
clk(R)->clk(R)	2.903    -5.572/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_15__28_/D    1
clk(R)->clk(R)	3.158    -5.571/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_15__13_/D    1
clk(R)->clk(R)	3.168    -5.571/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_14__4_/D    1
clk(R)->clk(R)	3.155    -5.571/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_17__12_/D    1
clk(R)->clk(R)	2.916    -5.571/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_26__31_/D    1
clk(R)->clk(R)	3.161    -5.571/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_16__17_/D    1
clk(R)->clk(R)	2.904    -5.571/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_16__38_/D    1
clk(R)->clk(R)	2.905    -5.571/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__19_/D    1
clk(R)->clk(R)	3.155    -5.571/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_24__21_/D    1
clk(R)->clk(R)	3.157    -5.570/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_16__47_/D    1
clk(R)->clk(R)	2.905    -5.570/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__5_/D    1
clk(R)->clk(R)	2.909    -5.570/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_15__26_/D    1
clk(R)->clk(R)	3.149    -5.570/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_24__1_/D    1
clk(R)->clk(R)	2.908    -5.570/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_30__17_/D    1
clk(R)->clk(R)	3.164    -5.570/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_16__19_/D    1
clk(R)->clk(R)	3.130    -5.569/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_25__30_/D    1
clk(R)->clk(R)	2.907    -5.569/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_3__29_/D    1
clk(R)->clk(R)	2.915    -5.569/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_16__35_/D    1
clk(R)->clk(R)	2.905    -5.569/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_16__47_/D    1
clk(R)->clk(R)	2.909    -5.569/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_15__27_/D    1
clk(R)->clk(R)	2.924    -5.568/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_28__21_/D    1
clk(R)->clk(R)	2.918    -5.568/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_16__63_/D    1
clk(R)->clk(R)	2.887    -5.568/*        0.013/*         cpu2/myregFile/regfile_ram_reg_3__31_/D    1
clk(R)->clk(R)	2.894    -5.568/*        0.006/*         cpu2/myregFile/regfile_ram_reg_21__10_/D    1
clk(R)->clk(R)	2.908    -5.568/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_3__15_/D    1
clk(R)->clk(R)	3.159    -5.567/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_17__15_/D    1
clk(R)->clk(R)	2.905    -5.567/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_7__24_/D    1
clk(R)->clk(R)	2.906    -5.567/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_30__4_/D    1
clk(R)->clk(R)	3.166    -5.567/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_8__19_/D    1
clk(R)->clk(R)	2.909    -5.567/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_1__27_/D    1
clk(R)->clk(R)	3.159    -5.567/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_30__4_/D    1
clk(R)->clk(R)	3.161    -5.567/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_8__20_/D    1
clk(R)->clk(R)	3.161    -5.567/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_11__15_/D    1
clk(R)->clk(R)	2.910    -5.567/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_15__30_/D    1
clk(R)->clk(R)	2.914    -5.566/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_30__1_/D    1
clk(R)->clk(R)	3.143    -5.566/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_25__24_/D    1
clk(R)->clk(R)	2.925    -5.566/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_16__48_/D    1
clk(R)->clk(R)	2.926    -5.566/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_16__21_/D    1
clk(R)->clk(R)	3.162    -5.566/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_17__11_/D    1
clk(R)->clk(R)	3.136    -5.565/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_9__59_/D    1
clk(R)->clk(R)	2.900    -5.565/*        0.000/*         cpu2/myregFile/regfile_ram_reg_21__9_/D    1
clk(R)->clk(R)	2.892    -5.565/*        0.008/*         cpu2/myregFile/regfile_ram_reg_26__7_/D    1
clk(R)->clk(R)	2.896    -5.565/*        0.004/*         cpu2/myregFile/regfile_ram_reg_7__28_/D    1
clk(R)->clk(R)	3.141    -5.565/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_14__46_/D    1
clk(R)->clk(R)	3.153    -5.564/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_15__9_/D    1
clk(R)->clk(R)	3.153    -5.564/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_24__2_/D    1
clk(R)->clk(R)	3.162    -5.564/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_21__0_/D    1
clk(R)->clk(R)	3.153    -5.564/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_11__9_/D    1
clk(R)->clk(R)	2.896    -5.564/*        0.004/*         cpu2/myregFile/regfile_ram_reg_3__11_/D    1
clk(R)->clk(R)	2.914    -5.564/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_1__26_/D    1
clk(R)->clk(R)	3.171    -5.563/*        -0.271/*        cpu0/myregFile/regfile_ram_reg_24__20_/D    1
clk(R)->clk(R)	2.915    -5.563/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_16__60_/D    1
clk(R)->clk(R)	2.907    -5.563/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_16__44_/D    1
clk(R)->clk(R)	3.133    -5.562/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_14__56_/D    1
clk(R)->clk(R)	2.900    -5.562/*        0.000/*         cpu2/myregFile/regfile_ram_reg_1__8_/D    1
clk(R)->clk(R)	3.155    -5.562/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_24__0_/D    1
clk(R)->clk(R)	3.135    -5.562/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_14__59_/D    1
clk(R)->clk(R)	3.155    -5.562/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_21__3_/D    1
clk(R)->clk(R)	3.135    -5.562/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_25__28_/D    1
clk(R)->clk(R)	3.159    -5.561/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_30__5_/D    1
clk(R)->clk(R)	2.897    -5.561/*        0.003/*         cpu2/myregFile/regfile_ram_reg_7__27_/D    1
clk(R)->clk(R)	2.902    -5.561/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_30__16_/D    1
clk(R)->clk(R)	3.147    -5.561/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_16__4_/D    1
clk(R)->clk(R)	3.155    -5.561/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__1_/D    1
clk(R)->clk(R)	3.128    -5.561/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_14__43_/D    1
clk(R)->clk(R)	3.149    -5.561/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_25__13_/D    1
clk(R)->clk(R)	3.166    -5.560/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_16__2_/D    1
clk(R)->clk(R)	3.159    -5.560/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_15__15_/D    1
clk(R)->clk(R)	2.905    -5.560/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_7__29_/D    1
clk(R)->clk(R)	3.174    -5.560/*        -0.274/*        cpu0/myregFile/regfile_ram_reg_16__20_/D    1
clk(R)->clk(R)	3.152    -5.560/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_17__14_/D    1
clk(R)->clk(R)	3.167    -5.560/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_8__17_/D    1
clk(R)->clk(R)	2.914    -5.559/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_21__11_/D    1
clk(R)->clk(R)	2.902    -5.559/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_16__42_/D    1
clk(R)->clk(R)	2.914    -5.559/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_16__58_/D    1
clk(R)->clk(R)	3.145    -5.559/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_25__26_/D    1
clk(R)->clk(R)	2.912    -5.559/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_1__29_/D    1
clk(R)->clk(R)	2.926    -5.559/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_16__61_/D    1
clk(R)->clk(R)	2.894    -5.559/*        0.006/*         cpu2/myregFile/regfile_ram_reg_15__31_/D    1
clk(R)->clk(R)	3.157    -5.559/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_17__10_/D    1
clk(R)->clk(R)	3.155    -5.559/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__2_/D    1
clk(R)->clk(R)	3.144    -5.558/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_11__14_/D    1
clk(R)->clk(R)	3.159    -5.558/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_17__9_/D    1
clk(R)->clk(R)	3.132    -5.557/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_14__42_/D    1
clk(R)->clk(R)	3.148    -5.557/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_25__27_/D    1
clk(R)->clk(R)	3.132    -5.557/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_25__29_/D    1
clk(R)->clk(R)	3.150    -5.557/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__0_/D    1
clk(R)->clk(R)	3.147    -5.557/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_15__10_/D    1
clk(R)->clk(F)	1.583    -5.556/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.583    -5.556/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(F)	1.582    -5.556/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.582    -5.556/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.582    -5.556/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(F)	1.582    -5.556/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(R)	2.902    -5.555/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_7__30_/D    1
clk(R)->clk(R)	3.157    -5.555/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_11__11_/D    1
clk(R)->clk(F)	1.582    -5.555/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.581    -5.555/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.583    -5.555/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(F)	1.582    -5.555/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(R)	3.141    -5.555/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_25__31_/D    1
clk(R)->clk(R)	2.906    -5.554/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_16__45_/D    1
clk(R)->clk(R)	3.154    -5.554/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_25__12_/D    1
clk(R)->clk(F)	1.581    -5.554/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(R)	2.915    -5.553/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_15__29_/D    1
clk(R)->clk(R)	2.909    -5.553/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_16__41_/D    1
clk(R)->clk(R)	3.153    -5.553/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_24__4_/D    1
clk(R)->clk(F)	1.581    -5.553/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(R)	2.890    -5.553/*        0.010/*         cpu2/myregFile/regfile_ram_reg_7__25_/D    1
clk(R)->clk(R)	2.900    -5.553/*        0.000/*         cpu2/myregFile/regfile_ram_reg_3__9_/D    1
clk(R)->clk(R)	2.916    -5.552/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_16__59_/D    1
clk(R)->clk(R)	3.150    -5.552/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_16__5_/D    1
clk(R)->clk(F)	1.581    -5.552/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(R)	2.900    -5.552/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_1__11_/D    1
clk(R)->clk(R)	2.909    -5.552/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_3__24_/D    1
clk(R)->clk(R)	3.132    -5.552/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_12__30_/D    1
clk(R)->clk(R)	3.153    -5.552/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_12__9_/D    1
clk(R)->clk(F)	1.582    -5.551/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(R)	3.164    -5.551/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_30__3_/D    1
clk(R)->clk(R)	3.133    -5.551/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_24__43_/D    1
clk(R)->clk(R)	3.156    -5.551/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_12__8_/D    1
clk(R)->clk(R)	3.149    -5.551/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_4__11_/D    1
clk(R)->clk(F)	1.582    -5.551/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(R)	3.160    -5.551/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_25__8_/D    1
clk(R)->clk(R)	3.158    -5.550/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_4__9_/D    1
clk(R)->clk(R)	3.150    -5.550/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_11__10_/D    1
clk(R)->clk(F)	1.581    -5.550/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(R)	3.141    -5.550/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_14__57_/D    1
clk(R)->clk(R)	3.132    -5.550/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_24__40_/D    1
clk(R)->clk(R)	3.135    -5.550/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_1__24_/D    1
clk(R)->clk(R)	3.159    -5.550/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_15__11_/D    1
clk(R)->clk(R)	3.142    -5.550/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_14__40_/D    1
clk(R)->clk(R)	3.158    -5.549/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_15__14_/D    1
clk(R)->clk(R)	3.135    -5.549/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_24__46_/D    1
clk(R)->clk(R)	3.156    -5.549/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_4__12_/D    1
clk(R)->clk(R)	3.137    -5.549/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_1__30_/D    1
clk(R)->clk(R)	3.159    -5.549/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_25__15_/D    1
clk(R)->clk(R)	3.131    -5.548/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_4__30_/D    1
clk(R)->clk(R)	2.897    -5.548/*        0.003/*         cpu2/myregFile/regfile_ram_reg_21__7_/D    1
clk(R)->clk(R)	3.140    -5.548/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_12__25_/D    1
clk(R)->clk(R)	3.132    -5.548/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_18__28_/D    1
clk(R)->clk(F)	1.581    -5.548/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(R)	3.139    -5.547/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_18__24_/D    1
clk(R)->clk(R)	3.160    -5.547/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_4__13_/D    1
clk(R)->clk(R)	3.141    -5.547/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_24__45_/D    1
clk(R)->clk(R)	3.160    -5.547/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_12__12_/D    1
clk(R)->clk(R)	3.137    -5.547/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_4__24_/D    1
clk(R)->clk(R)	3.158    -5.547/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_26__3_/D    1
clk(R)->clk(R)	2.916    -5.547/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_26__6_/D    1
clk(R)->clk(R)	3.155    -5.547/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_12__15_/D    1
clk(R)->clk(R)	3.132    -5.546/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_24__56_/D    1
clk(R)->clk(F)	1.582    -5.546/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.580    -5.546/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(R)	3.141    -5.546/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_12__24_/D    1
clk(R)->clk(R)	2.896    -5.546/*        0.004/*         cpu2/myregFile/regfile_ram_reg_30__0_/D    1
clk(R)->clk(R)	3.153    -5.546/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_18__15_/D    1
clk(R)->clk(R)	3.163    -5.546/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_24__5_/D    1
clk(R)->clk(R)	3.144    -5.546/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_24__41_/D    1
clk(R)->clk(R)	2.903    -5.545/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_1__31_/D    1
clk(R)->clk(R)	3.133    -5.545/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_12__28_/D    1
clk(R)->clk(F)	1.582    -5.545/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(R)	3.163    -5.545/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_12__13_/D    1
clk(R)->clk(R)	3.132    -5.544/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_12__29_/D    1
clk(R)->clk(R)	3.150    -5.544/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_18__8_/D    1
clk(R)->clk(R)	2.906    -5.544/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_1__24_/D    1
clk(R)->clk(F)	1.582    -5.544/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(R)	3.133    -5.544/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_18__31_/D    1
clk(R)->clk(R)	3.147    -5.544/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_24__44_/D    1
clk(R)->clk(R)	3.145    -5.544/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_1__27_/D    1
clk(R)->clk(R)	3.144    -5.543/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_1__25_/D    1
clk(R)->clk(R)	2.898    -5.543/*        0.002/*         cpu2/myregFile/regfile_ram_reg_15__7_/D    1
clk(R)->clk(R)	3.134    -5.543/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_24__42_/D    1
clk(R)->clk(R)	3.146    -5.543/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_1__26_/D    1
clk(R)->clk(R)	3.150    -5.543/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_12__16_/D    1
clk(R)->clk(R)	3.137    -5.543/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_22__25_/D    1
clk(R)->clk(R)	3.149    -5.543/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_24__60_/D    1
clk(R)->clk(R)	3.131    -5.543/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_1__31_/D    1
clk(R)->clk(R)	3.148    -5.542/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_24__47_/D    1
clk(R)->clk(R)	2.903    -5.542/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_1__9_/D    1
clk(R)->clk(R)	3.160    -5.542/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_12__11_/D    1
clk(R)->clk(R)	3.150    -5.542/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__61_/D    1
clk(R)->clk(R)	2.918    -5.542/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_16__56_/D    1
clk(R)->clk(R)	2.917    -5.542/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_30__22_/D    1
clk(R)->clk(R)	3.155    -5.542/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_1__12_/D    1
clk(R)->clk(R)	3.145    -5.542/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_18__25_/D    1
clk(R)->clk(F)	1.581    -5.542/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(R)	3.159    -5.542/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_8__3_/D    1
clk(R)->clk(R)	3.154    -5.542/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_8__4_/D    1
clk(R)->clk(R)	3.154    -5.542/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_12__22_/D    1
clk(R)->clk(R)	3.140    -5.542/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_18__30_/D    1
clk(R)->clk(R)	3.148    -5.541/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_24__62_/D    1
clk(R)->clk(R)	3.134    -5.541/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_4__28_/D    1
clk(R)->clk(R)	3.139    -5.541/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_1__28_/D    1
clk(R)->clk(R)	2.899    -5.541/*        0.001/*         cpu2/myregFile/regfile_ram_reg_31__7_/D    1
clk(R)->clk(R)	3.155    -5.541/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_12__18_/D    1
clk(R)->clk(R)	3.138    -5.541/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_22__24_/D    1
clk(R)->clk(R)	3.172    -5.540/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_4__8_/D    1
clk(R)->clk(R)	2.915    -5.540/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_7__26_/D    1
clk(R)->clk(R)	3.134    -5.540/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_18__29_/D    1
clk(R)->clk(R)	3.164    -5.539/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_1__8_/D    1
clk(R)->clk(R)	3.150    -5.538/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_12__26_/D    1
clk(R)->clk(R)	3.156    -5.538/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_16__3_/D    1
clk(R)->clk(R)	2.918    -5.538/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_30__18_/D    1
clk(R)->clk(R)	3.139    -5.538/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_24__59_/D    1
clk(R)->clk(R)	3.162    -5.537/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_4__15_/D    1
clk(R)->clk(R)	3.166    -5.537/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_1__13_/D    1
clk(R)->clk(R)	3.147    -5.537/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_12__10_/D    1
clk(R)->clk(R)	3.147    -5.537/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_4__25_/D    1
clk(R)->clk(R)	3.149    -5.537/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_4__14_/D    1
clk(R)->clk(R)	2.948    -5.537/*        -0.048/*        cpu2/myregFile/regfile_ram_reg_30__23_/D    1
clk(R)->clk(R)	3.150    -5.537/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__57_/D    1
clk(R)->clk(F)	1.582    -5.537/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(R)	3.146    -5.537/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_22__13_/D    1
clk(R)->clk(R)	3.158    -5.537/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_24__3_/D    1
clk(R)->clk(R)	3.166    -5.536/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_25__11_/D    1
clk(R)->clk(R)	3.155    -5.536/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_25__9_/D    1
clk(R)->clk(R)	3.142    -5.536/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_12__31_/D    1
clk(R)->clk(R)	3.153    -5.536/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_12__20_/D    1
clk(R)->clk(R)	3.149    -5.536/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_4__16_/D    1
clk(R)->clk(R)	3.136    -5.536/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_1__29_/D    1
clk(R)->clk(R)	3.153    -5.535/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_18__9_/D    1
clk(R)->clk(R)	3.139    -5.535/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_22__30_/D    1
clk(R)->clk(R)	3.151    -5.535/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_18__27_/D    1
clk(R)->clk(F)	1.583    -5.535/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(R)	3.144    -5.534/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_12__14_/D    1
clk(R)->clk(R)	3.658    */-5.534        */-0.758        cpu1/myregFile/regfile_ram_reg_0__39_/D    1
clk(R)->clk(R)	3.162    -5.534/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_18__13_/D    1
clk(R)->clk(R)	3.154    -5.534/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_4__18_/D    1
clk(R)->clk(R)	3.157    -5.534/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_18__11_/D    1
clk(R)->clk(R)	3.146    -5.534/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_22__26_/D    1
clk(R)->clk(R)	3.157    -5.533/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_12__23_/D    1
clk(R)->clk(R)	3.155    -5.533/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__5_/D    1
clk(R)->clk(R)	3.155    -5.533/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_25__10_/D    1
clk(R)->clk(F)	1.581    -5.533/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(R)	2.917    -5.533/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_21__6_/D    1
clk(R)->clk(R)	2.937    -5.533/*        -0.037/*        cpu2/myregFile/regfile_ram_reg_16__57_/D    1
clk(R)->clk(R)	3.158    -5.533/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_1__15_/D    1
clk(R)->clk(R)	3.158    -5.532/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_12__17_/D    1
clk(R)->clk(R)	2.903    -5.532/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_12__27_/D    1
clk(R)->clk(R)	3.155    -5.532/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_18__26_/D    1
clk(R)->clk(R)	3.155    -5.532/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_12__27_/D    1
clk(R)->clk(R)	2.902    -5.532/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_12__29_/D    1
clk(R)->clk(R)	3.152    -5.532/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_4__22_/D    1
clk(R)->clk(R)	3.139    -5.532/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_4__29_/D    1
clk(R)->clk(R)	3.167    -5.531/*        -0.267/*        cpu0/myregFile/regfile_ram_reg_18__12_/D    1
clk(R)->clk(R)	3.658    */-5.531        */-0.758        cpu1/myregFile/regfile_ram_reg_0__34_/D    1
clk(R)->clk(F)	1.581    -5.531/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(R)	3.135    -5.531/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_22__28_/D    1
clk(R)->clk(R)	3.151    -5.531/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_4__26_/D    1
clk(R)->clk(R)	3.154    -5.531/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_22__8_/D    1
clk(R)->clk(R)	2.908    -5.530/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_15__6_/D    1
clk(R)->clk(R)	3.143    -5.530/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_4__31_/D    1
clk(R)->clk(R)	3.166    -5.530/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_24__63_/D    1
clk(R)->clk(R)	3.655    */-5.530        */-0.755        cpu3/myregFile/regfile_ram_reg_0__57_/D    1
clk(R)->clk(R)	3.150    -5.529/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__12_/D    1
clk(R)->clk(R)	3.155    -5.529/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_28__8_/D    1
clk(R)->clk(R)	3.132    -5.529/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_21__25_/D    1
clk(R)->clk(R)	3.160    -5.529/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_12__21_/D    1
clk(R)->clk(R)	2.902    -5.529/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_12__28_/D    1
clk(R)->clk(R)	3.158    -5.529/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_25__14_/D    1
clk(R)->clk(R)	3.156    -5.529/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_4__10_/D    1
clk(R)->clk(R)	3.156    -5.528/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_18__10_/D    1
clk(R)->clk(R)	2.891    -5.528/*        0.009/*         cpu2/myregFile/regfile_ram_reg_25__7_/D    1
clk(R)->clk(R)	3.155    -5.528/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_1__11_/D    1
clk(R)->clk(R)	3.169    -5.527/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_24__58_/D    1
clk(R)->clk(R)	3.156    -5.527/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_22__27_/D    1
clk(R)->clk(R)	2.893    -5.527/*        0.007/*         cpu2/myregFile/regfile_ram_reg_4__10_/D    1
clk(R)->clk(R)	2.904    -5.527/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__26_/D    1
clk(R)->clk(R)	3.152    -5.527/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_18__14_/D    1
clk(R)->clk(R)	2.896    -5.526/*        0.004/*         cpu2/myregFile/regfile_ram_reg_12__14_/D    1
clk(R)->clk(R)	3.155    -5.526/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_4__27_/D    1
clk(R)->clk(R)	2.897    -5.526/*        0.003/*         cpu2/myregFile/regfile_ram_reg_4__27_/D    1
clk(R)->clk(R)	3.144    -5.526/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_28__14_/D    1
clk(R)->clk(R)	3.158    -5.526/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_22__11_/D    1
clk(R)->clk(R)	3.160    -5.525/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_4__21_/D    1
clk(R)->clk(R)	3.150    -5.525/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_22__10_/D    1
clk(R)->clk(R)	3.162    -5.525/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_1__9_/D    1
clk(R)->clk(R)	3.155    -5.525/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_22__9_/D    1
clk(R)->clk(R)	3.153    -5.525/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_1__14_/D    1
clk(R)->clk(R)	2.897    -5.525/*        0.003/*         cpu2/myregFile/regfile_ram_reg_12__10_/D    1
clk(R)->clk(R)	3.159    -5.525/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_28__15_/D    1
clk(R)->clk(R)	3.156    -5.525/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_28__12_/D    1
clk(R)->clk(F)	1.582    -5.525/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(R)	3.141    -5.524/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_22__31_/D    1
clk(R)->clk(F)	1.582    -5.524/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.581    -5.524/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.579    -5.524/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(R)	3.149    -5.524/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_1__10_/D    1
clk(R)->clk(F)	1.581    -5.523/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(R)	3.166    -5.523/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_12__19_/D    1
clk(R)->clk(R)	3.155    -5.523/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_4__23_/D    1
clk(R)->clk(R)	3.149    -5.522/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_28__9_/D    1
clk(R)->clk(R)	3.159    -5.522/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_22__15_/D    1
clk(R)->clk(F)	1.584    -5.522/*        0.116/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(R)	2.910    -5.522/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_12__30_/D    1
clk(R)->clk(R)	2.910    -5.522/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_12__24_/D    1
clk(R)->clk(F)	1.580    -5.522/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(R)	3.149    -5.522/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_28__10_/D    1
clk(R)->clk(R)	3.131    -5.522/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_4__7_/D    1
clk(R)->clk(R)	3.130    -5.522/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_21__28_/D    1
clk(R)->clk(F)	1.581    -5.521/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(R)	2.898    -5.521/*        0.002/*         cpu2/myregFile/regfile_ram_reg_20__9_/D    1
clk(R)->clk(R)	3.162    -5.521/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_28__11_/D    1
clk(R)->clk(F)	1.581    -5.521/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.573    -5.521/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.582    -5.521/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.579    -5.520/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.581    -5.520/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(R)	3.158    -5.520/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_4__19_/D    1
clk(R)->clk(R)	3.133    -5.520/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_1__6_/D    1
clk(R)->clk(F)	1.582    -5.520/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(R)	3.164    -5.520/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_28__13_/D    1
clk(R)->clk(F)	1.573    -5.520/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(R)	3.138    -5.520/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_21__24_/D    1
clk(R)->clk(R)	2.896    -5.519/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__25_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(R)	2.896    -5.519/*        0.004/*         cpu2/myregFile/regfile_ram_reg_20__10_/D    1
clk(R)->clk(R)	3.136    -5.519/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_4__6_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.574    -5.519/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(R)	2.893    -5.519/*        0.007/*         cpu2/myregFile/regfile_ram_reg_4__16_/D    1
clk(R)->clk(F)	1.581    -5.519/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(R)	2.905    -5.519/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__31_/D    1
clk(R)->clk(F)	1.582    -5.519/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.581    -5.519/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(R)	3.154    -5.519/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_22__14_/D    1
clk(R)->clk(F)	1.572    -5.519/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(R)	2.894    -5.519/*        0.006/*         cpu2/myregFile/regfile_ram_reg_20__13_/D    1
clk(R)->clk(R)	3.137    -5.519/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_21__31_/D    1
clk(R)->clk(R)	2.900    -5.519/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_4__14_/D    1
clk(R)->clk(F)	1.582    -5.519/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.573    -5.519/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(R)	2.905    -5.519/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_4__28_/D    1
clk(R)->clk(F)	1.583    -5.518/*        0.117/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.573    -5.518/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(R)	2.888    -5.518/*        0.012/*         cpu2/myregFile/regfile_ram_reg_12__11_/D    1
clk(R)->clk(R)	3.130    -5.518/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_18__7_/D    1
clk(R)->clk(R)	2.900    -5.518/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_20__14_/D    1
clk(R)->clk(F)	1.581    -5.518/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(R)	2.896    -5.518/*        0.004/*         cpu2/myregFile/regfile_ram_reg_20__27_/D    1
clk(R)->clk(R)	2.890    -5.518/*        0.010/*         cpu2/myregFile/regfile_ram_reg_12__8_/D    1
clk(R)->clk(R)	2.903    -5.518/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_12__12_/D    1
clk(R)->clk(F)	1.585    -5.518/*        0.115/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(R)	2.905    -5.518/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_4__26_/D    1
clk(R)->clk(R)	2.900    -5.518/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_12__15_/D    1
clk(R)->clk(R)	3.125    -5.518/*        -0.225/*        cpu0/myregFile/regfile_ram_reg_28__30_/D    1
clk(R)->clk(R)	2.896    -5.518/*        0.004/*         cpu2/myregFile/regfile_ram_reg_12__20_/D    1
clk(R)->clk(R)	2.899    -5.518/*        0.001/*         cpu2/myregFile/regfile_ram_reg_18__27_/D    1
clk(R)->clk(R)	2.889    -5.517/*        0.011/*         cpu2/myregFile/regfile_ram_reg_30__3_/D    1
clk(R)->clk(F)	1.581    -5.517/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(F)	1.581    -5.517/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(R)	3.135    -5.517/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_1__7_/D    1
clk(R)->clk(F)	1.574    -5.517/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(R)	2.897    -5.517/*        0.003/*         cpu2/myregFile/regfile_ram_reg_12__17_/D    1
clk(R)->clk(F)	1.573    -5.517/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.583    -5.517/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(R)	2.904    -5.517/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__3_/D    1
clk(R)->clk(F)	1.582    -5.516/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(R)	2.908    -5.516/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__30_/D    1
clk(R)->clk(R)	2.905    -5.516/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_4__23_/D    1
clk(R)->clk(R)	3.130    -5.516/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_18__6_/D    1
clk(R)->clk(F)	1.574    -5.516/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.582    -5.516/*        0.118/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(R)	3.147    -5.516/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_22__29_/D    1
clk(R)->clk(R)	2.899    -5.516/*        0.001/*         cpu2/myregFile/regfile_ram_reg_20__24_/D    1
clk(R)->clk(F)	1.581    -5.516/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(R)	2.903    -5.515/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_20__30_/D    1
clk(R)->clk(F)	1.581    -5.515/*        0.119/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(R)	2.897    -5.515/*        0.003/*         cpu2/myregFile/regfile_ram_reg_20__16_/D    1
clk(R)->clk(F)	1.582    -5.515/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(R)	3.146    -5.515/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_2__8_/D    1
clk(R)->clk(R)	2.902    -5.515/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_18__28_/D    1
clk(R)->clk(R)	2.894    -5.514/*        0.006/*         cpu2/myregFile/regfile_ram_reg_22__10_/D    1
clk(R)->clk(R)	2.905    -5.514/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_18__30_/D    1
clk(R)->clk(F)	1.574    -5.514/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.573    -5.513/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.573    -5.513/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(R)	2.904    -5.513/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_4__9_/D    1
clk(R)->clk(F)	1.573    -5.513/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(R)	2.903    -5.513/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_4__31_/D    1
clk(R)->clk(R)	2.902    -5.513/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_20__28_/D    1
clk(R)->clk(R)	2.899    -5.513/*        0.001/*         cpu2/myregFile/regfile_ram_reg_22__24_/D    1
clk(R)->clk(F)	1.573    -5.513/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(R)	2.901    -5.513/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_3__6_/D    1
clk(R)->clk(R)	3.142    -5.513/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_21__30_/D    1
clk(R)->clk(F)	1.573    -5.512/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(R)	2.908    -5.512/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__19_/D    1
clk(R)->clk(F)	1.573    -5.512/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(R)	2.915    -5.512/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_30__21_/D    1
clk(R)->clk(R)	3.166    -5.512/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_4__17_/D    1
clk(R)->clk(R)	2.740    -5.511/*        0.160/*         nr/nic0/output_buffer_reg_18_/D    1
clk(R)->clk(R)	2.896    -5.511/*        0.004/*         cpu2/myregFile/regfile_ram_reg_12__16_/D    1
clk(R)->clk(R)	3.151    -5.511/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_2__13_/D    1
clk(R)->clk(R)	2.898    -5.511/*        0.002/*         cpu2/myregFile/regfile_ram_reg_4__15_/D    1
clk(R)->clk(R)	3.132    -5.511/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_10__25_/D    1
clk(R)->clk(R)	2.904    -5.511/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_3__7_/D    1
clk(R)->clk(R)	2.894    -5.511/*        0.006/*         cpu2/myregFile/regfile_ram_reg_20__25_/D    1
clk(R)->clk(R)	2.899    -5.511/*        0.001/*         cpu2/myregFile/regfile_ram_reg_4__25_/D    1
clk(R)->clk(R)	3.143    -5.511/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_28__24_/D    1
clk(R)->clk(F)	1.580    -5.511/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.574    -5.511/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(R)	2.904    -5.511/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__25_/D    1
clk(R)->clk(F)	1.580    -5.511/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(R)	3.141    -5.510/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_28__25_/D    1
clk(R)->clk(F)	1.572    -5.510/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(R)	2.896    -5.510/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__14_/D    1
clk(R)->clk(R)	3.169    -5.509/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_4__20_/D    1
clk(R)->clk(R)	2.892    -5.509/*        0.008/*         cpu2/myregFile/regfile_ram_reg_20__0_/D    1
clk(R)->clk(R)	2.911    -5.509/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_4__12_/D    1
clk(R)->clk(R)	2.912    -5.509/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_4__17_/D    1
clk(R)->clk(R)	2.910    -5.509/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_25__6_/D    1
clk(R)->clk(R)	2.898    -5.509/*        0.002/*         cpu2/myregFile/regfile_ram_reg_12__4_/D    1
clk(R)->clk(R)	3.155    -5.509/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_2__12_/D    1
clk(R)->clk(R)	2.888    -5.509/*        0.012/*         cpu2/myregFile/regfile_ram_reg_20__2_/D    1
clk(R)->clk(R)	2.901    -5.509/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_18__25_/D    1
clk(R)->clk(R)	3.133    -5.508/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_10__30_/D    1
clk(R)->clk(R)	3.143    -5.508/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_21__29_/D    1
clk(R)->clk(R)	2.917    -5.508/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_4__20_/D    1
clk(R)->clk(F)	1.580    -5.508/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(R)	2.910    -5.508/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_22__29_/D    1
clk(R)->clk(R)	2.901    -5.508/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_12__22_/D    1
clk(R)->clk(R)	3.156    -5.508/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_4__1_/D    1
clk(R)->clk(R)	2.906    -5.508/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_20__22_/D    1
clk(R)->clk(R)	3.130    -5.508/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_28__28_/D    1
clk(R)->clk(F)	1.580    -5.508/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(R)	2.892    -5.508/*        0.008/*         cpu2/myregFile/regfile_ram_reg_12__9_/D    1
clk(R)->clk(R)	3.129    -5.507/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_2__30_/D    1
clk(R)->clk(R)	2.917    -5.507/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_4__29_/D    1
clk(R)->clk(R)	3.152    -5.507/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_21__26_/D    1
clk(R)->clk(R)	3.156    -5.507/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_2__9_/D    1
clk(R)->clk(R)	2.888    -5.507/*        0.012/*         cpu2/myregFile/regfile_ram_reg_20__11_/D    1
clk(R)->clk(R)	2.900    -5.507/*        0.000/*         cpu2/myregFile/regfile_ram_reg_18__26_/D    1
clk(R)->clk(R)	3.152    -5.507/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_21__27_/D    1
clk(R)->clk(R)	2.902    -5.507/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_20__29_/D    1
clk(R)->clk(R)	2.916    -5.506/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_4__21_/D    1
clk(R)->clk(F)	1.580    -5.506/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(R)	2.896    -5.506/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__9_/D    1
clk(R)->clk(R)	2.910    -5.506/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__12_/D    1
clk(R)->clk(R)	2.896    -5.506/*        0.004/*         cpu2/myregFile/regfile_ram_reg_20__4_/D    1
clk(R)->clk(R)	2.910    -5.506/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_22__26_/D    1
clk(R)->clk(R)	2.902    -5.506/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_22__12_/D    1
clk(R)->clk(R)	2.901    -5.506/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_4__3_/D    1
clk(R)->clk(R)	3.131    -5.506/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_2__28_/D    1
clk(R)->clk(R)	3.137    -5.506/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_2__24_/D    1
clk(R)->clk(R)	2.913    -5.506/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_22__28_/D    1
clk(R)->clk(R)	3.154    -5.506/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_10__13_/D    1
clk(R)->clk(R)	2.888    -5.505/*        0.012/*         cpu2/myregFile/regfile_ram_reg_4__11_/D    1
clk(R)->clk(R)	2.897    -5.505/*        0.003/*         cpu2/myregFile/regfile_ram_reg_20__31_/D    1
clk(R)->clk(F)	1.582    -5.505/*        0.118/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(R)	2.892    -5.505/*        0.008/*         cpu2/myregFile/regfile_ram_reg_7__7_/D    1
clk(R)->clk(R)	2.888    -5.505/*        0.012/*         cpu2/myregFile/regfile_ram_reg_18__10_/D    1
clk(R)->clk(R)	2.894    -5.505/*        0.006/*         cpu2/myregFile/regfile_ram_reg_18__13_/D    1
clk(R)->clk(F)	1.579    -5.505/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(R)	2.917    -5.505/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_12__13_/D    1
clk(R)->clk(R)	2.917    -5.505/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_12__0_/D    1
clk(R)->clk(R)	2.916    -5.504/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_4__13_/D    1
clk(R)->clk(F)	1.580    -5.504/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(R)	3.156    -5.504/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_21__12_/D    1
clk(R)->clk(F)	1.579    -5.504/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(R)	2.899    -5.504/*        0.001/*         cpu2/myregFile/regfile_ram_reg_4__8_/D    1
clk(R)->clk(R)	2.913    -5.504/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_12__19_/D    1
clk(R)->clk(R)	3.159    -5.504/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_21__8_/D    1
clk(R)->clk(R)	3.152    -5.504/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_12__5_/D    1
clk(R)->clk(R)	3.152    -5.504/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_12__2_/D    1
clk(R)->clk(R)	2.896    -5.503/*        0.004/*         cpu2/myregFile/regfile_ram_reg_20__5_/D    1
clk(R)->clk(R)	3.160    -5.503/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_21__13_/D    1
clk(R)->clk(R)	3.155    -5.503/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_4__3_/D    1
clk(R)->clk(R)	3.135    -5.503/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_28__31_/D    1
clk(R)->clk(R)	2.902    -5.503/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_22__31_/D    1
clk(R)->clk(R)	2.898    -5.503/*        0.002/*         cpu2/myregFile/regfile_ram_reg_20__20_/D    1
clk(R)->clk(F)	1.573    -5.503/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(R)	2.919    -5.503/*        -0.019/*        cpu2/myregFile/regfile_ram_reg_22__30_/D    1
clk(R)->clk(R)	2.913    -5.503/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_12__5_/D    1
clk(R)->clk(R)	2.905    -5.503/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__21_/D    1
clk(R)->clk(R)	3.153    -5.503/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_14__12_/D    1
clk(R)->clk(R)	3.156    -5.503/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_12__1_/D    1
clk(R)->clk(R)	3.139    -5.502/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_2__25_/D    1
clk(R)->clk(R)	2.902    -5.502/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_12__18_/D    1
clk(R)->clk(F)	1.573    -5.502/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(R)	2.904    -5.502/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_12__2_/D    1
clk(R)->clk(R)	2.910    -5.502/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_18__24_/D    1
clk(R)->clk(R)	2.918    -5.502/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_22__27_/D    1
clk(R)->clk(F)	1.579    -5.502/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(R)	3.157    -5.502/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_10__12_/D    1
clk(R)->clk(R)	2.889    -5.502/*        0.011/*         cpu2/myregFile/regfile_ram_reg_18__14_/D    1
clk(R)->clk(R)	2.897    -5.502/*        0.003/*         cpu2/myregFile/regfile_ram_reg_12__7_/D    1
clk(R)->clk(R)	2.912    -5.502/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_12__23_/D    1
clk(R)->clk(R)	3.154    -5.502/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_10__15_/D    1
clk(R)->clk(R)	2.909    -5.502/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_4__22_/D    1
clk(R)->clk(R)	2.905    -5.501/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_18__31_/D    1
clk(R)->clk(R)	3.157    -5.501/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_10__9_/D    1
clk(R)->clk(R)	2.906    -5.501/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_20__18_/D    1
clk(R)->clk(R)	3.128    -5.501/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_16__30_/D    1
clk(R)->clk(F)	1.583    -5.501/*        0.117/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(R)	3.156    -5.501/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_4__0_/D    1
clk(R)->clk(R)	3.158    -5.501/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_12__0_/D    1
clk(R)->clk(R)	2.906    -5.501/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_4__0_/D    1
clk(R)->clk(R)	3.159    -5.501/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_14__8_/D    1
clk(R)->clk(R)	2.890    -5.501/*        0.010/*         cpu2/myregFile/regfile_ram_reg_2__31_/D    1
clk(R)->clk(R)	3.136    -5.500/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_10__28_/D    1
clk(R)->clk(R)	2.899    -5.500/*        0.001/*         cpu2/myregFile/regfile_ram_reg_22__15_/D    1
clk(R)->clk(F)	1.579    -5.500/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(R)	3.160    -5.500/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_21__15_/D    1
clk(R)->clk(R)	2.908    -5.500/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_22__13_/D    1
clk(R)->clk(R)	3.160    -5.500/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_14__13_/D    1
clk(R)->clk(R)	3.156    -5.500/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_14__9_/D    1
clk(R)->clk(F)	1.573    -5.499/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.580    -5.499/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(R)	2.898    -5.499/*        0.002/*         cpu2/myregFile/regfile_ram_reg_20__8_/D    1
clk(R)->clk(R)	3.144    -5.499/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_10__24_/D    1
clk(R)->clk(R)	3.161    -5.499/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_10__8_/D    1
clk(R)->clk(R)	2.901    -5.499/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_18__15_/D    1
clk(R)->clk(R)	3.158    -5.498/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_14__15_/D    1
clk(R)->clk(R)	2.909    -5.498/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_1__6_/D    1
clk(R)->clk(R)	3.134    -5.498/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_28__29_/D    1
clk(R)->clk(R)	2.908    -5.498/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_4__5_/D    1
clk(R)->clk(F)	1.573    -5.498/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(R)	2.914    -5.498/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_1__7_/D    1
clk(R)->clk(R)	3.152    -5.498/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_28__26_/D    1
clk(R)->clk(F)	1.580    -5.497/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(R)	2.915    -5.497/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_12__1_/D    1
clk(R)->clk(R)	2.898    -5.497/*        0.002/*         cpu2/myregFile/regfile_ram_reg_4__2_/D    1
clk(R)->clk(R)	2.900    -5.497/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_7__6_/D    1
clk(R)->clk(F)	1.579    -5.497/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(R)	3.160    -5.497/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_4__5_/D    1
clk(R)->clk(R)	3.155    -5.497/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_21__11_/D    1
clk(R)->clk(F)	1.580    -5.497/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.579    -5.496/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(R)	3.159    -5.496/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_2__15_/D    1
clk(R)->clk(R)	3.135    -5.496/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_16__24_/D    1
clk(R)->clk(R)	2.914    -5.496/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_20__26_/D    1
clk(R)->clk(R)	3.138    -5.496/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_16__25_/D    1
clk(R)->clk(R)	2.903    -5.496/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_4__4_/D    1
clk(R)->clk(F)	1.573    -5.496/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(R)	2.904    -5.496/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_18__12_/D    1
clk(R)->clk(F)	1.575    -5.495/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(R)	3.151    -5.495/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_2__27_/D    1
clk(R)->clk(R)	2.900    -5.495/*        0.000/*         cpu2/myregFile/regfile_ram_reg_14__24_/D    1
clk(R)->clk(R)	2.926    -5.495/*        -0.026/*        cpu2/myregFile/regfile_ram_reg_4__24_/D    1
clk(R)->clk(F)	1.573    -5.495/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(R)	2.891    -5.495/*        0.009/*         cpu2/myregFile/regfile_ram_reg_20__7_/D    1
clk(R)->clk(R)	2.907    -5.495/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_20__17_/D    1
clk(R)->clk(R)	3.153    -5.495/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_10__26_/D    1
clk(R)->clk(R)	3.158    -5.495/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_14__11_/D    1
clk(R)->clk(R)	2.905    -5.495/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_4__1_/D    1
clk(R)->clk(R)	3.158    -5.495/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__11_/D    1
clk(R)->clk(R)	2.905    -5.495/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_12__6_/D    1
clk(R)->clk(R)	2.894    -5.495/*        0.006/*         cpu2/myregFile/regfile_ram_reg_14__31_/D    1
clk(R)->clk(R)	3.146    -5.494/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_2__14_/D    1
clk(R)->clk(R)	2.905    -5.494/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_20__1_/D    1
clk(R)->clk(R)	3.130    -5.494/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_5__28_/D    1
clk(R)->clk(F)	1.579    -5.494/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(R)	3.133    -5.494/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_2__29_/D    1
clk(R)->clk(R)	2.888    -5.494/*        0.012/*         cpu2/myregFile/regfile_ram_reg_14__10_/D    1
clk(R)->clk(R)	2.903    -5.493/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_14__28_/D    1
clk(R)->clk(R)	3.157    -5.493/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_2__26_/D    1
clk(R)->clk(R)	2.896    -5.493/*        0.004/*         cpu2/myregFile/regfile_ram_reg_22__8_/D    1
clk(R)->clk(F)	1.572    -5.493/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.575    -5.493/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.575    -5.493/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(R)	3.132    -5.493/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_5__31_/D    1
clk(R)->clk(R)	2.910    -5.493/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_20__19_/D    1
clk(R)->clk(F)	1.575    -5.493/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.573    -5.493/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(R)	3.168    -5.493/*        -0.268/*        cpu0/myregFile/regfile_ram_reg_4__2_/D    1
clk(R)->clk(R)	2.899    -5.493/*        0.001/*         cpu2/myregFile/regfile_ram_reg_4__7_/D    1
clk(R)->clk(R)	2.898    -5.493/*        0.002/*         cpu2/myregFile/regfile_ram_reg_4__6_/D    1
clk(R)->clk(R)	3.166    -5.493/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_12__3_/D    1
clk(R)->clk(R)	3.166    -5.493/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_2__11_/D    1
clk(R)->clk(R)	3.164    -5.492/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_4__4_/D    1
clk(R)->clk(F)	1.573    -5.492/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(R)	3.159    -5.492/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_28__27_/D    1
clk(R)->clk(F)	1.579    -5.492/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(R)	3.137    -5.492/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_16__28_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(R)	3.137    -5.492/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_2__31_/D    1
clk(R)->clk(R)	2.897    -5.492/*        0.003/*         cpu2/myregFile/regfile_ram_reg_14__25_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(R)	2.907    -5.492/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_14__30_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.572    -5.492/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -5.491/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(R)	2.903    -5.491/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_28__28_/D    1
clk(R)->clk(F)	1.575    -5.491/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.575    -5.491/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(R)	2.903    -5.491/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_18__8_/D    1
clk(R)->clk(R)	3.158    -5.491/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_10__27_/D    1
clk(R)->clk(R)	3.172    -5.491/*        -0.272/*        cpu0/myregFile/regfile_ram_reg_12__4_/D    1
clk(R)->clk(R)	3.124    -5.491/*        -0.224/*        cpu0/myregFile/regfile_ram_reg_6__30_/D    1
clk(R)->clk(R)	2.903    -5.491/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_28__24_/D    1
clk(R)->clk(R)	3.134    -5.490/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_16__31_/D    1
clk(R)->clk(F)	1.572    -5.490/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(R)	2.903    -5.490/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_20__21_/D    1
clk(R)->clk(F)	1.580    -5.490/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(R)	2.917    -5.490/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_20__3_/D    1
clk(R)->clk(R)	2.897    -5.490/*        0.003/*         cpu2/myregFile/regfile_ram_reg_22__11_/D    1
clk(R)->clk(F)	1.580    -5.489/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.575    -5.489/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(R)	2.918    -5.489/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_4__18_/D    1
clk(R)->clk(R)	3.139    -5.489/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_10__31_/D    1
clk(R)->clk(F)	1.576    -5.489/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(R)	2.914    -5.489/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_20__23_/D    1
clk(R)->clk(F)	1.572    -5.489/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(R)	2.927    -5.489/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_18__29_/D    1
clk(R)->clk(F)	1.576    -5.489/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(R)	3.135    -5.489/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_16__29_/D    1
clk(R)->clk(F)	1.573    -5.488/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.574    -5.488/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.572    -5.488/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(R)	2.902    -5.488/*        -0.002/*        cpu2/myregFile/regfile_ram_reg_2__24_/D    1
clk(R)->clk(F)	1.573    -5.488/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.575    -5.488/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(R)	2.906    -5.488/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_28__30_/D    1
clk(R)->clk(R)	2.890    -5.488/*        0.010/*         cpu2/myregFile/regfile_ram_reg_14__14_/D    1
clk(R)->clk(F)	1.573    -5.488/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(R)	2.909    -5.488/*        -0.009/*        cpu2/myregFile/regfile_ram_reg_10__25_/D    1
clk(R)->clk(F)	1.579    -5.488/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.573    -5.487/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.575    -5.487/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.580    -5.487/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.574    -5.487/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.575    -5.487/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(R)	3.147    -5.487/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_10__10_/D    1
clk(R)->clk(R)	3.148    -5.487/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_16__13_/D    1
clk(R)->clk(R)	2.889    -5.487/*        0.011/*         cpu2/myregFile/regfile_ram_reg_16__31_/D    1
clk(R)->clk(R)	3.153    -5.487/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_16__8_/D    1
clk(R)->clk(F)	1.573    -5.487/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.579    -5.487/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(R)	3.137    -5.486/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_5__30_/D    1
clk(R)->clk(F)	1.573    -5.486/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(R)	3.152    -5.486/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_14__10_/D    1
clk(R)->clk(R)	2.892    -5.486/*        0.008/*         cpu2/myregFile/regfile_ram_reg_28__25_/D    1
clk(R)->clk(R)	2.906    -5.486/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_14__26_/D    1
clk(R)->clk(F)	1.572    -5.486/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(R)	2.887    -5.486/*        0.013/*         cpu2/myregFile/regfile_ram_reg_28__10_/D    1
clk(R)->clk(R)	2.925    -5.486/*        -0.025/*        cpu2/myregFile/regfile_ram_reg_20__15_/D    1
clk(R)->clk(R)	3.143    -5.486/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_10__29_/D    1
clk(R)->clk(F)	1.575    -5.486/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(R)	3.139    -5.485/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_5__29_/D    1
clk(R)->clk(R)	3.150    -5.485/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_16__11_/D    1
clk(R)->clk(F)	1.575    -5.485/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.575    -5.485/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.579    -5.485/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.576    -5.485/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.576    -5.485/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.575    -5.485/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(R)	3.151    -5.485/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_21__10_/D    1
clk(R)->clk(F)	1.580    -5.485/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(R)	2.906    -5.485/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_18__11_/D    1
clk(R)->clk(R)	2.912    -5.485/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_18__9_/D    1
clk(R)->clk(R)	3.132    -5.485/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_28__7_/D    1
clk(R)->clk(R)	3.134    -5.485/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_5__24_/D    1
clk(R)->clk(R)	2.910    -5.485/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_28__27_/D    1
clk(R)->clk(F)	1.575    -5.485/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.135    -5.485/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_5__25_/D    1
clk(R)->clk(R)	2.908    -5.485/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_10__26_/D    1
clk(R)->clk(R)	3.130    -5.485/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_30__30_/D    1
clk(R)->clk(R)	3.152    -5.485/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_21__9_/D    1
clk(R)->clk(R)	3.152    -5.485/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_16__27_/D    1
clk(R)->clk(F)	1.572    -5.484/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.572    -5.484/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.576    -5.484/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(R)	2.898    -5.484/*        0.002/*         cpu2/myregFile/regfile_ram_reg_28__31_/D    1
clk(R)->clk(F)	1.575    -5.484/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.484/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.572    -5.484/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.575    -5.484/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.572    -5.484/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.575    -5.484/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(R)	2.904    -5.484/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_28__29_/D    1
clk(R)->clk(F)	1.573    -5.483/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.572    -5.483/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.572    -5.483/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.572    -5.483/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.573    -5.483/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.575    -5.483/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.576    -5.483/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(R)	3.134    -5.483/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_28__6_/D    1
clk(R)->clk(R)	3.138    -5.483/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_30__25_/D    1
clk(R)->clk(R)	3.137    -5.483/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_30__24_/D    1
clk(R)->clk(R)	2.904    -5.483/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_2__28_/D    1
clk(R)->clk(F)	1.572    -5.483/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(R)	2.901    -5.482/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_16__25_/D    1
clk(R)->clk(R)	2.898    -5.482/*        0.002/*         cpu2/myregFile/regfile_ram_reg_22__7_/D    1
clk(R)->clk(F)	1.572    -5.482/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(R)	3.659    */-5.482        */-0.759        cpu3/myregFile/regfile_ram_reg_0__56_/D    1
clk(R)->clk(F)	1.576    -5.482/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.581    -5.482/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.573    -5.482/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.574    -5.482/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.575    -5.482/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(R)	3.147    -5.482/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_16__10_/D    1
clk(R)->clk(F)	1.572    -5.481/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(R)	2.898    -5.481/*        0.002/*         cpu2/myregFile/regfile_ram_reg_16__26_/D    1
clk(R)->clk(R)	3.164    -5.481/*        -0.264/*        cpu0/myregFile/regfile_ram_reg_2__10_/D    1
clk(R)->clk(F)	1.573    -5.481/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(R)	2.891    -5.481/*        0.009/*         cpu2/myregFile/regfile_ram_reg_28__14_/D    1
clk(R)->clk(R)	2.891    -5.481/*        0.009/*         cpu2/myregFile/regfile_ram_reg_14__15_/D    1
clk(R)->clk(F)	1.572    -5.481/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(R)	2.893    -5.481/*        0.007/*         cpu2/myregFile/regfile_ram_reg_28__15_/D    1
clk(R)->clk(R)	3.130    -5.480/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_6__28_/D    1
clk(R)->clk(R)	2.899    -5.480/*        0.001/*         cpu2/myregFile/regfile_ram_reg_16__24_/D    1
clk(R)->clk(F)	1.579    -5.480/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.577    -5.480/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(R)	2.905    -5.480/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__24_/D    1
clk(R)->clk(F)	1.577    -5.480/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.578    -5.480/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.573    -5.480/*        0.127/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.577    -5.480/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(R)	2.894    -5.479/*        0.006/*         cpu2/myregFile/regfile_ram_reg_14__13_/D    1
clk(R)->clk(F)	1.574    -5.479/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(R)	3.007    -5.479/*        -0.107/*        cpu0/myregFile/regfile_ram_reg_31__6_/D    1
clk(R)->clk(F)	1.576    -5.479/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.577    -5.479/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(R)	2.894    -5.479/*        0.006/*         cpu2/myregFile/regfile_ram_reg_28__11_/D    1
clk(R)->clk(F)	1.572    -5.479/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(R)	3.149    -5.478/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_21__14_/D    1
clk(R)->clk(R)	3.148    -5.478/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_6__13_/D    1
clk(R)->clk(F)	1.575    -5.478/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.575    -5.478/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(R)	2.920    -5.478/*        -0.020/*        cpu2/myregFile/regfile_ram_reg_14__27_/D    1
clk(R)->clk(R)	2.904    -5.478/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_22__6_/D    1
clk(R)->clk(R)	3.154    -5.478/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_16__26_/D    1
clk(R)->clk(F)	1.580    -5.478/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.578    -5.478/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.575    -5.477/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.573    -5.477/*        0.127/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.578    -5.477/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(R)	3.155    -5.477/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_14__14_/D    1
clk(R)->clk(R)	2.890    -5.477/*        0.010/*         cpu2/myregFile/regfile_ram_reg_16__9_/D    1
clk(R)->clk(F)	1.575    -5.477/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.575    -5.477/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.578    -5.477/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.572    -5.477/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.572    -5.477/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.572    -5.477/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(R)	3.158    -5.477/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__12_/D    1
clk(R)->clk(F)	1.575    -5.477/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.477/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.574    -5.477/*        0.126/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(R)	2.912    -5.477/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_2__29_/D    1
clk(R)->clk(F)	1.578    -5.476/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(R)	3.138    -5.476/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_14__30_/D    1
clk(R)->clk(F)	1.573    -5.476/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.578    -5.476/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(R)	3.147    -5.476/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_6__25_/D    1
clk(R)->clk(R)	3.158    -5.476/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__9_/D    1
clk(R)->clk(R)	2.889    -5.476/*        0.011/*         cpu2/myregFile/regfile_ram_reg_28__9_/D    1
clk(R)->clk(F)	1.575    -5.476/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(R)	2.893    -5.476/*        0.007/*         cpu2/myregFile/regfile_ram_reg_10__15_/D    1
clk(R)->clk(F)	1.575    -5.476/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.572    -5.476/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.577    -5.476/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.575    -5.476/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.572    -5.476/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.575    -5.476/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(R)	2.917    -5.475/*        -0.017/*        cpu2/myregFile/regfile_ram_reg_20__6_/D    1
clk(R)->clk(F)	1.579    -5.475/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.578    -5.475/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(R)	2.890    -5.475/*        0.010/*         cpu2/myregFile/regfile_ram_reg_10__14_/D    1
clk(R)->clk(R)	3.129    -5.475/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_8__30_/D    1
clk(R)->clk(F)	1.575    -5.475/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(R)	2.905    -5.475/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__26_/D    1
clk(R)->clk(R)	3.153    -5.475/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_10__14_/D    1
clk(R)->clk(R)	2.885    -5.475/*        0.015/*         cpu2/myregFile/regfile_ram_reg_10__10_/D    1
clk(R)->clk(R)	2.913    -5.475/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_10__28_/D    1
clk(R)->clk(F)	1.571    -5.475/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -5.475/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(R)	3.158    -5.475/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_16__15_/D    1
clk(R)->clk(F)	1.579    -5.474/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.572    -5.474/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.572    -5.474/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.579    -5.474/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.575    -5.474/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.572    -5.474/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.579    -5.474/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(R)	3.144    -5.474/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_6__24_/D    1
clk(R)->clk(R)	2.897    -5.474/*        0.003/*         cpu2/myregFile/regfile_ram_reg_16__10_/D    1
clk(R)->clk(F)	1.575    -5.474/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.580    -5.474/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.474/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.575    -5.474/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.575    -5.474/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(R)	3.148    -5.474/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_14__25_/D    1
clk(R)->clk(F)	1.570    -5.474/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.575    -5.474/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(R)	3.149    -5.474/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_6__26_/D    1
clk(R)->clk(F)	1.576    -5.473/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.578    -5.473/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(R)	2.891    -5.473/*        0.009/*         cpu2/myregFile/regfile_ram_reg_10__31_/D    1
clk(R)->clk(F)	1.573    -5.473/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.580    -5.473/*        0.120/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(R)	2.913    -5.473/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_16__28_/D    1
clk(R)->clk(F)	1.570    -5.473/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.570    -5.473/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.577    -5.473/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(R)	3.131    -5.473/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_6__29_/D    1
clk(R)->clk(F)	1.575    -5.473/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(R)	3.136    -5.473/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_30__31_/D    1
clk(R)->clk(R)	3.133    -5.473/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_26__30_/D    1
clk(R)->clk(R)	2.897    -5.473/*        0.003/*         cpu2/myregFile/regfile_ram_reg_16__12_/D    1
clk(R)->clk(R)	3.157    -5.473/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_16__14_/D    1
clk(R)->clk(F)	1.575    -5.472/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(R)	2.918    -5.472/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_14__29_/D    1
clk(R)->clk(R)	3.142    -5.472/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_14__24_/D    1
clk(R)->clk(R)	2.906    -5.472/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_2__27_/D    1
clk(R)->clk(F)	1.571    -5.472/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -5.472/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(R)	3.151    -5.472/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_5__26_/D    1
clk(R)->clk(R)	2.913    -5.472/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_16__27_/D    1
clk(R)->clk(F)	1.576    -5.472/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(R)	3.129    -5.472/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_14__29_/D    1
clk(R)->clk(R)	2.899    -5.472/*        0.001/*         cpu2/myregFile/regfile_ram_reg_16__14_/D    1
clk(R)->clk(F)	1.571    -5.472/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.575    -5.472/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(R)	3.148    -5.472/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_8__9_/D    1
clk(R)->clk(R)	2.906    -5.472/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_14__12_/D    1
clk(R)->clk(F)	1.578    -5.471/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(R)	3.140    -5.471/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_26__25_/D    1
clk(R)->clk(F)	1.571    -5.471/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.471/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.575    -5.471/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(R)	3.139    -5.471/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_26__24_/D    1
clk(R)->clk(F)	1.575    -5.471/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(R)	3.150    -5.471/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__11_/D    1
clk(R)->clk(R)	3.152    -5.471/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_30__27_/D    1
clk(R)->clk(F)	1.572    -5.471/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.579    -5.471/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(R)	2.921    -5.471/*        -0.021/*        cpu2/myregFile/regfile_ram_reg_10__27_/D    1
clk(R)->clk(R)	3.671    */-5.471        */-0.771        cpu1/myregFile/regfile_ram_reg_0__32_/D    1
clk(R)->clk(F)	1.578    -5.471/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(R)	3.133    -5.470/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_16__7_/D    1
clk(R)->clk(F)	1.570    -5.470/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -5.470/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.577    -5.470/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(R)	3.157    -5.470/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_26__15_/D    1
clk(R)->clk(F)	1.571    -5.470/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(R)	3.154    -5.470/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_8__12_/D    1
clk(R)->clk(R)	3.129    -5.470/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_24__30_/D    1
clk(R)->clk(R)	2.898    -5.470/*        0.002/*         cpu2/myregFile/regfile_ram_reg_16__11_/D    1
clk(R)->clk(R)	2.905    -5.470/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__12_/D    1
clk(R)->clk(R)	3.139    -5.470/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_8__24_/D    1
clk(R)->clk(R)	3.134    -5.470/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_8__25_/D    1
clk(R)->clk(F)	1.579    -5.469/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(R)	3.150    -5.469/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_6__27_/D    1
clk(R)->clk(F)	1.575    -5.469/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(R)	3.130    -5.469/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_24__24_/D    1
clk(R)->clk(F)	1.571    -5.469/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.578    -5.469/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.578    -5.469/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.571    -5.469/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(R)	3.142    -5.469/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_30__28_/D    1
clk(R)->clk(R)	2.913    -5.469/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_2__30_/D    1
clk(R)->clk(F)	1.570    -5.469/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(R)	3.158    -5.469/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_26__13_/D    1
clk(R)->clk(R)	3.154    -5.469/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_30__26_/D    1
clk(R)->clk(F)	1.579    -5.469/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(R)	3.154    -5.469/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_5__27_/D    1
clk(R)->clk(R)	3.146    -5.469/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_26__27_/D    1
clk(R)->clk(F)	1.578    -5.469/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.573    -5.468/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(R)	3.158    -5.468/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_26__8_/D    1
clk(R)->clk(R)	3.155    -5.468/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_6__9_/D    1
clk(R)->clk(R)	2.905    -5.468/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_28__13_/D    1
clk(R)->clk(F)	1.578    -5.468/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.579    -5.468/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(R)	2.901    -5.468/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_10__13_/D    1
clk(R)->clk(F)	1.574    -5.468/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(R)	3.158    -5.468/*        -0.258/*        cpu0/myregFile/regfile_ram_reg_6__12_/D    1
clk(R)->clk(F)	1.579    -5.468/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.573    -5.468/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(R)	2.905    -5.468/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_10__8_/D    1
clk(R)->clk(R)	2.915    -5.468/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_16__29_/D    1
clk(R)->clk(R)	3.160    -5.468/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_26__12_/D    1
clk(R)->clk(F)	1.573    -5.467/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(R)	2.900    -5.467/*        0.000/*         cpu2/myregFile/regfile_ram_reg_14__11_/D    1
clk(R)->clk(F)	1.579    -5.467/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(R)	3.146    -5.467/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_6__31_/D    1
clk(R)->clk(R)	3.149    -5.467/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_5__8_/D    1
clk(R)->clk(F)	1.581    -5.467/*        0.119/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(R)	3.133    -5.467/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_26__29_/D    1
clk(R)->clk(F)	1.574    -5.467/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(R)	3.161    -5.467/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_6__8_/D    1
clk(R)->clk(R)	2.890    -5.467/*        0.010/*         cpu2/myregFile/regfile_ram_reg_30__8_/D    1
clk(R)->clk(R)	3.134    -5.467/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_30__29_/D    1
clk(R)->clk(F)	1.572    -5.467/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(R)	2.901    -5.467/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_16__15_/D    1
clk(R)->clk(R)	3.144    -5.467/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_26__14_/D    1
clk(R)->clk(R)	3.147    -5.467/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_14__28_/D    1
clk(R)->clk(R)	3.148    -5.467/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_5__13_/D    1
clk(R)->clk(R)	3.160    -5.467/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_26__11_/D    1
clk(R)->clk(F)	1.577    -5.467/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(R)	3.132    -5.466/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_8__28_/D    1
clk(R)->clk(F)	1.570    -5.466/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(R)	2.901    -5.466/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_14__8_/D    1
clk(R)->clk(F)	1.573    -5.466/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.466/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(R)	3.132    -5.466/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_8__29_/D    1
clk(R)->clk(F)	1.578    -5.466/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(R)	3.150    -5.466/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_26__9_/D    1
clk(R)->clk(R)	3.150    -5.466/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_14__26_/D    1
clk(R)->clk(F)	1.579    -5.466/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(R)	3.157    -5.465/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_6__15_/D    1
clk(R)->clk(F)	1.579    -5.465/*        0.121/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(R)	3.127    -5.465/*        -0.227/*        cpu0/myregFile/regfile_ram_reg_24__29_/D    1
clk(R)->clk(R)	3.134    -5.465/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_24__28_/D    1
clk(R)->clk(R)	3.135    -5.465/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_26__31_/D    1
clk(R)->clk(F)	1.578    -5.465/*        0.122/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(R)	2.927    -5.465/*        -0.027/*        cpu2/myregFile/regfile_ram_reg_10__30_/D    1
clk(R)->clk(F)	1.579    -5.465/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(R)	2.900    -5.465/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_30__28_/D    1
clk(R)->clk(R)	2.912    -5.465/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_28__8_/D    1
clk(R)->clk(F)	1.572    -5.465/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(R)	3.154    -5.464/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_8__11_/D    1
clk(R)->clk(R)	2.894    -5.464/*        0.006/*         cpu2/myregFile/regfile_ram_reg_30__10_/D    1
clk(R)->clk(R)	2.910    -5.464/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_2__26_/D    1
clk(R)->clk(F)	1.573    -5.464/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.574    -5.464/*        0.126/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(R)	2.895    -5.464/*        0.005/*         cpu2/myregFile/regfile_ram_reg_2__25_/D    1
clk(R)->clk(R)	2.899    -5.463/*        0.001/*         cpu2/myregFile/regfile_ram_reg_14__9_/D    1
clk(R)->clk(F)	1.572    -5.463/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.570    -5.463/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(R)	3.157    -5.463/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_8__15_/D    1
clk(R)->clk(F)	1.575    -5.463/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(R)	3.661    */-5.463        */-0.761        cpu3/myregFile/regfile_ram_reg_0__43_/D    1
clk(R)->clk(R)	3.151    -5.463/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_30__11_/D    1
clk(R)->clk(R)	3.150    -5.463/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_24__12_/D    1
clk(R)->clk(R)	3.153    -5.463/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_14__27_/D    1
clk(R)->clk(R)	2.904    -5.463/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_10__12_/D    1
clk(R)->clk(F)	1.571    -5.463/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(R)	3.147    -5.462/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_6__14_/D    1
clk(R)->clk(R)	3.152    -5.462/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_26__10_/D    1
clk(R)->clk(F)	1.573    -5.462/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(R)	3.141    -5.462/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_26__28_/D    1
clk(R)->clk(R)	2.896    -5.462/*        0.004/*         cpu2/myregFile/regfile_ram_reg_30__14_/D    1
clk(R)->clk(F)	1.570    -5.462/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(R)	2.928    -5.462/*        -0.028/*        cpu2/myregFile/regfile_ram_reg_16__30_/D    1
clk(R)->clk(R)	3.152    -5.462/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_30__12_/D    1
clk(R)->clk(R)	2.904    -5.462/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_30__30_/D    1
clk(R)->clk(F)	1.571    -5.462/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(R)	2.897    -5.462/*        0.003/*         cpu2/myregFile/regfile_ram_reg_30__11_/D    1
clk(R)->clk(F)	1.580    -5.461/*        0.120/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(R)	3.152    -5.461/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_5__12_/D    1
clk(R)->clk(R)	3.143    -5.461/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_14__31_/D    1
clk(R)->clk(F)	1.571    -5.461/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.570    -5.461/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.579    -5.461/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(R)	3.140    -5.461/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_8__31_/D    1
clk(R)->clk(F)	1.571    -5.461/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.575    -5.460/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.570    -5.460/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(R)	3.166    -5.460/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_8__13_/D    1
clk(R)->clk(F)	1.573    -5.460/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.577    -5.460/*        0.123/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(R)	2.897    -5.460/*        0.003/*         cpu2/myregFile/regfile_ram_reg_2__14_/D    1
clk(R)->clk(F)	1.570    -5.460/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.578    -5.460/*        0.122/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(R)	3.147    -5.460/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_8__10_/D    1
clk(R)->clk(R)	2.898    -5.460/*        0.002/*         cpu2/myregFile/regfile_ram_reg_30__25_/D    1
clk(R)->clk(F)	1.571    -5.459/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(R)	2.913    -5.459/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_16__13_/D    1
clk(R)->clk(F)	1.570    -5.459/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(R)	3.149    -5.459/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_16__6_/D    1
clk(R)->clk(F)	1.570    -5.459/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(R)	2.892    -5.459/*        0.008/*         cpu2/myregFile/regfile_ram_reg_2__15_/D    1
clk(R)->clk(R)	3.166    -5.459/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_8__8_/D    1
clk(R)->clk(F)	1.570    -5.459/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(R)	3.147    -5.458/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_30__10_/D    1
clk(R)->clk(F)	1.574    -5.458/*        0.126/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.570    -5.458/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(R)	2.896    -5.458/*        0.004/*         cpu2/myregFile/regfile_ram_reg_28__7_/D    1
clk(R)->clk(F)	1.571    -5.458/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.578    -5.458/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(R)	3.145    -5.458/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_24__25_/D    1
clk(R)->clk(F)	1.570    -5.458/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.579    -5.458/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(R)	2.889    -5.457/*        0.011/*         cpu2/myregFile/regfile_ram_reg_2__10_/D    1
clk(R)->clk(F)	1.575    -5.457/*        0.125/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.579    -5.457/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.579    -5.457/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(R)	2.910    -5.457/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_30__24_/D    1
clk(R)->clk(R)	3.160    -5.457/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_26__26_/D    1
clk(R)->clk(F)	1.571    -5.457/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -5.457/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.575    -5.457/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.576    -5.456/*        0.124/*         nr/router_ring/r1/peo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(R)	2.915    -5.456/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_16__8_/D    1
clk(R)->clk(F)	1.578    -5.456/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.578    -5.456/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.570    -5.456/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.570    -5.456/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(R)	2.897    -5.456/*        0.003/*         cpu2/myregFile/regfile_ram_reg_30__31_/D    1
clk(R)->clk(F)	1.571    -5.456/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(R)	3.150    -5.455/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_8__27_/D    1
clk(R)->clk(F)	1.571    -5.455/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(R)	3.162    -5.455/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_24__8_/D    1
clk(R)->clk(F)	1.570    -5.455/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(R)	2.889    -5.455/*        0.011/*         cpu2/myregFile/regfile_ram_reg_10__9_/D    1
clk(R)->clk(R)	2.903    -5.455/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_2__13_/D    1
clk(R)->clk(R)	3.145    -5.455/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_24__26_/D    1
clk(R)->clk(R)	3.156    -5.455/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_24__9_/D    1
clk(R)->clk(F)	1.576    -5.454/*        0.124/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.577    -5.454/*        0.123/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(R)	3.159    -5.454/*        -0.259/*        cpu0/myregFile/regfile_ram_reg_24__15_/D    1
clk(R)->clk(R)	2.751    -5.454/*        0.149/*         nr/nic0/output_buffer_reg_19_/D    1
clk(R)->clk(R)	3.154    -5.454/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_6__10_/D    1
clk(R)->clk(R)	3.161    -5.454/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_24__11_/D    1
clk(R)->clk(R)	2.915    -5.454/*        -0.015/*        cpu2/myregFile/regfile_ram_reg_30__27_/D    1
clk(R)->clk(F)	1.573    -5.454/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.577    -5.454/*        0.123/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.573    -5.454/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.578    -5.454/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.573    -5.453/*        0.127/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(R)	2.924    -5.453/*        -0.024/*        cpu2/myregFile/regfile_ram_reg_10__29_/D    1
clk(R)->clk(F)	1.575    -5.453/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(R)	3.163    -5.453/*        -0.263/*        cpu0/myregFile/regfile_ram_reg_30__8_/D    1
clk(R)->clk(R)	2.905    -5.453/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_30__12_/D    1
clk(R)->clk(F)	1.578    -5.453/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(R)	3.155    -5.453/*        -0.255/*        cpu0/myregFile/regfile_ram_reg_8__26_/D    1
clk(R)->clk(R)	2.906    -5.453/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_30__13_/D    1
clk(R)->clk(F)	1.571    -5.453/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(R)	2.903    -5.452/*        -0.003/*        cpu2/myregFile/regfile_ram_reg_30__15_/D    1
clk(R)->clk(F)	1.576    -5.452/*        0.124/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.570    -5.452/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.452/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(R)	3.153    -5.452/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_24__14_/D    1
clk(R)->clk(F)	1.571    -5.452/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.577    -5.451/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.571    -5.451/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.576    -5.451/*        0.124/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(R)	3.157    -5.451/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_5__15_/D    1
clk(R)->clk(F)	1.570    -5.451/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.570    -5.451/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(R)	3.170    -5.451/*        -0.270/*        cpu0/myregFile/regfile_ram_reg_24__13_/D    1
clk(R)->clk(F)	1.571    -5.450/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.570    -5.450/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.450/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(R)	3.156    -5.450/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_30__9_/D    1
clk(R)->clk(R)	3.138    -5.450/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_6__6_/D    1
clk(R)->clk(R)	3.153    -5.450/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_8__14_/D    1
clk(R)->clk(R)	3.169    -5.450/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_30__13_/D    1
clk(R)->clk(R)	2.899    -5.450/*        0.001/*         cpu2/myregFile/regfile_ram_reg_30__9_/D    1
clk(R)->clk(F)	1.573    -5.449/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.570    -5.449/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.575    -5.449/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.570    -5.449/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(R)	3.151    -5.449/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_24__27_/D    1
clk(R)->clk(F)	1.570    -5.449/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.576    -5.449/*        0.124/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.570    -5.449/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.449/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.573    -5.449/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.575    -5.448/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(R)	3.141    -5.448/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_6__7_/D    1
clk(R)->clk(R)	3.160    -5.448/*        -0.260/*        cpu0/myregFile/regfile_ram_reg_24__10_/D    1
clk(R)->clk(F)	1.570    -5.448/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(R)	3.154    -5.448/*        -0.254/*        cpu0/myregFile/regfile_ram_reg_5__9_/D    1
clk(R)->clk(F)	1.570    -5.448/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.570    -5.448/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(R)	3.152    -5.448/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_30__14_/D    1
clk(R)->clk(R)	3.663    */-5.448        */-0.763        cpu3/myregFile/regfile_ram_reg_0__47_/D    1
clk(R)->clk(F)	1.570    -5.447/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(R)	3.139    -5.447/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_2__7_/D    1
clk(R)->clk(F)	1.577    -5.447/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(R)	2.912    -5.447/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_2__12_/D    1
clk(R)->clk(F)	1.570    -5.447/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.447/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.575    -5.447/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(F)	1.570    -5.447/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.579    -5.447/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.579    -5.447/*        0.121/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.575    -5.447/*        0.125/*         nr/router_ring/r1/cwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(R)	2.911    -5.446/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_28__6_/D    1
clk(R)->clk(R)	2.898    -5.446/*        0.002/*         cpu2/myregFile/regfile_ram_reg_2__9_/D    1
clk(R)->clk(F)	1.572    -5.446/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(R)	2.901    -5.446/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_13__7_/D    1
clk(R)->clk(F)	1.572    -5.446/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(R)	3.144    -5.446/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_14__7_/D    1
clk(R)->clk(F)	1.572    -5.445/*        0.128/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(R)	3.152    -5.445/*        -0.252/*        cpu0/myregFile/regfile_ram_reg_24__31_/D    1
clk(R)->clk(F)	1.572    -5.445/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(R)	3.175    -5.445/*        -0.275/*        cpu0/myregFile/regfile_ram_reg_30__15_/D    1
clk(R)->clk(F)	1.573    -5.445/*        0.127/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(R)	2.922    -5.444/*        -0.022/*        cpu2/myregFile/regfile_ram_reg_30__29_/D    1
clk(R)->clk(R)	3.157    -5.444/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_5__11_/D    1
clk(R)->clk(F)	1.570    -5.444/*        0.130/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.579    -5.444/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.571    -5.444/*        0.129/*         nr/router_ring/r1/peo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(R)	2.916    -5.443/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_30__26_/D    1
clk(R)->clk(R)	3.147    -5.443/*        -0.247/*        cpu0/myregFile/regfile_ram_reg_14__6_/D    1
clk(R)->clk(F)	1.572    -5.443/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(R)	3.145    -5.443/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_10__7_/D    1
clk(R)->clk(F)	1.578    -5.443/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.441/*        0.129/*         nr/router_ring/r1/peo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(R)	3.669    */-5.441        */-0.769        cpu3/myregFile/regfile_ram_reg_0__8_/D    1
clk(R)->clk(R)	3.149    -5.440/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_10__6_/D    1
clk(R)->clk(R)	3.156    -5.440/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_5__14_/D    1
clk(R)->clk(F)	1.577    -5.440/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(R)	2.905    -5.439/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_2__11_/D    1
clk(R)->clk(R)	2.918    -5.438/*        -0.018/*        cpu2/myregFile/regfile_ram_reg_2__8_/D    1
clk(R)->clk(R)	3.151    -5.437/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_2__6_/D    1
clk(R)->clk(F)	1.571    -5.437/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.572    -5.436/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.436/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.571    -5.436/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(R)	2.912    -5.436/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_10__11_/D    1
clk(R)->clk(F)	1.571    -5.435/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.579    -5.434/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(R)	2.913    -5.434/*        -0.013/*        cpu2/myregFile/regfile_ram_reg_13__6_/D    1
clk(R)->clk(F)	1.578    -5.434/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.578    -5.433/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.571    -5.433/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.572    -5.433/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.578    -5.433/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.572    -5.433/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(R)	2.900    -5.432/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_30__7_/D    1
clk(R)->clk(F)	1.571    -5.432/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.572    -5.432/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.572    -5.431/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.571    -5.431/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.571    -5.431/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -5.431/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.572    -5.430/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.571    -5.430/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(R)	3.161    -5.430/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_5__10_/D    1
clk(R)->clk(F)	1.577    -5.430/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.429/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.571    -5.429/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.572    -5.429/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(F)	1.572    -5.429/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.572    -5.429/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.572    -5.429/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.578    -5.429/*        0.122/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.571    -5.429/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.571    -5.428/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.572    -5.428/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.572    -5.428/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -5.428/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.572    -5.428/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.571    -5.427/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.577    -5.427/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.572    -5.427/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.571    -5.427/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.572    -5.427/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(R)	3.673    */-5.426        */-0.773        cpu3/myregFile/regfile_ram_reg_0__14_/D    1
clk(R)->clk(R)	2.900    -5.426/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_29__6_/D    1
clk(R)->clk(R)	2.904    -5.426/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_29__7_/D    1
clk(R)->clk(F)	1.578    -5.426/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(R)	3.668    */-5.425        */-0.768        cpu3/myregFile/regfile_ram_reg_0__13_/D    1
clk(R)->clk(F)	1.572    -5.425/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.425/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.572    -5.425/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.580    -5.424/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.577    -5.424/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(R)	2.900    -5.424/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_11__7_/D    1
clk(R)->clk(F)	1.572    -5.424/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.571    -5.423/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(F)	1.571    -5.423/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(R)	3.132    -5.422/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_22__7_/D    1
clk(R)->clk(F)	1.572    -5.422/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.571    -5.422/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.576    -5.422/*        0.124/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.577    -5.421/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(R)	2.914    -5.421/*        -0.014/*        cpu2/myregFile/regfile_ram_reg_30__6_/D    1
clk(R)->clk(F)	1.579    -5.421/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(R)	3.667    */-5.420        */-0.767        cpu3/myregFile/regfile_ram_reg_0__10_/D    1
clk(R)->clk(F)	1.572    -5.420/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.572    -5.420/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.420/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.578    -5.419/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.577    -5.419/*        0.123/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.572    -5.419/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.572    -5.419/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.577    -5.419/*        0.123/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(R)	3.133    -5.419/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_20__6_/D    1
clk(R)->clk(R)	3.670    */-5.419        */-0.770        cpu3/myregFile/regfile_ram_reg_0__15_/D    1
clk(R)->clk(F)	1.571    -5.419/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.571    -5.418/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.571    -5.418/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.571    -5.418/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.578    -5.418/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.572    -5.418/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.575    -5.418/*        0.125/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.580    -5.417/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.579    -5.417/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.579    -5.417/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.572    -5.417/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.579    -5.416/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(R)	3.141    -5.416/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_22__6_/D    1
clk(R)->clk(F)	1.571    -5.416/*        0.129/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.576    -5.416/*        0.124/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.579    -5.416/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.666    */-5.416        */-0.766        cpu3/myregFile/regfile_ram_reg_0__45_/D    1
clk(R)->clk(F)	1.579    -5.415/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.579    -5.415/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.575    -5.415/*        0.125/*         nr/router_ring/r1/peo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.579    -5.415/*        0.121/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(R)	3.666    */-5.415        */-0.766        cpu3/myregFile/regfile_ram_reg_0__29_/D    1
clk(R)->clk(F)	1.572    -5.415/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.580    -5.415/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.572    -5.415/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.572    -5.414/*        0.128/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.572    -5.414/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.576    -5.414/*        0.124/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(R)	3.667    */-5.414        */-0.767        cpu3/myregFile/regfile_ram_reg_0__44_/D    1
clk(R)->clk(F)	1.580    -5.414/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.572    -5.413/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(R)	3.667    */-5.413        */-0.767        cpu3/myregFile/regfile_ram_reg_0__41_/D    1
clk(R)->clk(R)	3.436    -5.413/*        -0.536/*        cpu3/myregFile/regfile_ram_reg_31__6_/D    1
clk(R)->clk(F)	1.572    -5.413/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.572    -5.412/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(R)	3.141    -5.412/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_20__7_/D    1
clk(R)->clk(F)	1.572    -5.412/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.580    -5.411/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.411/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.572    -5.411/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(R)	3.672    */-5.410        */-0.772        cpu3/myregFile/regfile_ram_reg_0__12_/D    1
clk(R)->clk(F)	1.572    -5.410/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.572    -5.409/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(R)	2.916    -5.408/*        -0.016/*        cpu2/myregFile/regfile_ram_reg_11__6_/D    1
clk(R)->clk(R)	3.142    -5.408/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_9__25_/D    1
clk(R)->clk(R)	3.141    -5.408/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_9__24_/D    1
clk(R)->clk(F)	1.580    -5.408/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(R)	3.133    -5.407/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_9__28_/D    1
clk(R)->clk(F)	1.572    -5.407/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.572    -5.407/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.573    -5.407/*        0.127/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.572    -5.407/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.572    -5.407/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.580    -5.406/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.572    -5.406/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.580    -5.405/*        0.120/*         nr/router_ring/r1/cwo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.572    -5.405/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.571    -5.404/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(R)	3.142    -5.403/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_9__30_/D    1
clk(R)->clk(F)	1.571    -5.403/*        0.129/*         nr/router_ring/r1/cwo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(R)	3.150    -5.403/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_9__27_/D    1
clk(R)->clk(R)	3.666    */-5.403        */-0.766        cpu3/myregFile/regfile_ram_reg_0__60_/D    1
clk(R)->clk(R)	3.673    */-5.401        */-0.773        cpu3/myregFile/regfile_ram_reg_0__32_/D    1
clk(R)->clk(F)	1.572    -5.400/*        0.128/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(R)	3.665    */-5.399        */-0.765        cpu3/myregFile/regfile_ram_reg_0__46_/D    1
clk(R)->clk(F)	1.578    -5.399/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(R)	3.670    */-5.399        */-0.770        cpu3/myregFile/regfile_ram_reg_0__25_/D    1
clk(R)->clk(R)	3.671    */-5.399        */-0.771        cpu3/myregFile/regfile_ram_reg_0__9_/D    1
clk(R)->clk(R)	3.135    -5.398/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_9__29_/D    1
clk(R)->clk(F)	1.571    -5.398/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -5.397/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.578    -5.397/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(R)	3.672    */-5.396        */-0.772        cpu3/myregFile/regfile_ram_reg_0__27_/D    1
clk(R)->clk(R)	3.139    -5.396/*        -0.239/*        cpu0/myregFile/regfile_ram_reg_9__31_/D    1
clk(R)->clk(F)	1.571    -5.396/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.578    -5.396/*        0.122/*         nr/router_ring/r1/cwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(R)	3.672    */-5.394        */-0.772        cpu3/myregFile/regfile_ram_reg_0__20_/D    1
clk(R)->clk(F)	1.578    -5.393/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_46_/D    1
clk(R)->clk(R)	3.162    -5.393/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_9__26_/D    1
clk(R)->clk(R)	3.149    -5.393/*        -0.249/*        cpu0/myregFile/regfile_ram_reg_9__12_/D    1
clk(R)->clk(R)	3.671    */-5.393        */-0.771        cpu3/myregFile/regfile_ram_reg_0__17_/D    1
clk(R)->clk(R)	3.668    */-5.391        */-0.768        cpu3/myregFile/regfile_ram_reg_0__42_/D    1
clk(R)->clk(F)	1.571    -5.391/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_2_/D    1
clk(R)->clk(R)	3.676    */-5.391        */-0.776        cpu3/myregFile/regfile_ram_reg_0__11_/D    1
clk(R)->clk(F)	1.571    -5.391/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.579    -5.390/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_44_/D    1
clk(R)->clk(R)	3.672    */-5.390        */-0.772        cpu3/myregFile/regfile_ram_reg_0__0_/D    1
clk(R)->clk(F)	1.579    -5.389/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.579    -5.389/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.579    -5.389/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.578    -5.388/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.388/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -5.387/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.570    -5.387/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.579    -5.387/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_58_/D    1
clk(R)->clk(R)	3.669    */-5.387        */-0.769        cpu3/myregFile/regfile_ram_reg_0__31_/D    1
clk(R)->clk(R)	3.667    */-5.386        */-0.767        cpu3/myregFile/regfile_ram_reg_0__63_/D    1
clk(R)->clk(F)	1.571    -5.386/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.579    -5.386/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.571    -5.386/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.580    -5.385/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.579    -5.385/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_59_/D    1
clk(R)->clk(R)	3.670    */-5.384        */-0.770        cpu3/myregFile/regfile_ram_reg_0__40_/D    1
clk(R)->clk(F)	1.579    -5.384/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.570    -5.384/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.570    -5.384/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.570    -5.384/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.570    -5.383/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -5.383/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_35_/D    1
clk(R)->clk(R)	3.150    -5.383/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_9__11_/D    1
clk(R)->clk(R)	2.901    -5.383/*        -0.001/*        cpu2/myregFile/regfile_ram_reg_23__6_/D    1
clk(R)->clk(F)	1.571    -5.382/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.570    -5.382/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_61_/D    1
clk(R)->clk(R)	3.162    -5.382/*        -0.262/*        cpu0/myregFile/regfile_ram_reg_9__13_/D    1
clk(R)->clk(F)	1.579    -5.382/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.579    -5.382/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_14_/D    1
clk(R)->clk(R)	3.675    */-5.382        */-0.775        cpu3/myregFile/regfile_ram_reg_0__1_/D    1
clk(R)->clk(F)	1.571    -5.381/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.381/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.579    -5.381/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.578    -5.381/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_17_/D    1
clk(R)->clk(R)	2.911    -5.381/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_5__7_/D    1
clk(R)->clk(R)	3.151    -5.381/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__9_/D    1
clk(R)->clk(R)	2.904    -5.381/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_23__7_/D    1
clk(R)->clk(F)	1.570    -5.381/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.570    -5.380/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.579    -5.380/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_40_/D    1
clk(R)->clk(R)	2.911    -5.380/*        -0.011/*        cpu2/myregFile/regfile_ram_reg_5__6_/D    1
clk(R)->clk(F)	1.570    -5.380/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.580    -5.380/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_11_/D    1
clk(R)->clk(R)	3.672    */-5.380        */-0.772        cpu3/myregFile/regfile_ram_reg_0__52_/D    1
clk(R)->clk(F)	1.578    -5.379/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_29_/D    1
clk(R)->clk(R)	2.704    -5.379/*        0.196/*         nr/nic0/d_out_reg_10_/D    1
clk(R)->clk(F)	1.571    -5.379/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.579    -5.379/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.571    -5.379/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_42_/D    1
clk(R)->clk(R)	3.668    */-5.378        */-0.768        cpu3/myregFile/regfile_ram_reg_0__61_/D    1
clk(R)->clk(F)	1.571    -5.378/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_47_/D    1
clk(R)->clk(R)	3.169    -5.377/*        -0.269/*        cpu0/myregFile/regfile_ram_reg_9__8_/D    1
clk(R)->clk(F)	1.571    -5.377/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_4_/D    1
clk(R)->clk(F)	1.580    -5.377/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.580    -5.377/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.580    -5.377/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.578    -5.376/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.579    -5.376/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_60_/D    1
clk(R)->clk(R)	2.705    -5.376/*        0.195/*         nr/nic0/d_out_reg_15_/D    1
clk(R)->clk(F)	1.580    -5.376/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.578    -5.376/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.580    -5.376/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.580    -5.376/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.580    -5.375/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_41_/D    1
clk(R)->clk(R)	2.709    -5.375/*        0.191/*         nr/nic0/d_out_reg_44_/D    1
clk(R)->clk(R)	3.668    */-5.375        */-0.768        cpu3/myregFile/regfile_ram_reg_0__62_/D    1
clk(R)->clk(F)	1.570    -5.374/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.571    -5.374/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.580    -5.373/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.576    -5.373/*        0.124/*         nr/router_ring/r1/pei/data_out_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.580    -5.373/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_61_/D    1
clk(R)->clk(R)	3.685    */-5.373        */-0.785        cpu3/myregFile/regfile_ram_reg_0__19_/D    1
clk(R)->clk(F)	1.579    -5.373/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_23_/D    1
clk(R)->clk(R)	3.128    -5.372/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_19__7_/D    1
clk(R)->clk(R)	2.696    -5.372/*        0.204/*         nr/nic0/d_out_reg_54_/D    1
clk(R)->clk(F)	1.571    -5.372/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.579    -5.372/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_24_/D    1
clk(R)->clk(R)	3.133    -5.371/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_9__6_/D    1
clk(R)->clk(F)	1.580    -5.371/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.570    -5.371/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.577    -5.371/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_11_/D    1
clk(R)->clk(R)	3.676    */-5.371        */-0.776        cpu3/myregFile/regfile_ram_reg_0__28_/D    1
clk(R)->clk(R)	3.166    -5.371/*        -0.266/*        cpu0/myregFile/regfile_ram_reg_9__15_/D    1
clk(R)->clk(F)	1.577    -5.370/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.570    -5.370/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.577    -5.370/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_12_/D    1
clk(R)->clk(R)	3.134    -5.369/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_9__7_/D    1
clk(R)->clk(F)	1.579    -5.369/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_45_/D    1
clk(R)->clk(R)	3.675    */-5.369        */-0.775        cpu3/myregFile/regfile_ram_reg_0__4_/D    1
clk(R)->clk(F)	1.580    -5.369/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.580    -5.369/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.570    -5.369/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.579    -5.369/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.579    -5.368/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.578    -5.368/*        0.122/*         nr/router_ring/r1/pei/data_out_even_cw_reg_17_/D    1
clk(R)->clk(R)	3.151    -5.368/*        -0.251/*        cpu0/myregFile/regfile_ram_reg_9__10_/D    1
clk(R)->clk(F)	1.579    -5.367/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.577    -5.367/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.571    -5.367/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.579    -5.367/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.367/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.578    -5.367/*        0.122/*         nr/router_ring/r1/pei/data_out_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.580    -5.367/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.580    -5.367/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_1_/D    1
clk(R)->clk(R)	2.712    -5.367/*        0.188/*         nr/nic0/d_out_reg_9_/D    1
clk(R)->clk(F)	1.580    -5.366/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.580    -5.366/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.577    -5.366/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.579    -5.366/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.579    -5.366/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.579    -5.366/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.581    -5.365/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_47_/D    1
clk(R)->clk(R)	3.672    */-5.365        */-0.772        cpu3/myregFile/regfile_ram_reg_0__24_/D    1
clk(R)->clk(F)	1.579    -5.365/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_53_/D    1
clk(R)->clk(R)	3.678    */-5.365        */-0.778        cpu3/myregFile/regfile_ram_reg_0__53_/D    1
clk(R)->clk(F)	1.570    -5.364/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.570    -5.364/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_15_/D    1
clk(R)->clk(R)	2.703    -5.364/*        0.197/*         nr/nic0/d_out_reg_50_/D    1
clk(R)->clk(F)	1.571    -5.363/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.581    -5.363/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_20_/D    1
clk(R)->clk(R)	2.716    -5.363/*        0.184/*         nr/nic0/d_out_reg_24_/D    1
clk(R)->clk(R)	3.165    -5.363/*        -0.265/*        cpu0/myregFile/regfile_ram_reg_9__14_/D    1
clk(R)->clk(F)	1.577    -5.363/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.581    -5.363/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_3_/D    1
clk(R)->clk(R)	3.132    -5.363/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_13__7_/D    1
clk(R)->clk(R)	2.716    -5.362/*        0.184/*         nr/nic0/d_out_reg_11_/D    1
clk(R)->clk(F)	1.579    -5.362/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.580    -5.362/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.581    -5.362/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_6_/D    1
clk(R)->clk(R)	3.128    -5.362/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_23__7_/D    1
clk(R)->clk(F)	1.571    -5.362/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_13_/D    1
clk(R)->clk(R)	3.674    */-5.361        */-0.774        cpu3/myregFile/regfile_ram_reg_0__18_/D    1
clk(R)->clk(F)	1.570    -5.361/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.577    -5.361/*        0.123/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.577    -5.361/*        0.123/*         nr/router_ring/r1/pei/data_out_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.579    -5.361/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.571    -5.361/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_14_/D    1
clk(R)->clk(R)	2.891    -5.361/*        0.009/*         cpu2/myregFile/regfile_ram_reg_24__7_/D    1
clk(R)->clk(F)	1.570    -5.361/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_58_/D    1
clk(R)->clk(R)	3.129    -5.361/*        -0.229/*        cpu0/myregFile/regfile_ram_reg_3__7_/D    1
clk(R)->clk(R)	2.706    -5.360/*        0.194/*         nr/nic0/d_out_reg_36_/D    1
clk(R)->clk(F)	1.571    -5.360/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_10_/D    1
clk(R)->clk(R)	2.706    -5.360/*        0.194/*         nr/nic0/d_out_reg_37_/D    1
clk(R)->clk(R)	3.130    -5.360/*        -0.230/*        cpu0/myregFile/regfile_ram_reg_23__6_/D    1
clk(R)->clk(R)	3.145    -5.360/*        -0.245/*        cpu0/myregFile/regfile_ram_reg_19__6_/D    1
clk(R)->clk(F)	1.580    -5.360/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.580    -5.360/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.578    -5.360/*        0.122/*         nr/router_ring/r1/pei/data_out_even_cw_reg_18_/D    1
clk(R)->clk(R)	2.710    -5.360/*        0.190/*         nr/nic0/d_out_reg_1_/D    1
clk(R)->clk(F)	1.570    -5.360/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.577    -5.360/*        0.123/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.580    -5.360/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.580    -5.359/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.570    -5.359/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.579    -5.359/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.570    -5.359/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_61_/D    1
clk(R)->clk(R)	2.721    -5.359/*        0.179/*         nr/nic0/d_out_reg_43_/D    1
clk(R)->clk(F)	1.580    -5.359/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.577    -5.359/*        0.123/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.570    -5.359/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_44_/D    1
clk(R)->clk(R)	2.715    -5.359/*        0.185/*         nr/nic0/d_out_reg_57_/D    1
clk(R)->clk(R)	2.720    -5.358/*        0.180/*         nr/nic0/d_out_reg_13_/D    1
clk(R)->clk(F)	1.580    -5.358/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.570    -5.358/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.580    -5.358/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.580    -5.358/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.580    -5.358/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_38_/D    1
clk(R)->clk(R)	2.722    -5.357/*        0.178/*         nr/nic0/d_out_reg_46_/D    1
clk(R)->clk(R)	2.723    -5.357/*        0.177/*         nr/nic0/d_out_reg_45_/D    1
clk(R)->clk(R)	2.708    -5.357/*        0.192/*         nr/nic0/d_out_reg_49_/D    1
clk(R)->clk(F)	1.581    -5.357/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.570    -5.357/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.570    -5.356/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.576    -5.356/*        0.124/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.578    -5.356/*        0.122/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_55_/D    1
clk(R)->clk(R)	2.709    -5.356/*        0.191/*         nr/nic0/d_out_reg_52_/D    1
clk(R)->clk(R)	3.137    -5.356/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_13__6_/D    1
clk(R)->clk(R)	3.132    -5.356/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_29__6_/D    1
clk(R)->clk(F)	1.571    -5.356/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.581    -5.356/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.570    -5.356/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.570    -5.355/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.570    -5.355/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -5.355/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.580    -5.355/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_8_/D    1
clk(R)->clk(R)	3.133    -5.355/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_29__7_/D    1
clk(R)->clk(R)	3.671    */-5.354        */-0.771        cpu3/myregFile/regfile_ram_reg_0__59_/D    1
clk(R)->clk(F)	1.580    -5.354/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_51_/D    1
clk(R)->clk(R)	3.133    -5.354/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_7__6_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_47_/D    1
clk(R)->clk(R)	2.722    -5.354/*        0.178/*         nr/nic0/d_out_reg_27_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.570    -5.354/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_27_/D    1
clk(R)->clk(R)	2.726    -5.353/*        0.174/*         nr/nic0/d_out_reg_47_/D    1
clk(R)->clk(F)	1.579    -5.353/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.353/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.571    -5.353/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.580    -5.353/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_34_/D    1
clk(R)->clk(R)	3.134    -5.353/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_31__7_/D    1
clk(R)->clk(F)	1.579    -5.353/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_9_/D    1
clk(R)->clk(R)	2.714    -5.353/*        0.186/*         nr/nic0/d_out_reg_39_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.570    -5.353/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_4_/D    1
clk(R)->clk(R)	2.723    -5.353/*        0.177/*         nr/nic0/d_out_reg_26_/D    1
clk(R)->clk(F)	1.570    -5.352/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.571    -5.352/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_26_/D    1
clk(R)->clk(R)	3.135    -5.352/*        -0.235/*        cpu0/myregFile/regfile_ram_reg_7__7_/D    1
clk(R)->clk(F)	1.579    -5.352/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.580    -5.352/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.352/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -5.352/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.579    -5.352/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.580    -5.352/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_30_/D    1
clk(R)->clk(R)	2.713    -5.352/*        0.187/*         nr/nic0/d_out_reg_34_/D    1
clk(R)->clk(F)	1.570    -5.351/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.577    -5.351/*        0.123/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.570    -5.351/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -5.351/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.570    -5.351/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.570    -5.351/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_46_/D    1
clk(R)->clk(R)	2.726    -5.350/*        0.174/*         nr/nic0/d_out_reg_12_/D    1
clk(R)->clk(F)	1.580    -5.350/*        0.120/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_37_/D    1
clk(R)->clk(R)	2.713    -5.350/*        0.187/*         nr/nic0/d_out_reg_51_/D    1
clk(R)->clk(F)	1.570    -5.350/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.580    -5.350/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_24_/D    1
clk(R)->clk(R)	2.728    -5.350/*        0.172/*         nr/nic0/d_out_reg_59_/D    1
clk(R)->clk(F)	1.579    -5.350/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_39_/D    1
clk(R)->clk(R)	3.676    */-5.350        */-0.776        cpu3/myregFile/regfile_ram_reg_0__26_/D    1
clk(R)->clk(R)	2.727    -5.349/*        0.173/*         nr/nic0/d_out_reg_58_/D    1
clk(R)->clk(R)	2.727    -5.349/*        0.173/*         nr/nic0/d_out_reg_42_/D    1
clk(R)->clk(R)	2.727    -5.349/*        0.173/*         nr/nic0/d_out_reg_8_/D    1
clk(R)->clk(F)	1.579    -5.349/*        0.121/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.571    -5.348/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_11_/D    1
clk(R)->clk(R)	2.728    -5.348/*        0.172/*         nr/nic0/d_out_reg_41_/D    1
clk(R)->clk(R)	3.684    */-5.348        */-0.784        cpu3/myregFile/regfile_ram_reg_0__16_/D    1
clk(R)->clk(R)	2.727    -5.348/*        0.173/*         nr/nic0/d_out_reg_28_/D    1
clk(R)->clk(R)	3.637    */-5.348        */-0.737        cpu1/myregFile/regfile_ram_reg_0__15_/D    1
clk(R)->clk(F)	1.571    -5.348/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.580    -5.348/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_4_/D    1
clk(R)->clk(R)	3.143    -5.347/*        -0.243/*        cpu0/myregFile/regfile_ram_reg_3__6_/D    1
clk(R)->clk(F)	1.578    -5.347/*        0.122/*         nr/router_ring/r1/pei/data_out_even_cw_reg_55_/D    1
clk(R)->clk(R)	2.725    -5.347/*        0.175/*         nr/nic0/d_out_reg_61_/D    1
clk(R)->clk(F)	1.580    -5.347/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_37_/D    1
clk(R)->clk(R)	2.907    -5.347/*        -0.007/*        cpu2/myregFile/regfile_ram_reg_24__6_/D    1
clk(R)->clk(F)	1.580    -5.347/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_53_/D    1
clk(R)->clk(R)	3.635    */-5.347        */-0.735        cpu1/myregFile/regfile_ram_reg_0__12_/D    1
clk(R)->clk(F)	1.580    -5.347/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.579    -5.346/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.570    -5.346/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -5.346/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.581    -5.346/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_36_/D    1
clk(R)->clk(R)	2.717    -5.345/*        0.183/*         nr/nic0/d_out_reg_35_/D    1
clk(R)->clk(F)	1.580    -5.345/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_52_/D    1
clk(R)->clk(R)	3.681    */-5.345        */-0.781        cpu3/myregFile/regfile_ram_reg_0__37_/D    1
clk(R)->clk(F)	1.580    -5.345/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.570    -5.345/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_50_/D    1
clk(R)->clk(R)	2.726    -5.344/*        0.174/*         nr/nic0/d_out_reg_60_/D    1
clk(R)->clk(F)	1.581    -5.344/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_34_/D    1
clk(R)->clk(R)	2.721    -5.344/*        0.179/*         nr/nic0/d_out_reg_18_/D    1
clk(R)->clk(R)	2.725    -5.343/*        0.175/*         nr/nic0/d_out_reg_31_/D    1
clk(R)->clk(F)	1.570    -5.343/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.580    -5.343/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.679    */-5.343        */-0.779        cpu3/myregFile/regfile_ram_reg_0__48_/D    1
clk(R)->clk(R)	3.686    */-5.343        */-0.786        cpu3/myregFile/regfile_ram_reg_0__21_/D    1
clk(R)->clk(F)	1.580    -5.343/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.579    -5.343/*        0.121/*         nr/router_ring/r1/pei/data_out_even_cw_reg_49_/D    1
clk(R)->clk(R)	2.722    -5.342/*        0.178/*         nr/nic0/d_out_reg_2_/D    1
clk(R)->clk(F)	1.570    -5.342/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_17_/D    1
clk(R)->clk(R)	3.677    */-5.342        */-0.777        cpu3/myregFile/regfile_ram_reg_0__30_/D    1
clk(R)->clk(F)	1.570    -5.342/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.570    -5.342/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.570    -5.342/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.342/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_53_/D    1
clk(R)->clk(R)	3.136    -5.342/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_27__7_/D    1
clk(R)->clk(F)	1.570    -5.342/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_51_/D    1
clk(R)->clk(R)	2.733    -5.342/*        0.167/*         nr/nic0/d_out_reg_40_/D    1
clk(R)->clk(R)	2.728    -5.341/*        0.172/*         nr/nic0/d_out_reg_62_/D    1
clk(R)->clk(F)	1.580    -5.341/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.580    -5.341/*        0.120/*         nr/router_ring/r1/pei/data_out_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.570    -5.341/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.341/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_55_/D    1
clk(R)->clk(R)	2.732    -5.341/*        0.168/*         nr/nic0/d_out_reg_20_/D    1
clk(R)->clk(F)	1.637    -5.341/*        0.063/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_62_/D    1
clk(R)->clk(R)	2.733    -5.340/*        0.167/*         nr/nic0/d_out_reg_29_/D    1
clk(R)->clk(R)	3.679    */-5.340        */-0.779        cpu3/myregFile/regfile_ram_reg_0__34_/D    1
clk(R)->clk(R)	2.735    -5.340/*        0.165/*         nr/nic0/d_out_reg_14_/D    1
clk(R)->clk(F)	1.581    -5.340/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.581    -5.339/*        0.119/*         nr/router_ring/r1/pei/data_out_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.570    -5.339/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_7_/D    1
clk(R)->clk(R)	3.140    -5.339/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_27__6_/D    1
clk(R)->clk(R)	3.635    */-5.339        */-0.735        cpu1/myregFile/regfile_ram_reg_0__8_/D    1
clk(R)->clk(R)	2.734    -5.338/*        0.166/*         nr/nic0/d_out_reg_16_/D    1
clk(R)->clk(R)	2.734    -5.338/*        0.166/*         nr/nic0/d_out_reg_25_/D    1
clk(R)->clk(F)	1.571    -5.338/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -5.338/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.571    -5.338/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.570    -5.338/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_2_/D    1
clk(R)->clk(R)	2.725    -5.338/*        0.175/*         nr/nic0/d_out_reg_19_/D    1
clk(R)->clk(R)	2.727    -5.338/*        0.173/*         nr/nic0/d_out_reg_38_/D    1
clk(R)->clk(R)	2.900    -5.337/*        0.000/*         cpu2/myregFile/regfile_ram_reg_8__6_/D    1
clk(R)->clk(F)	1.570    -5.337/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_52_/D    1
clk(R)->clk(R)	3.681    */-5.337        */-0.781        cpu3/myregFile/regfile_ram_reg_0__38_/D    1
clk(R)->clk(R)	3.686    */-5.337        */-0.786        cpu3/myregFile/regfile_ram_reg_0__5_/D    1
clk(R)->clk(R)	2.729    -5.336/*        0.171/*         nr/nic0/d_out_reg_56_/D    1
clk(R)->clk(R)	2.736    -5.336/*        0.164/*         nr/nic0/d_out_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.336/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.570    -5.336/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_20_/D    1
clk(R)->clk(R)	2.726    -5.336/*        0.174/*         nr/nic0/d_out_reg_17_/D    1
clk(R)->clk(F)	1.570    -5.336/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_46_/D    1
clk(R)->clk(R)	2.728    -5.335/*        0.172/*         nr/nic0/d_out_reg_3_/D    1
clk(R)->clk(F)	1.571    -5.335/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.570    -5.335/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_37_/D    1
clk(R)->clk(R)	2.728    -5.335/*        0.172/*         nr/nic0/d_out_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.335/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.571    -5.335/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.571    -5.335/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(R)	3.672    */-5.335        */-0.772        cpu3/myregFile/regfile_ram_reg_0__58_/D    1
clk(R)->clk(F)	1.571    -5.335/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.570    -5.334/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.570    -5.334/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -5.334/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.570    -5.334/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_57_/D    1
clk(R)->clk(R)	2.906    -5.334/*        -0.006/*        cpu2/myregFile/regfile_ram_reg_8__7_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(R)	2.729    -5.334/*        0.171/*         nr/nic0/d_out_reg_0_/D    1
clk(R)->clk(F)	1.571    -5.334/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_31_/D    1
clk(R)->clk(R)	2.729    -5.333/*        0.171/*         nr/nic0/d_out_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.332/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.570    -5.332/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.570    -5.332/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -5.332/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.571    -5.332/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.570    -5.332/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.570    -5.331/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -5.331/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.571    -5.331/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.570    -5.331/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.571    -5.331/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -5.331/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -5.330/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_17_/D    1
clk(R)->clk(R)	2.731    -5.330/*        0.169/*         nr/nic0/d_out_reg_4_/D    1
clk(R)->clk(F)	1.570    -5.330/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.330/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.570    -5.330/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.570    -5.330/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_63_/D    1
clk(R)->clk(R)	3.687    */-5.330        */-0.787        cpu3/myregFile/regfile_ram_reg_0__22_/D    1
clk(R)->clk(F)	1.571    -5.329/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.329/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.570    -5.329/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.570    -5.329/*        0.130/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_1_/D    1
clk(R)->clk(R)	2.730    -5.329/*        0.170/*         nr/nic0/d_out_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.329/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.570    -5.329/*        0.130/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_19_/D    1
clk(R)->clk(R)	3.640    */-5.329        */-0.740        cpu1/myregFile/regfile_ram_reg_0__13_/D    1
clk(R)->clk(F)	1.571    -5.329/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.329/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -5.328/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_45_/D    1
clk(R)->clk(R)	2.733    -5.328/*        0.167/*         nr/nic0/d_out_reg_23_/D    1
clk(R)->clk(F)	1.571    -5.328/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -5.328/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.328/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_7_/D    1
clk(R)->clk(R)	2.734    -5.328/*        0.166/*         nr/nic0/d_out_reg_7_/D    1
clk(R)->clk(R)	2.719    -5.327/*        0.181/*         nr/nic0/d_out_reg_32_/D    1
clk(R)->clk(R)	2.731    -5.327/*        0.169/*         nr/nic0/d_out_reg_55_/D    1
clk(R)->clk(F)	1.571    -5.327/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -5.327/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -5.327/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_23_/D    1
clk(R)->clk(R)	2.733    -5.327/*        0.167/*         nr/nic0/d_out_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.327/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.571    -5.326/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -5.326/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.571    -5.326/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -5.326/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.571    -5.326/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_3_/D    1
clk(R)->clk(R)	2.730    -5.326/*        0.170/*         nr/nic0/d_out_reg_48_/D    1
clk(R)->clk(F)	1.571    -5.325/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.571    -5.325/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.325/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -5.325/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.323/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(R)	2.731    -5.323/*        0.169/*         nr/nic0/d_out_reg_33_/D    1
clk(R)->clk(F)	1.637    -5.322/*        0.063/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_62_/D    1
clk(R)->clk(R)	3.684    */-5.321        */-0.784        cpu3/myregFile/regfile_ram_reg_0__33_/D    1
clk(R)->clk(F)	1.571    -5.321/*        0.129/*         nr/router_ring/r1/pei/data_out_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.571    -5.321/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(R)	3.140    -5.319/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_12__7_/D    1
clk(R)->clk(F)	1.570    -5.319/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.571    -5.319/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -5.317/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -5.317/*        0.128/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(R)	2.905    -5.316/*        -0.005/*        cpu2/myregFile/regfile_ram_reg_6__7_/D    1
clk(R)->clk(R)	3.144    -5.316/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_12__6_/D    1
clk(R)->clk(F)	1.571    -5.316/*        0.129/*         nr/router_ring/r1/pei/data_out_even_ccw_reg_48_/D    1
clk(R)->clk(R)	3.137    -5.316/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_11__7_/D    1
clk(R)->clk(R)	3.141    -5.314/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_15__7_/D    1
clk(R)->clk(R)	3.142    -5.314/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_15__6_/D    1
clk(R)->clk(F)	1.575    -5.313/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(R)	2.735    -5.313/*        0.165/*         nr/nic0/d_out_reg_53_/D    1
clk(R)->clk(R)	3.683    */-5.313        */-0.783        cpu3/myregFile/regfile_ram_reg_0__55_/D    1
clk(R)->clk(F)	1.570    -5.312/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.573    -5.312/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.575    -5.312/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.576    -5.312/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.576    -5.312/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.571    -5.312/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(R)	2.910    -5.311/*        -0.010/*        cpu2/myregFile/regfile_ram_reg_6__6_/D    1
clk(R)->clk(F)	1.576    -5.311/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.311/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.311/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.576    -5.311/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.576    -5.311/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(R)	3.684    */-5.311        */-0.784        cpu3/myregFile/regfile_ram_reg_0__49_/D    1
clk(R)->clk(F)	1.577    -5.311/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.576    -5.310/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.576    -5.310/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.576    -5.310/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.577    -5.310/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.576    -5.310/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.570    -5.309/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.576    -5.309/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(R)	3.146    -5.308/*        -0.246/*        cpu0/myregFile/regfile_ram_reg_11__6_/D    1
clk(R)->clk(F)	1.573    -5.308/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.578    -5.308/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.576    -5.307/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.575    -5.307/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.577    -5.307/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -5.307/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.575    -5.307/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.578    -5.307/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(R)	3.638    */-5.306        */-0.738        cpu1/myregFile/regfile_ram_reg_0__11_/D    1
clk(R)->clk(F)	1.576    -5.306/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.576    -5.305/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.575    -5.305/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.578    -5.304/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.576    -5.303/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.573    -5.303/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.303/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.575    -5.302/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.571    -5.302/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.573    -5.302/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.576    -5.302/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.573    -5.302/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(F)	1.574    -5.301/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.576    -5.301/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.574    -5.301/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.574    -5.301/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.573    -5.300/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.572    -5.300/*        0.128/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.577    -5.299/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -5.299/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.574    -5.298/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.570    -5.298/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.574    -5.298/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.576    -5.298/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -5.297/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(F)	1.577    -5.296/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.576    -5.296/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.296/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.573    -5.296/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -5.295/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.295/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(R)	3.156    -5.295/*        -0.256/*        cpu0/myregFile/regfile_ram_reg_25__60_/D    1
clk(R)->clk(F)	1.571    -5.295/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.571    -5.295/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.575    -5.295/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.571    -5.294/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -5.294/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.571    -5.294/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(R)	3.686    */-5.294        */-0.786        cpu3/myregFile/regfile_ram_reg_0__54_/D    1
clk(R)->clk(F)	1.570    -5.294/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.574    -5.294/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.573    -5.294/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.570    -5.294/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.571    -5.293/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(R)	3.690    */-5.293        */-0.790        cpu3/myregFile/regfile_ram_reg_0__3_/D    1
clk(R)->clk(F)	1.570    -5.293/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -5.293/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.570    -5.293/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.574    -5.292/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.571    -5.292/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.292/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.574    -5.292/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.570    -5.291/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.571    -5.291/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.570    -5.291/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.570    -5.291/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.577    -5.291/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.571    -5.291/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.291/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(R)	3.131    -5.290/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_25__42_/D    1
clk(R)->clk(F)	1.571    -5.290/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.574    -5.290/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.571    -5.290/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.574    -5.290/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.574    -5.290/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.290/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(R)	3.153    -5.289/*        -0.253/*        cpu0/myregFile/regfile_ram_reg_25__63_/D    1
clk(R)->clk(F)	1.571    -5.289/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.571    -5.289/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.571    -5.289/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(F)	1.571    -5.289/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.570    -5.289/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.571    -5.288/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(R)	3.157    -5.288/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_25__61_/D    1
clk(R)->clk(F)	1.571    -5.288/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.287/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(F)	1.576    -5.287/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.577    -5.287/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.575    -5.287/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.571    -5.286/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(F)	1.571    -5.286/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.571    -5.286/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.571    -5.286/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(R)	3.161    -5.286/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_25__58_/D    1
clk(R)->clk(R)	3.140    -5.286/*        -0.240/*        cpu0/myregFile/regfile_ram_reg_25__47_/D    1
clk(R)->clk(F)	1.574    -5.286/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.574    -5.285/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.573    -5.285/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.570    -5.285/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.575    -5.285/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.577    -5.285/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(R)	3.148    -5.284/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_25__45_/D    1
clk(R)->clk(R)	3.150    -5.283/*        -0.250/*        cpu0/myregFile/regfile_ram_reg_25__62_/D    1
clk(R)->clk(F)	1.571    -5.283/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -5.283/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.576    -5.283/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(R)	3.161    -5.282/*        -0.261/*        cpu0/myregFile/regfile_ram_reg_25__41_/D    1
clk(R)->clk(F)	1.570    -5.282/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.577    -5.282/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.571    -5.282/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(R)	3.157    -5.280/*        -0.257/*        cpu0/myregFile/regfile_ram_reg_25__44_/D    1
clk(R)->clk(F)	1.575    -5.280/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.574    -5.280/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(R)	3.134    -5.279/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_17__7_/D    1
clk(R)->clk(R)	3.141    -5.279/*        -0.241/*        cpu0/myregFile/regfile_ram_reg_25__46_/D    1
clk(R)->clk(F)	1.574    -5.278/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.574    -5.278/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(R)	2.898    -5.278/*        0.002/*         cpu2/myregFile/regfile_ram_reg_10__7_/D    1
clk(R)->clk(F)	1.574    -5.278/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.577    -5.277/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.574    -5.277/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(R)	3.137    -5.276/*        -0.237/*        cpu0/myregFile/regfile_ram_reg_17__6_/D    1
clk(R)->clk(F)	1.570    -5.276/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.574    -5.276/*        0.126/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(R)	3.142    -5.276/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_25__56_/D    1
clk(R)->clk(F)	1.570    -5.275/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.574    -5.275/*        0.126/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(R)	3.138    -5.275/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_25__59_/D    1
clk(R)->clk(F)	1.571    -5.274/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(F)	1.573    -5.274/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.635    -5.274/*        0.065/*         nr/router_ring/r1/pei/data_out_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.577    -5.273/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.573    -5.273/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.573    -5.273/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.573    -5.273/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.573    -5.273/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.572    -5.273/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(R)	3.643    */-5.272        */-0.743        cpu1/myregFile/regfile_ram_reg_0__9_/D    1
clk(R)->clk(F)	1.573    -5.272/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.572    -5.272/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.573    -5.272/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.576    -5.272/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.576    -5.272/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.576    -5.272/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -5.272/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.573    -5.272/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(R)	3.559    */-5.272        */-0.659        cpu0/myregFile/regfile_ram_reg_0__52_/D    1
clk(R)->clk(R)	2.904    -5.272/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_10__6_/D    1
clk(R)->clk(F)	1.575    -5.271/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.576    -5.271/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.576    -5.271/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.572    -5.270/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.573    -5.270/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(R)	3.691    */-5.270        */-0.791        cpu3/myregFile/regfile_ram_reg_0__23_/D    1
clk(R)->clk(R)	3.132    -5.269/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_25__57_/D    1
clk(R)->clk(F)	1.577    -5.268/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.574    -5.268/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(R)	3.136    -5.268/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_25__43_/D    1
clk(R)->clk(F)	1.572    -5.267/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(F)	1.577    -5.267/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.574    -5.267/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.573    -5.267/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.574    -5.267/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.578    -5.267/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.575    -5.267/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.571    -5.266/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.575    -5.266/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(F)	1.571    -5.266/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.578    -5.266/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.570    -5.266/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.571    -5.266/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(F)	1.571    -5.266/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.575    -5.266/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.571    -5.265/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(R)	3.689    */-5.265        */-0.789        cpu3/myregFile/regfile_ram_reg_0__2_/D    1
clk(R)->clk(F)	1.576    -5.265/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.572    -5.265/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.577    -5.264/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.573    -5.264/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.573    -5.264/*        0.127/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.264/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.571    -5.264/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.571    -5.263/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.576    -5.263/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.573    -5.262/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.571    -5.262/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(R)	3.134    -5.262/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_25__40_/D    1
clk(R)->clk(F)	1.573    -5.262/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.572    -5.262/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.572    -5.262/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.571    -5.262/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.571    -5.262/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.572    -5.261/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -5.261/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(F)	1.571    -5.261/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.571    -5.261/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.571    -5.261/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.261/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(F)	1.575    -5.260/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.570    -5.260/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.575    -5.260/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -5.260/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.260/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.576    -5.260/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -5.259/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.571    -5.259/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.575    -5.259/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.575    -5.259/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.576    -5.258/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.573    -5.258/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.572    -5.258/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.571    -5.257/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.574    -5.256/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.571    -5.256/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.571    -5.256/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.579    -5.256/*        0.121/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.256/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.577    -5.256/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -5.256/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.571    -5.256/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.571    -5.255/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.255/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.571    -5.255/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.572    -5.255/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.571    -5.255/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.572    -5.255/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.570    -5.255/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.570    -5.254/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.571    -5.254/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.570    -5.254/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(R)	2.904    -5.254/*        -0.004/*        cpu2/myregFile/regfile_ram_reg_18__7_/D    1
clk(R)->clk(F)	1.571    -5.254/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.254/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.571    -5.253/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.576    -5.253/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.253/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(F)	1.570    -5.253/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.576    -5.253/*        0.124/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.574    -5.253/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.571    -5.252/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.574    -5.252/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.578    -5.252/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.572    -5.252/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.575    -5.252/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.571    -5.252/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.571    -5.251/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.574    -5.251/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.574    -5.250/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.572    -5.250/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.635    -5.250/*        0.065/*         nr/router_ring/r1/pei/data_out_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.571    -5.250/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.571    -5.250/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(F)	1.571    -5.250/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(F)	1.571    -5.249/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(F)	1.575    -5.249/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -5.249/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(R)	3.132    -5.249/*        -0.232/*        cpu0/myregFile/regfile_ram_reg_8__6_/D    1
clk(R)->clk(F)	1.572    -5.248/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.571    -5.248/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.248/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(F)	1.571    -5.248/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.574    -5.248/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(R)	3.561    */-5.247        */-0.661        cpu0/myregFile/regfile_ram_reg_0__34_/D    1
clk(R)->clk(F)	1.574    -5.247/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.570    -5.247/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(F)	1.571    -5.247/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(F)	1.575    -5.247/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.571    -5.247/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(F)	1.577    -5.246/*        0.123/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(R)	3.134    -5.246/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_8__7_/D    1
clk(R)->clk(F)	1.575    -5.246/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.575    -5.246/*        0.125/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(R)	2.912    -5.246/*        -0.012/*        cpu2/myregFile/regfile_ram_reg_18__6_/D    1
clk(R)->clk(F)	1.571    -5.245/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(R)	3.136    -5.245/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_25__7_/D    1
clk(R)->clk(F)	1.571    -5.245/*        0.129/*         nr/router_ring/r1/ccwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(R)	3.136    -5.244/*        -0.236/*        cpu0/myregFile/regfile_ram_reg_25__6_/D    1
clk(R)->clk(F)	1.572    -5.243/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.574    -5.243/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.243/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.572    -5.243/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(R)	3.562    */-5.242        */-0.662        cpu0/myregFile/regfile_ram_reg_0__55_/D    1
clk(R)->clk(F)	1.571    -5.241/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.570    -5.240/*        0.130/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.578    -5.240/*        0.122/*         nr/router_ring/r1/ccwo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(R)	3.672    */-5.240        */-0.772        cpu3/myregFile/regfile_ram_reg_0__36_/D    1
clk(R)->clk(F)	1.570    -5.239/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(F)	1.574    -5.239/*        0.126/*         nr/router_ring/r1/ccwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.238/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.572    -5.238/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.571    -5.238/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(R)	3.133    -5.237/*        -0.233/*        cpu0/myregFile/regfile_ram_reg_21__6_/D    1
clk(R)->clk(F)	1.571    -5.237/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.571    -5.236/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.571    -5.235/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(R)	3.557    */-5.235        */-0.657        cpu0/myregFile/regfile_ram_reg_0__17_/D    1
clk(R)->clk(F)	1.571    -5.235/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(F)	1.571    -5.235/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -5.235/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.572    -5.234/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.570    -5.233/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(R)	3.672    */-5.232        */-0.772        cpu3/myregFile/regfile_ram_reg_0__51_/D    1
clk(R)->clk(R)	3.559    */-5.232        */-0.659        cpu0/myregFile/regfile_ram_reg_0__49_/D    1
clk(R)->clk(F)	1.572    -5.231/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.571    -5.231/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.571    -5.230/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(R)	3.559    */-5.229        */-0.659        cpu0/myregFile/regfile_ram_reg_0__23_/D    1
clk(R)->clk(R)	3.144    -5.229/*        -0.244/*        cpu0/myregFile/regfile_ram_reg_21__7_/D    1
clk(R)->clk(F)	1.581    -5.229/*        0.119/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.572    -5.229/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.571    -5.229/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(R)	3.673    */-5.228        */-0.773        cpu3/myregFile/regfile_ram_reg_0__39_/D    1
clk(R)->clk(F)	1.572    -5.227/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.227/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.570    -5.225/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.571    -5.225/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(R)	3.675    */-5.225        */-0.775        cpu3/myregFile/regfile_ram_reg_0__50_/D    1
clk(R)->clk(F)	1.571    -5.224/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(F)	1.570    -5.224/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(R)	3.668    */-5.223        */-0.768        cpu3/myregFile/regfile_ram_reg_0__6_/D    1
clk(R)->clk(F)	1.570    -5.223/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.572    -5.223/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.570    -5.223/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.570    -5.223/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.586    -5.223/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.570    -5.223/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.571    -5.222/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.571    -5.222/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.570    -5.221/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.570    -5.221/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.571    -5.221/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.571    -5.221/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.570    -5.221/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.570    -5.221/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(F)	1.588    -5.221/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(R)	3.638    */-5.221        */-0.738        cpu1/myregFile/regfile_ram_reg_0__29_/D    1
clk(R)->clk(F)	1.571    -5.221/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.570    -5.220/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.220/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.570    -5.220/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.571    -5.220/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.570    -5.220/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.586    -5.219/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.570    -5.219/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.570    -5.218/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(R)	3.558    */-5.217        */-0.658        cpu0/myregFile/regfile_ram_reg_0__2_/D    1
clk(R)->clk(F)	1.583    -5.217/*        0.117/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.570    -5.216/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.571    -5.216/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.570    -5.216/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.572    -5.216/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.571    -5.216/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(R)	3.559    */-5.216        */-0.659        cpu0/myregFile/regfile_ram_reg_0__19_/D    1
clk(R)->clk(R)	2.900    -5.215/*        -0.000/*        cpu2/myregFile/regfile_ram_reg_16__7_/D    1
clk(R)->clk(F)	1.570    -5.215/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(R)	3.134    -5.215/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_5__7_/D    1
clk(R)->clk(F)	1.570    -5.214/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.587    -5.214/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(R)	3.672    */-5.214        */-0.772        cpu3/myregFile/regfile_ram_reg_0__7_/D    1
clk(R)->clk(F)	1.570    -5.214/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.572    -5.213/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.571    -5.213/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(R)	3.675    */-5.213        */-0.775        cpu3/myregFile/regfile_ram_reg_0__35_/D    1
clk(R)->clk(F)	1.570    -5.212/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(R)	3.561    */-5.212        */-0.661        cpu0/myregFile/regfile_ram_reg_0__48_/D    1
clk(R)->clk(F)	1.570    -5.212/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.572    -5.211/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.571    -5.211/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(F)	1.572    -5.210/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.571    -5.210/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.588    -5.210/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.210/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.571    -5.210/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.573    -5.210/*        0.127/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.571    -5.210/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.572    -5.210/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.587    -5.209/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.572    -5.209/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(R)	3.142    -5.209/*        -0.242/*        cpu0/myregFile/regfile_ram_reg_5__6_/D    1
clk(R)->clk(R)	3.638    */-5.209        */-0.738        cpu1/myregFile/regfile_ram_reg_0__24_/D    1
clk(R)->clk(R)	2.908    -5.208/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_16__6_/D    1
clk(R)->clk(F)	1.570    -5.208/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.571    -5.208/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.572    -5.208/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.572    -5.208/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(R)	3.560    */-5.207        */-0.660        cpu0/myregFile/regfile_ram_reg_0__22_/D    1
clk(R)->clk(F)	1.572    -5.207/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(F)	1.571    -5.207/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.570    -5.207/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.571    -5.207/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.572    -5.207/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(R)	3.556    */-5.206        */-0.656        cpu0/myregFile/regfile_ram_reg_0__21_/D    1
clk(R)->clk(F)	1.581    -5.206/*        0.119/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.570    -5.206/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.570    -5.206/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.587    -5.206/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.570    -5.206/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.570    -5.206/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.583    -5.206/*        0.117/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.572    -5.206/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(F)	1.571    -5.206/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.205/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.571    -5.205/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.570    -5.205/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.205/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.571    -5.205/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(F)	1.570    -5.205/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.571    -5.205/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(R)	3.560    */-5.204        */-0.660        cpu0/myregFile/regfile_ram_reg_0__20_/D    1
clk(R)->clk(F)	1.570    -5.204/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.571    -5.204/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.571    -5.204/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.570    -5.204/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -5.204/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.571    -5.203/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.571    -5.203/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.570    -5.203/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.570    -5.203/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -5.203/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.572    -5.203/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.570    -5.203/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.570    -5.203/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.571    -5.203/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.583    -5.203/*        0.117/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.573    -5.203/*        0.127/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.586    -5.203/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(R)	3.640    */-5.202        */-0.740        cpu1/myregFile/regfile_ram_reg_0__30_/D    1
clk(R)->clk(F)	1.570    -5.202/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.573    -5.202/*        0.127/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.572    -5.202/*        0.128/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.571    -5.202/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.584    -5.202/*        0.116/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.571    -5.201/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.571    -5.201/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.571    -5.201/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -5.201/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.586    -5.201/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.571    -5.201/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.570    -5.200/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -5.200/*        0.129/*         nr/router_ring/r4/cwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(F)	1.571    -5.200/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.571    -5.200/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(R)	2.894    -5.200/*        0.006/*         cpu2/myregFile/regfile_ram_reg_14__7_/D    1
clk(R)->clk(F)	1.570    -5.199/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(R)	3.561    */-5.198        */-0.661        cpu0/myregFile/regfile_ram_reg_0__18_/D    1
clk(R)->clk(F)	1.571    -5.198/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.584    -5.198/*        0.116/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.570    -5.198/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.570    -5.198/*        0.130/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.587    -5.198/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(R)	3.647    */-5.197        */-0.747        cpu1/myregFile/regfile_ram_reg_0__10_/D    1
clk(R)->clk(F)	1.586    -5.197/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.584    -5.197/*        0.116/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.585    -5.197/*        0.115/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.572    -5.196/*        0.128/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.587    -5.196/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(R)	2.889    -5.195/*        0.011/*         cpu2/myregFile/regfile_ram_reg_2__7_/D    1
clk(R)->clk(F)	1.584    -5.194/*        0.116/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.586    -5.192/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.571    -5.192/*        0.129/*         nr/router_ring/r4/cwo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.588    -5.192/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.587    -5.192/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.588    -5.192/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(R)	3.642    */-5.192        */-0.742        cpu1/myregFile/regfile_ram_reg_0__26_/D    1
clk(R)->clk(R)	3.640    */-5.192        */-0.740        cpu1/myregFile/regfile_ram_reg_0__27_/D    1
clk(R)->clk(F)	1.584    -5.191/*        0.116/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.587    -5.191/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.573    -5.190/*        0.127/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.587    -5.189/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.585    -5.188/*        0.115/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.587    -5.188/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(R)	3.646    */-5.188        */-0.746        cpu1/myregFile/regfile_ram_reg_0__14_/D    1
clk(R)->clk(R)	2.898    -5.187/*        0.002/*         cpu2/myregFile/regfile_ram_reg_2__6_/D    1
clk(R)->clk(F)	1.587    -5.187/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(R)	3.681    */-5.187        */-0.781        cpu2/myregFile/regfile_ram_reg_31__49_/D    1
clk(R)->clk(F)	1.574    -5.186/*        0.126/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.588    -5.186/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(R)	2.908    -5.186/*        -0.008/*        cpu2/myregFile/regfile_ram_reg_14__6_/D    1
clk(R)->clk(F)	1.574    -5.185/*        0.126/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.588    -5.185/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.588    -5.185/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(R)	3.642    */-5.184        */-0.742        cpu1/myregFile/regfile_ram_reg_0__28_/D    1
clk(R)->clk(F)	1.587    -5.184/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.588    -5.184/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.588    -5.183/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.586    -5.182/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.586    -5.182/*        0.114/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(R)	3.131    -5.182/*        -0.231/*        cpu0/myregFile/regfile_ram_reg_30__7_/D    1
clk(R)->clk(R)	3.134    -5.182/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_26__6_/D    1
clk(R)->clk(F)	1.588    -5.180/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(R)	3.691    */-5.180        */-0.791        cpu2/myregFile/regfile_ram_reg_31__51_/D    1
clk(R)->clk(R)	3.559    */-5.180        */-0.659        cpu0/myregFile/regfile_ram_reg_0__15_/D    1
clk(R)->clk(F)	1.576    -5.179/*        0.124/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(R)	3.690    */-5.179        */-0.790        cpu2/myregFile/regfile_ram_reg_31__39_/D    1
clk(R)->clk(R)	3.684    */-5.179        */-0.784        cpu2/myregFile/regfile_ram_reg_31__52_/D    1
clk(R)->clk(F)	1.588    -5.178/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.588    -5.177/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(R)	3.561    */-5.177        */-0.661        cpu0/myregFile/regfile_ram_reg_0__0_/D    1
clk(R)->clk(R)	3.555    */-5.176        */-0.655        cpu0/myregFile/regfile_ram_reg_0__12_/D    1
clk(R)->clk(R)	3.128    -5.176/*        -0.228/*        cpu0/myregFile/regfile_ram_reg_24__7_/D    1
clk(R)->clk(F)	1.587    -5.176/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.587    -5.175/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(R)	3.683    */-5.175        */-0.783        cpu2/myregFile/regfile_ram_reg_31__34_/D    1
clk(R)->clk(R)	3.138    -5.175/*        -0.238/*        cpu0/myregFile/regfile_ram_reg_30__6_/D    1
clk(R)->clk(R)	3.557    */-5.174        */-0.657        cpu0/myregFile/regfile_ram_reg_0__11_/D    1
clk(R)->clk(R)	3.683    */-5.173        */-0.783        cpu2/myregFile/regfile_ram_reg_31__37_/D    1
clk(R)->clk(R)	3.560    */-5.172        */-0.660        cpu0/myregFile/regfile_ram_reg_0__16_/D    1
clk(R)->clk(F)	1.576    -5.172/*        0.124/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(R)	3.148    -5.171/*        -0.248/*        cpu0/myregFile/regfile_ram_reg_26__7_/D    1
clk(R)->clk(F)	1.576    -5.171/*        0.124/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.588    -5.170/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.579    -5.168/*        0.121/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.576    -5.168/*        0.124/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.577    -5.168/*        0.123/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(R)	3.134    -5.168/*        -0.234/*        cpu0/myregFile/regfile_ram_reg_24__6_/D    1
clk(R)->clk(F)	1.589    -5.167/*        0.111/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.587    -5.167/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(R)	3.637    */-5.166        */-0.737        cpu1/myregFile/regfile_ram_reg_0__23_/D    1
clk(R)->clk(F)	1.578    -5.166/*        0.122/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.587    -5.164/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.577    -5.164/*        0.123/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.578    -5.163/*        0.122/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(R)	3.560    */-5.163        */-0.660        cpu0/myregFile/regfile_ram_reg_0__3_/D    1
clk(R)->clk(F)	1.589    -5.163/*        0.111/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.588    -5.162/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.638    */-5.161        */-0.738        cpu1/myregFile/regfile_ram_reg_0__17_/D    1
clk(R)->clk(R)	3.646    */-5.161        */-0.746        cpu1/myregFile/regfile_ram_reg_0__25_/D    1
clk(R)->clk(F)	1.581    -5.159/*        0.119/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.582    -5.158/*        0.118/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.582    -5.158/*        0.118/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.587    -5.158/*        0.113/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.582    -5.157/*        0.118/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(R)	3.638    */-5.157        */-0.738        cpu1/myregFile/regfile_ram_reg_0__1_/D    1
clk(R)->clk(R)	3.679    */-5.157        */-0.779        cpu2/myregFile/regfile_ram_reg_31__54_/D    1
clk(R)->clk(R)	3.692    */-5.157        */-0.792        cpu2/myregFile/regfile_ram_reg_31__33_/D    1
clk(R)->clk(R)	3.559    */-5.156        */-0.659        cpu0/myregFile/regfile_ram_reg_0__4_/D    1
clk(R)->clk(F)	1.583    -5.155/*        0.117/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.582    -5.154/*        0.118/*         nr/router_ring/r4/cwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(R)	3.677    */-5.154        */-0.777        cpu2/myregFile/regfile_ram_reg_31__53_/D    1
clk(R)->clk(F)	1.589    -5.153/*        0.111/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(R)	3.566    */-5.153        */-0.666        cpu0/myregFile/regfile_ram_reg_0__51_/D    1
clk(R)->clk(F)	1.589    -5.151/*        0.111/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.589    -5.150/*        0.111/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.590    -5.148/*        0.110/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(R)	3.678    */-5.148        */-0.778        cpu2/myregFile/regfile_ram_reg_31__48_/D    1
clk(R)->clk(R)	3.693    */-5.148        */-0.793        cpu2/myregFile/regfile_ram_reg_31__32_/D    1
clk(R)->clk(R)	3.639    */-5.147        */-0.739        cpu1/myregFile/regfile_ram_reg_0__22_/D    1
clk(R)->clk(R)	3.561    */-5.146        */-0.661        cpu0/myregFile/regfile_ram_reg_0__13_/D    1
clk(R)->clk(R)	3.560    */-5.146        */-0.660        cpu0/myregFile/regfile_ram_reg_0__8_/D    1
clk(R)->clk(R)	3.559    */-5.145        */-0.659        cpu0/myregFile/regfile_ram_reg_0__1_/D    1
clk(R)->clk(R)	3.683    */-5.144        */-0.783        cpu2/myregFile/regfile_ram_reg_31__50_/D    1
clk(R)->clk(R)	3.560    */-5.143        */-0.660        cpu0/myregFile/regfile_ram_reg_0__5_/D    1
clk(R)->clk(R)	3.562    */-5.143        */-0.662        cpu0/myregFile/regfile_ram_reg_0__14_/D    1
clk(R)->clk(F)	1.588    -5.142/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(R)	3.680    */-5.142        */-0.780        cpu2/myregFile/regfile_ram_reg_31__35_/D    1
clk(R)->clk(F)	1.590    -5.141/*        0.110/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(R)	3.559    */-5.140        */-0.659        cpu0/myregFile/regfile_ram_reg_0__9_/D    1
clk(R)->clk(F)	1.590    -5.138/*        0.110/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(R)	3.560    */-5.138        */-0.660        cpu0/myregFile/regfile_ram_reg_0__10_/D    1
clk(R)->clk(F)	1.573    -5.136/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_15_/D    1
clk(R)->clk(F)	1.572    -5.135/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_9_/D    1
clk(R)->clk(F)	1.590    -5.135/*        0.110/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(R)	3.681    */-5.134        */-0.781        cpu2/myregFile/regfile_ram_reg_31__38_/D    1
clk(R)->clk(R)	3.564    */-5.134        */-0.664        cpu0/myregFile/regfile_ram_reg_0__37_/D    1
clk(R)->clk(R)	3.566    */-5.134        */-0.666        cpu0/myregFile/regfile_ram_reg_0__39_/D    1
clk(R)->clk(F)	1.588    -5.132/*        0.112/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.587    -5.130/*        0.113/*         nr/router_ring/r4/ccwo/ccwdo_reg_22_/D    1
clk(R)->clk(F)	1.572    -5.130/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_48_/D    1
clk(R)->clk(F)	1.587    -5.130/*        0.113/*         nr/router_ring/r4/ccwo/ccwdo_reg_18_/D    1
clk(R)->clk(F)	1.590    -5.129/*        0.110/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(R)	3.638    */-5.129        */-0.738        cpu1/myregFile/regfile_ram_reg_0__21_/D    1
clk(R)->clk(F)	1.588    -5.127/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_40_/D    1
clk(R)->clk(F)	1.586    -5.126/*        0.114/*         nr/router_ring/r4/ccwo/ccwdo_reg_4_/D    1
clk(R)->clk(F)	1.588    -5.125/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_6_/D    1
clk(R)->clk(F)	1.591    -5.125/*        0.109/*         nr/router_ring/r4/cwo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.571    -5.123/*        0.129/*         nr/router_ring/r4/ccwo/ccwdo_reg_54_/D    1
clk(R)->clk(F)	1.588    -5.123/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_5_/D    1
clk(R)->clk(R)	3.684    */-5.122        */-0.784        cpu2/myregFile/regfile_ram_reg_31__36_/D    1
clk(R)->clk(F)	1.572    -5.122/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_49_/D    1
clk(R)->clk(F)	1.589    -5.122/*        0.111/*         nr/router_ring/r4/ccwo/ccwdo_reg_11_/D    1
clk(R)->clk(F)	1.588    -5.121/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_12_/D    1
clk(R)->clk(F)	1.589    -5.121/*        0.111/*         nr/router_ring/r4/ccwo/ccwdo_reg_26_/D    1
clk(R)->clk(F)	1.590    -5.120/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_14_/D    1
clk(R)->clk(F)	1.591    -5.119/*        0.109/*         nr/router_ring/r4/ccwo/ccwdo_reg_19_/D    1
clk(R)->clk(F)	1.590    -5.119/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_10_/D    1
clk(R)->clk(F)	1.572    -5.119/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_52_/D    1
clk(R)->clk(F)	1.587    -5.118/*        0.113/*         nr/router_ring/r4/ccwo/ccwdo_reg_8_/D    1
clk(R)->clk(F)	1.592    -5.118/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_20_/D    1
clk(R)->clk(F)	1.586    -5.117/*        0.114/*         nr/router_ring/r4/ccwo/ccwdo_reg_7_/D    1
clk(R)->clk(F)	1.592    -5.116/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_21_/D    1
clk(R)->clk(R)	3.646    */-5.116        */-0.746        cpu1/myregFile/regfile_ram_reg_0__31_/D    1
clk(R)->clk(F)	1.587    -5.116/*        0.113/*         nr/router_ring/r4/ccwo/ccwdo_reg_30_/D    1
clk(R)->clk(F)	1.592    -5.114/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_29_/D    1
clk(R)->clk(F)	1.572    -5.114/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_53_/D    1
clk(R)->clk(F)	1.572    -5.114/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_24_/D    1
clk(R)->clk(F)	1.592    -5.112/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_25_/D    1
clk(R)->clk(F)	1.572    -5.112/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_50_/D    1
clk(R)->clk(F)	1.588    -5.112/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_2_/D    1
clk(R)->clk(F)	1.572    -5.109/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_51_/D    1
clk(R)->clk(F)	1.588    -5.109/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_1_/D    1
clk(R)->clk(F)	1.579    -5.108/*        0.121/*         nr/router_ring/r4/ccwo/ccwdo_reg_0_/D    1
clk(R)->clk(F)	1.571    -5.106/*        0.129/*         nr/router_ring/r4/ccwo/ccwdo_reg_47_/D    1
clk(R)->clk(F)	1.572    -5.105/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_59_/D    1
clk(R)->clk(R)	3.583    */-5.104        */-0.683        cpu0/myregFile/regfile_ram_reg_0__6_/D    1
clk(R)->clk(F)	1.571    -5.104/*        0.129/*         nr/router_ring/r4/ccwo/ccwdo_reg_39_/D    1
clk(R)->clk(F)	1.572    -5.103/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_58_/D    1
clk(R)->clk(F)	1.590    -5.103/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_13_/D    1
clk(R)->clk(F)	1.573    -5.102/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_28_/D    1
clk(R)->clk(F)	1.573    -5.102/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_60_/D    1
clk(R)->clk(F)	1.572    -5.101/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_61_/D    1
clk(R)->clk(F)	1.572    -5.101/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_33_/D    1
clk(R)->clk(F)	1.572    -5.100/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_32_/D    1
clk(R)->clk(F)	1.582    -5.100/*        0.118/*         nr/router_ring/r4/ccwo/ccwdo_reg_3_/D    1
clk(R)->clk(F)	1.572    -5.099/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_34_/D    1
clk(R)->clk(R)	3.642    */-5.099        */-0.742        cpu1/myregFile/regfile_ram_reg_0__16_/D    1
clk(R)->clk(F)	1.592    -5.098/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_27_/D    1
clk(R)->clk(F)	1.573    -5.097/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_31_/D    1
clk(R)->clk(F)	1.572    -5.097/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_37_/D    1
clk(R)->clk(F)	1.572    -5.097/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_35_/D    1
clk(R)->clk(F)	1.571    -5.095/*        0.129/*         nr/router_ring/r4/ccwo/ccwdo_reg_57_/D    1
clk(R)->clk(F)	1.572    -5.095/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_36_/D    1
clk(R)->clk(F)	1.588    -5.095/*        0.112/*         nr/router_ring/r4/ccwo/ccwdo_reg_44_/D    1
clk(R)->clk(F)	1.587    -5.095/*        0.113/*         nr/router_ring/r4/ccwo/ccwdo_reg_43_/D    1
clk(R)->clk(F)	1.573    -5.092/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_38_/D    1
clk(R)->clk(F)	1.589    -5.091/*        0.111/*         nr/router_ring/r4/ccwo/ccwdo_reg_46_/D    1
clk(R)->clk(R)	3.641    */-5.091        */-0.741        cpu1/myregFile/regfile_ram_reg_0__3_/D    1
clk(R)->clk(F)	1.590    -5.090/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_16_/D    1
clk(R)->clk(F)	1.592    -5.089/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_17_/D    1
clk(R)->clk(F)	1.590    -5.089/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_45_/D    1
clk(R)->clk(F)	1.572    -5.089/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_63_/D    1
clk(R)->clk(F)	1.590    -5.088/*        0.110/*         nr/router_ring/r4/ccwo/ccwdo_reg_42_/D    1
clk(R)->clk(F)	1.592    -5.087/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_41_/D    1
clk(R)->clk(R)	3.644    */-5.087        */-0.744        cpu1/myregFile/regfile_ram_reg_0__18_/D    1
clk(R)->clk(F)	1.592    -5.087/*        0.108/*         nr/router_ring/r4/ccwo/ccwdo_reg_23_/D    1
clk(R)->clk(F)	1.572    -5.085/*        0.128/*         nr/router_ring/r4/ccwo/ccwdo_reg_56_/D    1
clk(R)->clk(R)	3.573    -5.081/*        -0.673/*        cpu2/myregFile/regfile_ram_reg_31__60_/D    1
clk(R)->clk(F)	1.573    -5.079/*        0.127/*         nr/router_ring/r4/ccwo/ccwdo_reg_62_/D    1
clk(R)->clk(R)	3.585    */-5.075        */-0.685        cpu0/myregFile/regfile_ram_reg_0__7_/D    1
clk(R)->clk(R)	3.686    */-5.073        */-0.786        cpu2/myregFile/regfile_ram_reg_31__61_/D    1
clk(R)->clk(R)	3.690    */-5.067        */-0.790        cpu2/myregFile/regfile_ram_reg_31__46_/D    1
clk(R)->clk(R)	3.646    */-5.065        */-0.746        cpu1/myregFile/regfile_ram_reg_0__2_/D    1
clk(R)->clk(R)	3.646    */-5.063        */-0.746        cpu1/myregFile/regfile_ram_reg_0__5_/D    1
clk(R)->clk(R)	3.691    */-5.060        */-0.791        cpu2/myregFile/regfile_ram_reg_31__62_/D    1
clk(R)->clk(R)	3.697    */-5.060        */-0.797        cpu2/myregFile/regfile_ram_reg_31__40_/D    1
clk(R)->clk(R)	3.693    */-5.055        */-0.793        cpu2/myregFile/regfile_ram_reg_31__43_/D    1
clk(R)->clk(R)	3.647    */-5.052        */-0.747        cpu1/myregFile/regfile_ram_reg_0__4_/D    1
clk(R)->clk(R)	3.693    */-5.050        */-0.793        cpu2/myregFile/regfile_ram_reg_31__47_/D    1
clk(R)->clk(R)	3.691    */-5.050        */-0.791        cpu2/myregFile/regfile_ram_reg_31__58_/D    1
clk(R)->clk(R)	3.646    */-5.048        */-0.746        cpu1/myregFile/regfile_ram_reg_0__20_/D    1
clk(R)->clk(F)	1.575    -5.043/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.575    -5.043/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.575    -5.043/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.575    -5.043/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.576    -5.042/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.575    -5.042/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.575    -5.041/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_18_/D    1
clk(R)->clk(R)	3.678    */-5.041        */-0.778        cpu2/myregFile/regfile_ram_reg_31__56_/D    1
clk(R)->clk(F)	1.576    -5.041/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.576    -5.041/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.575    -5.041/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_22_/D    1
clk(R)->clk(R)	3.693    */-5.041        */-0.793        cpu2/myregFile/regfile_ram_reg_31__59_/D    1
clk(R)->clk(F)	1.575    -5.040/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.576    -5.039/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_17_/D    1
clk(R)->clk(R)	3.587    */-5.038        */-0.687        cpu0/myregFile/regfile_ram_reg_0__31_/D    1
clk(R)->clk(F)	1.576    -5.038/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.575    -5.037/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_41_/D    1
clk(R)->clk(R)	3.561    */-5.036        */-0.661        cpu0/myregFile/regfile_ram_reg_0__27_/D    1
clk(R)->clk(F)	1.576    -5.035/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_26_/D    1
clk(R)->clk(R)	3.650    */-5.034        */-0.750        cpu1/myregFile/regfile_ram_reg_0__19_/D    1
clk(R)->clk(F)	1.575    -5.033/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_3_/D    1
clk(R)->clk(R)	3.646    */-5.033        */-0.746        cpu1/myregFile/regfile_ram_reg_0__7_/D    1
clk(R)->clk(F)	1.576    -5.033/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_30_/D    1
clk(R)->clk(R)	3.694    */-5.033        */-0.794        cpu2/myregFile/regfile_ram_reg_31__44_/D    1
clk(R)->clk(F)	1.576    -5.033/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.575    -5.032/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_44_/D    1
clk(R)->clk(R)	3.648    */-5.032        */-0.748        cpu1/myregFile/regfile_ram_reg_0__0_/D    1
clk(R)->clk(F)	1.575    -5.031/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.576    -5.029/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.576    -5.029/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_46_/D    1
clk(R)->clk(R)	3.563    */-5.029        */-0.663        cpu0/myregFile/regfile_ram_reg_0__58_/D    1
clk(R)->clk(F)	1.576    -5.028/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.575    -5.028/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.576    -5.027/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_45_/D    1
clk(R)->clk(R)	3.562    */-5.027        */-0.662        cpu0/myregFile/regfile_ram_reg_0__26_/D    1
clk(R)->clk(F)	1.575    -5.027/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.576    -5.025/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.576    -5.023/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_59_/D    1
clk(R)->clk(R)	3.588    */-5.018        */-0.688        cpu0/myregFile/regfile_ram_reg_0__24_/D    1
clk(R)->clk(R)	3.585    */-5.018        */-0.685        cpu0/myregFile/regfile_ram_reg_0__29_/D    1
clk(R)->clk(R)	3.688    */-5.018        */-0.788        cpu2/myregFile/regfile_ram_reg_31__42_/D    1
clk(R)->clk(R)	3.563    */-5.017        */-0.663        cpu0/myregFile/regfile_ram_reg_0__62_/D    1
clk(R)->clk(R)	3.688    */-5.017        */-0.788        cpu2/myregFile/regfile_ram_reg_31__45_/D    1
clk(R)->clk(F)	1.576    -5.016/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_60_/D    1
clk(R)->clk(R)	3.648    */-5.015        */-0.748        cpu1/myregFile/regfile_ram_reg_0__6_/D    1
clk(R)->clk(R)	3.679    */-5.015        */-0.779        cpu2/myregFile/regfile_ram_reg_31__1_/D    1
clk(R)->clk(F)	1.576    -5.014/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.575    -5.014/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_11_/D    1
clk(R)->clk(R)	3.587    */-5.014        */-0.687        cpu0/myregFile/regfile_ram_reg_0__25_/D    1
clk(R)->clk(R)	3.583    -5.013/*        -0.683/*        cpu2/myregFile/regfile_ram_reg_31__18_/D    1
clk(R)->clk(R)	3.589    -5.013/*        -0.689/*        cpu2/myregFile/regfile_ram_reg_31__19_/D    1
clk(R)->clk(R)	3.588    -5.010/*        -0.688/*        cpu2/myregFile/regfile_ram_reg_31__22_/D    1
clk(R)->clk(R)	3.577    -5.010/*        -0.677/*        cpu2/myregFile/regfile_ram_reg_31__21_/D    1
clk(R)->clk(R)	3.689    */-5.008        */-0.789        cpu2/myregFile/regfile_ram_reg_31__57_/D    1
clk(R)->clk(R)	3.689    */-5.008        */-0.789        cpu2/myregFile/regfile_ram_reg_31__41_/D    1
clk(R)->clk(R)	3.687    */-5.008        */-0.787        cpu2/myregFile/regfile_ram_reg_31__17_/D    1
clk(R)->clk(F)	1.576    -5.008/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.577    -5.008/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.576    -5.006/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_14_/D    1
clk(R)->clk(R)	3.689    */-5.005        */-0.789        cpu2/myregFile/regfile_ram_reg_31__20_/D    1
clk(R)->clk(R)	3.688    */-5.005        */-0.788        cpu2/myregFile/regfile_ram_reg_31__16_/D    1
clk(R)->clk(F)	1.575    -5.001/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.576    -5.001/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.570    -4.999/*        0.130/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_4_/D    1
clk(R)->clk(R)	3.589    */-4.999        */-0.689        cpu0/myregFile/regfile_ram_reg_0__28_/D    1
clk(R)->clk(F)	1.570    -4.999/*        0.130/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.570    -4.998/*        0.130/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.571    -4.997/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -4.996/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.576    -4.995/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.574    -4.994/*        0.126/*         nr/router_ring/r4/pei/data_out_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -4.994/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.577    -4.991/*        0.123/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.578    -4.989/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.579    -4.988/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.579    -4.988/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.578    -4.987/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.579    -4.987/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.577    -4.987/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.578    -4.987/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.579    -4.986/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.578    -4.986/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.578    -4.986/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_26_/D    1
clk(R)->clk(R)	3.572    */-4.986        */-0.672        cpu0/myregFile/regfile_ram_reg_0__41_/D    1
clk(R)->clk(R)	3.688    */-4.986        */-0.788        cpu2/myregFile/regfile_ram_reg_31__5_/D    1
clk(R)->clk(F)	1.578    -4.985/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.580    -4.984/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.580    -4.984/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.578    -4.983/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.577    -4.983/*        0.123/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.578    -4.982/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.571    -4.982/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.578    -4.982/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.578    -4.982/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_43_/D    1
clk(R)->clk(R)	3.566    */-4.981        */-0.666        cpu0/myregFile/regfile_ram_reg_0__63_/D    1
clk(R)->clk(F)	1.577    -4.980/*        0.123/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.578    -4.980/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.577    -4.978/*        0.123/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.580    -4.977/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.576    -4.977/*        0.124/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.577    -4.976/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_27_/D    1
clk(R)->clk(R)	3.569    */-4.976        */-0.669        cpu0/myregFile/regfile_ram_reg_0__44_/D    1
clk(R)->clk(F)	1.577    -4.976/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.577    -4.975/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.571    -4.975/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.578    -4.973/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_15_/D    1
clk(R)->clk(R)	3.569    */-4.973        */-0.669        cpu0/myregFile/regfile_ram_reg_0__54_/D    1
clk(R)->clk(R)	3.574    */-4.972        */-0.674        cpu0/myregFile/regfile_ram_reg_0__47_/D    1
clk(R)->clk(R)	3.572    */-4.971        */-0.672        cpu0/myregFile/regfile_ram_reg_0__45_/D    1
clk(R)->clk(F)	1.577    -4.971/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_50_/D    1
clk(R)->clk(R)	3.567    */-4.971        */-0.667        cpu0/myregFile/regfile_ram_reg_0__61_/D    1
clk(R)->clk(F)	1.578    -4.971/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_14_/D    1
clk(R)->clk(R)	3.571    */-4.971        */-0.671        cpu0/myregFile/regfile_ram_reg_0__53_/D    1
clk(R)->clk(R)	3.589    */-4.969        */-0.689        cpu0/myregFile/regfile_ram_reg_0__30_/D    1
clk(R)->clk(F)	1.577    -4.968/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_54_/D    1
clk(R)->clk(R)	3.696    */-4.966        */-0.796        cpu2/myregFile/regfile_ram_reg_31__3_/D    1
clk(R)->clk(F)	1.577    -4.966/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.577    -4.964/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.579    -4.964/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.577    -4.964/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.579    -4.964/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.577    -4.963/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.578    -4.962/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.572    -4.962/*        0.128/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.577    -4.961/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_56_/D    1
clk(R)->clk(F)	1.571    -4.961/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -4.961/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -4.961/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -4.961/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -4.960/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -4.960/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.572    -4.959/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.578    -4.958/*        0.122/*         nr/router_ring/r4/pei/data_out_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.571    -4.958/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.572    -4.958/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.580    -4.958/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.571    -4.958/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.571    -4.958/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.571    -4.958/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.572    -4.957/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -4.957/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.572    -4.957/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -4.957/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -4.957/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.572    -4.957/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -4.957/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.572    -4.957/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_4_/D    1
clk(R)->clk(R)	3.692    */-4.957        */-0.792        cpu2/myregFile/regfile_ram_reg_31__0_/D    1
clk(R)->clk(F)	1.571    -4.957/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.572    -4.956/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -4.956/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -4.956/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.571    -4.956/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -4.955/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.580    -4.955/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.571    -4.955/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.575    -4.955/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.576    -4.955/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.954/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.954/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.575    -4.954/*        0.125/*         nr/router_ring/r4/pei/data_out_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.572    -4.954/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.577    -4.954/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.570    -4.953/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.577    -4.953/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.570    -4.953/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.577    -4.953/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.953/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -4.952/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.578    -4.952/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.576    -4.952/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.571    -4.952/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.571    -4.952/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.570    -4.952/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.570    -4.952/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -4.952/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.570    -4.951/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.571    -4.951/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.571    -4.951/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.571    -4.951/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -4.951/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.572    -4.951/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.572    -4.951/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.577    -4.950/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.571    -4.950/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.576    -4.950/*        0.124/*         nr/router_ring/r4/pei/data_out_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.572    -4.950/*        0.128/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_33_/D    1
clk(R)->clk(R)	3.570    */-4.950        */-0.670        cpu0/myregFile/regfile_ram_reg_0__60_/D    1
clk(R)->clk(F)	1.571    -4.950/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -4.950/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.572    -4.950/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.577    -4.949/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.577    -4.949/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_63_/D    1
clk(R)->clk(R)	3.692    */-4.949        */-0.792        cpu2/myregFile/regfile_ram_reg_0__1_/D    1
clk(R)->clk(F)	1.572    -4.949/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.577    -4.949/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.572    -4.949/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.572    -4.948/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.571    -4.948/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.948/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.571    -4.947/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.577    -4.947/*        0.123/*         nr/router_ring/r4/pei/data_out_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.571    -4.947/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.572    -4.947/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.572    -4.947/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -4.947/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -4.946/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.946/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -4.946/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.946/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_46_/D    1
clk(R)->clk(R)	3.566    */-4.946        */-0.666        cpu0/myregFile/regfile_ram_reg_0__32_/D    1
clk(R)->clk(F)	1.572    -4.946/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.572    -4.946/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.572    -4.945/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.571    -4.945/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.571    -4.944/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.571    -4.944/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.572    -4.944/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -4.944/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -4.944/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.571    -4.944/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -4.943/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -4.943/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -4.942/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -4.942/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_2_/D    1
clk(R)->clk(R)	3.588    */-4.942        */-0.688        cpu0/myregFile/regfile_ram_reg_0__43_/D    1
clk(R)->clk(F)	1.570    -4.942/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.571    -4.942/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.571    -4.941/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -4.941/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -4.941/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.571    -4.941/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.571    -4.940/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_37_/D    1
clk(R)->clk(R)	3.570    */-4.940        */-0.670        cpu0/myregFile/regfile_ram_reg_0__33_/D    1
clk(R)->clk(R)	3.586    */-4.940        */-0.686        cpu0/myregFile/regfile_ram_reg_0__40_/D    1
clk(R)->clk(F)	1.571    -4.939/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.571    -4.939/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -4.939/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.939/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.571    -4.939/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.571    -4.938/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_57_/D    1
clk(R)->clk(R)	2.843    */-4.938        */0.057         cpu0/myIF_ID/ID_immediate_reg_11_/D    1
clk(R)->clk(F)	1.571    -4.938/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.572    -4.938/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.571    -4.937/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -4.937/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_50_/D    1
clk(R)->clk(R)	3.570    */-4.937        */-0.670        cpu0/myregFile/regfile_ram_reg_0__38_/D    1
clk(R)->clk(F)	1.570    -4.937/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_27_/D    1
clk(R)->clk(R)	3.571    */-4.936        */-0.671        cpu0/myregFile/regfile_ram_reg_0__50_/D    1
clk(R)->clk(F)	1.579    -4.936/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_13_/D    1
clk(R)->clk(R)	2.843    */-4.936        */0.057         cpu0/myIF_ID/ID_immediate_reg_4_/D    1
clk(R)->clk(F)	1.571    -4.936/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.572    -4.935/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.570    -4.935/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_13_/D    1
clk(R)->clk(R)	3.696    */-4.935        */-0.796        cpu2/myregFile/regfile_ram_reg_31__4_/D    1
clk(R)->clk(F)	1.571    -4.935/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.572    -4.935/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.571    -4.934/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_13_/D    1
clk(R)->clk(R)	2.843    */-4.934        */0.057         cpu0/myIF_ID/ID_immediate_reg_8_/D    1
clk(R)->clk(F)	1.570    -4.934/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.571    -4.934/*        0.129/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.579    -4.933/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.571    -4.933/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.580    -4.933/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_28_/D    1
clk(R)->clk(R)	2.843    */-4.933        */0.057         cpu0/myIF_ID/ID_immediate_reg_9_/D    1
clk(R)->clk(R)	2.843    */-4.933        */0.057         cpu0/myIF_ID/ID_immediate_reg_10_/D    1
clk(R)->clk(F)	1.572    -4.932/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -4.932/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.570    -4.931/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_28_/D    1
clk(R)->clk(R)	2.843    */-4.931        */0.057         cpu0/myIF_ID/ID_immediate_reg_12_/D    1
clk(R)->clk(R)	2.844    */-4.931        */0.056         cpu0/myIF_ID/ID_immediate_reg_13_/D    1
clk(R)->clk(R)	2.844    */-4.931        */0.056         cpu0/myIF_ID/ID_immediate_reg_7_/D    1
clk(R)->clk(F)	1.572    -4.931/*        0.128/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_55_/D    1
clk(R)->clk(R)	3.700    */-4.930        */-0.800        cpu2/myregFile/regfile_ram_reg_31__2_/D    1
clk(R)->clk(F)	1.571    -4.930/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_35_/D    1
clk(R)->clk(R)	2.844    */-4.930        */0.056         cpu0/myIF_ID/ID_immediate_reg_6_/D    1
clk(R)->clk(F)	1.570    -4.929/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.570    -4.929/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -4.929/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.571    -4.929/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.571    -4.929/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.570    -4.929/*        0.130/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_55_/D    1
clk(R)->clk(R)	2.843    */-4.929        */0.057         cpu0/myIF_ID/ID_immediate_reg_3_/D    1
clk(R)->clk(F)	1.571    -4.928/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_38_/D    1
clk(R)->clk(R)	2.844    */-4.928        */0.056         cpu0/myIF_ID/ID_immediate_reg_5_/D    1
clk(R)->clk(R)	2.843    */-4.928        */0.057         cpu0/myIF_ID/ID_immediate_reg_14_/D    1
clk(R)->clk(R)	2.844    */-4.928        */0.056         cpu0/myIF_ID/ID_immediate_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.928        */0.057         cpu0/myIF_ID/ID_immediate_reg_15_/D    1
clk(R)->clk(F)	1.571    -4.927/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -4.926/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_54_/D    1
clk(R)->clk(R)	2.843    */-4.926        */0.057         cpu0/myIF_ID/ID_immediate_reg_1_/D    1
clk(R)->clk(F)	1.571    -4.926/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.579    -4.925/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_53_/D    1
clk(R)->clk(R)	3.572    */-4.925        */-0.672        cpu0/myregFile/regfile_ram_reg_0__35_/D    1
clk(R)->clk(R)	2.843    */-4.924        */0.057         cpu0/myIF_ID/ID_immediate_reg_0_/D    1
clk(R)->clk(R)	2.843    */-4.924        */0.057         cpu0/myIF_ID/ID_instr_type_reg_5_/D    1
clk(R)->clk(F)	1.571    -4.924/*        0.129/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_28_/D    1
clk(R)->clk(R)	2.843    */-4.923        */0.057         cpu0/myIF_ID/ID_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.843    */-4.923        */0.057         cpu0/myIF_ID/ID_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.844    */-4.922        */0.056         cpu0/myIF_ID/ID_instr_type_reg_2_/D    1
clk(R)->clk(F)	1.580    -4.921/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.579    -4.921/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_54_/D    1
clk(R)->clk(R)	3.691    */-4.920        */-0.791        cpu2/myregFile/regfile_ram_reg_0__23_/D    1
clk(R)->clk(R)	3.587    */-4.919        */-0.687        cpu0/myregFile/regfile_ram_reg_0__42_/D    1
clk(R)->clk(F)	1.578    -4.918/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_37_/D    1
clk(R)->clk(R)	3.571    */-4.917        */-0.671        cpu0/myregFile/regfile_ram_reg_0__36_/D    1
clk(R)->clk(F)	1.578    -4.917/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.579    -4.915/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.579    -4.913/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.637    -4.913/*        0.063/*         nr/router_ring/r4/pei/data_out_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.580    -4.912/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.580    -4.910/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.637    -4.909/*        0.063/*         nr/router_ring/r4/pei/data_out_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.580    -4.909/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.580    -4.908/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_49_/D    1
clk(R)->clk(R)	3.597    -4.905/*        -0.697/*        cpu2/myregFile/regfile_ram_reg_31__12_/D    1
clk(R)->clk(F)	1.578    -4.905/*        0.122/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.579    -4.902/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.580    -4.902/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_39_/D    1
clk(R)->clk(R)	3.600    -4.902/*        -0.700/*        cpu2/myregFile/regfile_ram_reg_31__13_/D    1
clk(R)->clk(F)	1.580    -4.902/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.579    -4.901/*        0.121/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.580    -4.900/*        0.120/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.581    -4.899/*        0.119/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_35_/D    1
clk(R)->clk(R)	3.002    */-4.897        */-0.102        nr/nic0/d_out_reg_63_/D    1
clk(R)->clk(R)	3.581    */-4.896        */-0.681        cpu0/myregFile/regfile_ram_reg_0__46_/D    1
clk(R)->clk(R)	3.609    -4.895/*        -0.709/*        cpu2/myregFile/regfile_ram_reg_31__14_/D    1
clk(R)->clk(R)	3.604    -4.894/*        -0.704/*        cpu2/myregFile/regfile_ram_reg_31__8_/D    1
clk(R)->clk(R)	3.695    */-4.893        */-0.795        cpu2/myregFile/regfile_ram_reg_0__21_/D    1
clk(R)->clk(R)	3.583    */-4.889        */-0.683        cpu0/myregFile/regfile_ram_reg_0__59_/D    1
clk(R)->clk(R)	3.585    -4.888/*        -0.685/*        cpu2/myregFile/regfile_ram_reg_31__29_/D    1
clk(R)->clk(R)	2.844    */-4.883        */0.056         cpu0/myIF_ID/ID_instr_type_reg_0_/D    1
clk(R)->clk(R)	3.586    */-4.882        */-0.686        cpu0/myregFile/regfile_ram_reg_0__57_/D    1
clk(R)->clk(R)	3.612    -4.881/*        -0.712/*        cpu2/myregFile/regfile_ram_reg_31__11_/D    1
clk(R)->clk(R)	3.595    -4.879/*        -0.695/*        cpu2/myregFile/regfile_ram_reg_31__27_/D    1
clk(R)->clk(R)	3.595    -4.875/*        -0.695/*        cpu2/myregFile/regfile_ram_reg_31__26_/D    1
clk(R)->clk(R)	3.597    -4.873/*        -0.697/*        cpu2/myregFile/regfile_ram_reg_31__24_/D    1
clk(R)->clk(R)	3.598    -4.872/*        -0.698/*        cpu2/myregFile/regfile_ram_reg_31__30_/D    1
clk(R)->clk(R)	3.614    -4.867/*        -0.714/*        cpu2/myregFile/regfile_ram_reg_31__9_/D    1
clk(R)->clk(R)	3.588    */-4.865        */-0.688        cpu0/myregFile/regfile_ram_reg_0__56_/D    1
clk(R)->clk(R)	3.622    -4.860/*        -0.722/*        cpu2/myregFile/regfile_ram_reg_31__10_/D    1
clk(R)->clk(R)	3.612    -4.856/*        -0.712/*        cpu2/myregFile/regfile_ram_reg_31__28_/D    1
clk(R)->clk(R)	3.700    */-4.856        */-0.800        cpu2/myregFile/regfile_ram_reg_0__19_/D    1
clk(R)->clk(F)	1.635    -4.854/*        0.065/*         nr/router_ring/r4/pei/data_out_even_cw_reg_62_/D    1
clk(R)->clk(R)	3.702    */-4.851        */-0.802        cpu2/myregFile/regfile_ram_reg_0__20_/D    1
clk(R)->clk(R)	3.701    */-4.848        */-0.801        cpu2/myregFile/regfile_ram_reg_0__17_/D    1
clk(R)->clk(R)	3.700    */-4.847        */-0.800        cpu2/myregFile/regfile_ram_reg_0__18_/D    1
clk(R)->clk(R)	3.614    -4.845/*        -0.714/*        cpu2/myregFile/regfile_ram_reg_31__25_/D    1
clk(R)->clk(R)	3.595    -4.844/*        -0.695/*        cpu2/myregFile/regfile_ram_reg_31__6_/D    1
clk(R)->clk(R)	2.790    */-4.844        */0.110         cpu0/myIF_ID/ID_opcode_reg_0_/D    1
clk(R)->clk(R)	3.701    */-4.843        */-0.801        cpu2/myregFile/regfile_ram_reg_0__5_/D    1
clk(R)->clk(R)	3.701    */-4.843        */-0.801        cpu2/myregFile/regfile_ram_reg_0__22_/D    1
clk(R)->clk(R)	2.791    */-4.842        */0.109         cpu0/myIF_ID/ID_opcode_reg_2_/D    1
clk(R)->clk(R)	2.792    */-4.842        */0.108         cpu0/myIF_ID/ID_ww_reg_0_/D    1
clk(R)->clk(R)	2.791    */-4.841        */0.109         cpu0/myIF_ID/ID_opcode_reg_4_/D    1
clk(R)->clk(R)	2.792    */-4.841        */0.108         cpu0/myIF_ID/ID_ww_reg_1_/D    1
clk(R)->clk(R)	2.793    */-4.840        */0.107         cpu0/myIF_ID/ID_opcode_reg_1_/D    1
clk(R)->clk(R)	2.793    */-4.840        */0.107         cpu0/myIF_ID/ID_opcode_reg_3_/D    1
clk(R)->clk(R)	2.793    */-4.839        */0.107         cpu0/myIF_ID/ID_opcode_reg_5_/D    1
clk(R)->clk(R)	2.791    */-4.837        */0.109         cpu0/myIF_ID/ID_ppp_reg_0_/D    1
clk(R)->clk(R)	2.791    */-4.837        */0.109         cpu0/myIF_ID/ID_ppp_reg_2_/D    1
clk(R)->clk(R)	2.792    */-4.834        */0.108         cpu0/myIF_ID/ID_ppp_reg_1_/D    1
clk(R)->clk(R)	3.704    */-4.833        */-0.804        cpu2/myregFile/regfile_ram_reg_0__0_/D    1
clk(R)->clk(R)	3.703    */-4.833        */-0.803        cpu2/myregFile/regfile_ram_reg_0__16_/D    1
clk(R)->clk(F)	1.635    -4.815/*        0.065/*         nr/router_ring/r4/pei/data_out_odd_cw_reg_62_/D    1
clk(R)->clk(R)	3.693    */-4.808        */-0.793        cpu2/myregFile/regfile_ram_reg_0__29_/D    1
clk(R)->clk(F)	1.574    -4.804/*        0.126/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.573    -4.802/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.573    -4.802/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.573    -4.802/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.572    -4.802/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(F)	1.572    -4.802/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(F)	1.572    -4.802/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(R)	3.707    */-4.802        */-0.807        cpu2/myregFile/regfile_ram_reg_0__25_/D    1
clk(R)->clk(F)	1.572    -4.801/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.573    -4.801/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.573    -4.800/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.572    -4.800/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(F)	1.572    -4.800/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(R)	3.692    */-4.800        */-0.792        cpu2/myregFile/regfile_ram_reg_0__56_/D    1
clk(R)->clk(F)	1.572    -4.799/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.573    -4.799/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(R)	3.710    */-4.797        */-0.810        cpu2/myregFile/regfile_ram_reg_0__4_/D    1
clk(R)->clk(F)	1.572    -4.797/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.572    -4.796/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(F)	1.572    -4.793/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(R)	3.698    */-4.791        */-0.798        cpu2/myregFile/regfile_ram_reg_0__26_/D    1
clk(R)->clk(F)	1.573    -4.790/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.572    -4.790/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.573    -4.790/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.572    -4.790/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(F)	1.572    -4.790/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.572    -4.789/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(F)	1.572    -4.787/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.573    -4.787/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.572    -4.786/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.571    -4.786/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.572    -4.786/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.572    -4.786/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(R)	3.708    */-4.786        */-0.808        cpu2/myregFile/regfile_ram_reg_0__3_/D    1
clk(R)->clk(F)	1.571    -4.786/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.572    -4.785/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.571    -4.785/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.571    -4.784/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.571    -4.784/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.572    -4.784/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.571    -4.784/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.571    -4.784/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.571    -4.783/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.571    -4.783/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.572    -4.782/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(F)	1.572    -4.782/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.573    -4.782/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.571    -4.779/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.571    -4.779/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.572    -4.778/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.572    -4.777/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.572    -4.777/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.573    -4.776/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.572    -4.775/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(F)	1.572    -4.775/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.572    -4.775/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(F)	1.573    -4.775/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.571    -4.774/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.574    -4.774/*        0.126/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.572    -4.774/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.774/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.572    -4.773/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(F)	1.571    -4.773/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.573    -4.773/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.572    -4.773/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.572    -4.773/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -4.773/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.573    -4.772/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.572    -4.771/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.572    -4.771/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.573    -4.771/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.572    -4.770/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(R)	3.691    */-4.770        */-0.791        cpu2/myregFile/regfile_ram_reg_0__60_/D    1
clk(R)->clk(F)	1.573    -4.770/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.571    -4.770/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.572    -4.770/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.572    -4.769/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(R)	3.699    */-4.769        */-0.799        cpu2/myregFile/regfile_ram_reg_0__30_/D    1
clk(R)->clk(R)	3.699    */-4.768        */-0.799        cpu2/myregFile/regfile_ram_reg_0__24_/D    1
clk(R)->clk(F)	1.572    -4.768/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.572    -4.768/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(F)	1.572    -4.767/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.573    -4.767/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.572    -4.767/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.573    -4.765/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.572    -4.765/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(F)	1.572    -4.764/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.572    -4.763/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.572    -4.763/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.572    -4.763/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -4.763/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.571    -4.763/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.572    -4.762/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.572    -4.762/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.571    -4.762/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.571    -4.762/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.571    -4.762/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.573    -4.762/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.571    -4.761/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.571    -4.761/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.570    -4.761/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -4.760/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.570    -4.760/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.571    -4.760/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.760/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.573    -4.760/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.571    -4.759/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.572    -4.759/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.573    -4.759/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.571    -4.759/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(R)	3.700    */-4.759        */-0.800        cpu2/myregFile/regfile_ram_reg_0__27_/D    1
clk(R)->clk(F)	1.573    -4.759/*        0.127/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.571    -4.759/*        0.129/*         nr/router_ring/r4/peo/pedo_reg_49_/D    1
clk(R)->clk(F)	1.570    -4.758/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.570    -4.758/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -4.758/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.570    -4.758/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.572    -4.758/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.570    -4.758/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.570    -4.758/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.578    -4.758/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.571    -4.758/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.570    -4.757/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.570    -4.757/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.570    -4.757/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.572    -4.757/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.571    -4.757/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.572    -4.757/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.570    -4.757/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.571    -4.757/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.578    -4.757/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.572    -4.757/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.572    -4.757/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.570    -4.756/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -4.756/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.578    -4.756/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.570    -4.756/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.570    -4.756/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.572    -4.756/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.570    -4.756/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -4.756/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.572    -4.756/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(F)	1.579    -4.755/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.570    -4.755/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.579    -4.755/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.578    -4.755/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -4.755/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.571    -4.755/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.755/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.578    -4.755/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.579    -4.755/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.579    -4.755/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.578    -4.754/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -4.754/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.570    -4.754/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.570    -4.754/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -4.754/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.570    -4.754/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -4.754/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.579    -4.753/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.578    -4.753/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.753/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.572    -4.753/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.571    -4.753/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.572    -4.752/*        0.128/*         nr/router_ring/r4/peo/pedo_reg_5_/D    1
clk(R)->clk(F)	1.571    -4.752/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.578    -4.752/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.579    -4.752/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.580    -4.752/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.579    -4.752/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -4.751/*        0.129/*         nr/router_ring/r4/peo/pedo_reg_18_/D    1
clk(R)->clk(F)	1.579    -4.751/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.579    -4.750/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -4.750/*        0.129/*         nr/router_ring/r4/peo/pedo_reg_8_/D    1
clk(R)->clk(F)	1.571    -4.750/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(R)	3.712    */-4.750        */-0.812        cpu2/myregFile/regfile_ram_reg_0__2_/D    1
clk(R)->clk(F)	1.571    -4.750/*        0.129/*         nr/router_ring/r4/peo/pedo_reg_4_/D    1
clk(R)->clk(F)	1.570    -4.750/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.579    -4.749/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.572    -4.749/*        0.128/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(F)	1.579    -4.748/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -4.748/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.570    -4.748/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -4.748/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.571    -4.747/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.571    -4.747/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.579    -4.747/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.578    -4.747/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.578    -4.747/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.578    -4.746/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.570    -4.746/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.570    -4.746/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.579    -4.745/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.578    -4.745/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.580    -4.745/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -4.745/*        0.129/*         nr/router_ring/r4/peo/pedo_reg_10_/D    1
clk(R)->clk(F)	1.570    -4.745/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.579    -4.745/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.579    -4.745/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.579    -4.745/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -4.744/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.579    -4.744/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.579    -4.744/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -4.744/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.571    -4.744/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.579    -4.743/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(R)	3.705    */-4.742        */-0.805        cpu2/myregFile/regfile_ram_reg_0__28_/D    1
clk(R)->clk(F)	1.570    -4.740/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.570    -4.740/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(R)	3.698    */-4.740        */-0.798        cpu2/myregFile/regfile_ram_reg_0__41_/D    1
clk(R)->clk(R)	3.702    */-4.739        */-0.802        cpu2/myregFile/regfile_ram_reg_0__57_/D    1
clk(R)->clk(R)	3.699    */-4.739        */-0.799        cpu2/myregFile/regfile_ram_reg_0__45_/D    1
clk(R)->clk(F)	1.577    -4.735/*        0.123/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(R)	3.706    */-4.735        */-0.806        cpu2/myregFile/regfile_ram_reg_0__8_/D    1
clk(R)->clk(F)	1.578    -4.733/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.570    -4.732/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(R)	3.702    */-4.732        */-0.802        cpu2/myregFile/regfile_ram_reg_0__42_/D    1
clk(R)->clk(F)	1.579    -4.732/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.578    -4.732/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.579    -4.732/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.579    -4.731/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.579    -4.731/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.578    -4.731/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.579    -4.731/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.570    -4.730/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.579    -4.730/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.570    -4.729/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.580    -4.729/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.579    -4.729/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.579    -4.729/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.579    -4.729/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.578    -4.728/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.580    -4.728/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.580    -4.728/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.579    -4.727/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.727/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -4.727/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.578    -4.727/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.570    -4.727/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.579    -4.726/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.580    -4.726/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.578    -4.726/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.570    -4.726/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.578    -4.726/*        0.122/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.570    -4.726/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.570    -4.725/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.579    -4.725/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.570    -4.725/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.570    -4.725/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -4.724/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.579    -4.724/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.580    -4.724/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.570    -4.724/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.570    -4.724/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.570    -4.724/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.580    -4.724/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.570    -4.723/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(R)	3.710    */-4.723        */-0.810        cpu2/myregFile/regfile_ram_reg_0__9_/D    1
clk(R)->clk(F)	1.580    -4.722/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -4.722/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.722/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.570    -4.722/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -4.722/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -4.721/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.570    -4.721/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.579    -4.721/*        0.121/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(R)	3.698    */-4.720        */-0.798        cpu2/myregFile/regfile_ram_reg_0__61_/D    1
clk(R)->clk(F)	1.580    -4.720/*        0.120/*         nr/router_ring/r4/ccwo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.571    -4.719/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.719/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(R)	3.711    */-4.718        */-0.811        cpu2/myregFile/regfile_ram_reg_0__11_/D    1
clk(R)->clk(F)	1.570    -4.717/*        0.130/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.571    -4.717/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.571    -4.716/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.571    -4.715/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(R)	3.697    */-4.714        */-0.797        cpu2/myregFile/regfile_ram_reg_0__6_/D    1
clk(R)->clk(F)	1.571    -4.712/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -4.710/*        0.129/*         nr/router_ring/r4/ccwo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(R)	3.703    */-4.701        */-0.803        cpu2/myregFile/regfile_ram_reg_0__58_/D    1
clk(R)->clk(R)	3.690    */-4.700        */-0.790        cpu2/myregFile/regfile_ram_reg_0__53_/D    1
clk(R)->clk(R)	3.707    */-4.695        */-0.807        cpu2/myregFile/regfile_ram_reg_0__44_/D    1
clk(R)->clk(R)	3.702    */-4.694        */-0.802        cpu2/myregFile/regfile_ram_reg_0__46_/D    1
clk(R)->clk(R)	3.703    */-4.693        */-0.803        cpu2/myregFile/regfile_ram_reg_0__63_/D    1
clk(R)->clk(R)	3.702    */-4.689        */-0.802        cpu2/myregFile/regfile_ram_reg_0__62_/D    1
clk(R)->clk(R)	3.708    */-4.688        */-0.808        cpu2/myregFile/regfile_ram_reg_0__59_/D    1
clk(R)->clk(R)	3.710    */-4.686        */-0.810        cpu2/myregFile/regfile_ram_reg_0__31_/D    1
clk(R)->clk(R)	3.695    */-4.685        */-0.795        cpu2/myregFile/regfile_ram_reg_0__48_/D    1
clk(R)->clk(R)	3.706    */-4.682        */-0.806        cpu2/myregFile/regfile_ram_reg_0__47_/D    1
clk(R)->clk(R)	3.696    */-4.676        */-0.796        cpu2/myregFile/regfile_ram_reg_0__38_/D    1
clk(R)->clk(R)	3.698    */-4.673        */-0.798        cpu2/myregFile/regfile_ram_reg_0__36_/D    1
clk(R)->clk(R)	3.716    */-4.671        */-0.816        cpu2/myregFile/regfile_ram_reg_0__10_/D    1
clk(R)->clk(R)	3.693    */-4.669        */-0.793        cpu2/myregFile/regfile_ram_reg_0__35_/D    1
clk(R)->clk(R)	3.708    */-4.666        */-0.808        cpu2/myregFile/regfile_ram_reg_0__7_/D    1
clk(R)->clk(R)	3.706    */-4.664        */-0.806        cpu2/myregFile/regfile_ram_reg_0__43_/D    1
clk(R)->clk(R)	2.769    */-4.661        */0.131         cpu0/myPC/PCout_reg_27_/D    1
clk(R)->clk(R)	3.697    */-4.659        */-0.797        cpu2/myregFile/regfile_ram_reg_0__50_/D    1
clk(R)->clk(R)	2.775    -4.659/*        0.125/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_21_/D    1
clk(R)->clk(R)	3.696    */-4.658        */-0.796        cpu2/myregFile/regfile_ram_reg_0__34_/D    1
clk(R)->clk(R)	3.697    */-4.658        */-0.797        cpu2/myregFile/regfile_ram_reg_0__37_/D    1
clk(R)->clk(R)	3.697    */-4.657        */-0.797        cpu2/myregFile/regfile_ram_reg_0__52_/D    1
clk(R)->clk(R)	2.775    */-4.653        */0.125         cpu0/myPC/PCout_reg_28_/D    1
clk(R)->clk(R)	2.773    */-4.652        */0.127         cpu0/myPC/PCout_reg_29_/D    1
clk(R)->clk(R)	2.776    */-4.651        */0.124         cpu0/myPC/PCout_reg_0_/D    1
clk(R)->clk(R)	2.774    */-4.651        */0.126         cpu0/myPC/PCout_reg_1_/D    1
clk(R)->clk(R)	2.771    -4.649/*        0.129/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_20_/D    1
clk(R)->clk(R)	3.692    */-4.646        */-0.792        cpu2/myregFile/regfile_ram_reg_0__54_/D    1
clk(R)->clk(R)	2.782    -4.644/*        0.118/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_4_/D    1
clk(R)->clk(R)	3.699    */-4.642        */-0.799        cpu2/myregFile/regfile_ram_reg_0__55_/D    1
clk(R)->clk(R)	2.781    -4.641/*        0.119/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_6_/D    1
clk(R)->clk(R)	3.695    */-4.634        */-0.795        cpu2/myregFile/regfile_ram_reg_0__49_/D    1
clk(R)->clk(R)	3.709    */-4.633        */-0.809        cpu2/myregFile/regfile_ram_reg_0__40_/D    1
clk(R)->clk(R)	2.720    -4.616/*        0.180/*         nr/nic3/output_buffer_reg_63_/D    1
clk(R)->clk(R)	2.749    -4.608/*        0.151/*         nr/nic3/output_buffer_reg_16_/D    1
clk(R)->clk(R)	2.728    -4.608/*        0.172/*         nr/nic3/d_out_reg_12_/D    1
clk(R)->clk(R)	2.729    -4.607/*        0.171/*         nr/nic3/d_out_reg_30_/D    1
clk(R)->clk(R)	2.843    */-4.605        */0.057         cpu0/myPC/PCout_reg_3_/D    1
clk(R)->clk(R)	2.843    */-4.604        */0.057         cpu0/myPC/PCout_reg_23_/D    1
clk(R)->clk(R)	2.843    */-4.604        */0.057         cpu0/myPC/PCout_reg_2_/D    1
clk(R)->clk(R)	2.844    */-4.603        */0.056         cpu0/myPC/PCout_reg_26_/D    1
clk(R)->clk(R)	2.844    */-4.603        */0.056         cpu0/myPC/PCout_reg_4_/D    1
clk(R)->clk(R)	2.844    */-4.603        */0.056         cpu0/myPC/PCout_reg_25_/D    1
clk(R)->clk(R)	2.844    */-4.602        */0.056         cpu0/myPC/PCout_reg_21_/D    1
clk(R)->clk(R)	2.843    */-4.602        */0.057         cpu0/myPC/PCout_reg_8_/D    1
clk(R)->clk(R)	2.843    */-4.602        */0.057         cpu0/myPC/PCout_reg_7_/D    1
clk(R)->clk(R)	2.844    */-4.602        */0.056         cpu0/myPC/PCout_reg_19_/D    1
clk(R)->clk(R)	2.844    */-4.602        */0.056         cpu0/myPC/PCout_reg_6_/D    1
clk(R)->clk(R)	2.844    */-4.601        */0.056         cpu0/myPC/PCout_reg_9_/D    1
clk(R)->clk(R)	2.843    */-4.601        */0.057         cpu0/myPC/PCout_reg_18_/D    1
clk(R)->clk(R)	2.843    */-4.601        */0.057         cpu0/myPC/PCout_reg_20_/D    1
clk(R)->clk(R)	2.843    */-4.601        */0.057         cpu0/myPC/PCout_reg_24_/D    1
clk(R)->clk(R)	2.843    */-4.600        */0.057         cpu0/myPC/PCout_reg_22_/D    1
clk(R)->clk(R)	2.844    */-4.600        */0.056         cpu0/myPC/PCout_reg_5_/D    1
clk(R)->clk(R)	2.843    */-4.600        */0.057         cpu0/myPC/PCout_reg_16_/D    1
clk(R)->clk(R)	2.843    */-4.598        */0.057         cpu0/myPC/PCout_reg_17_/D    1
clk(R)->clk(R)	2.844    */-4.598        */0.056         cpu0/myPC/PCout_reg_10_/D    1
clk(R)->clk(R)	2.844    */-4.597        */0.056         cpu0/myPC/PCout_reg_14_/D    1
clk(R)->clk(R)	2.737    -4.597/*        0.163/*         nr/nic3/d_out_reg_26_/D    1
clk(R)->clk(R)	2.831    -4.597/*        0.069/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_29_/D    1
clk(R)->clk(R)	2.844    */-4.597        */0.056         cpu0/myPC/PCout_reg_15_/D    1
clk(R)->clk(R)	2.843    */-4.597        */0.057         cpu0/myPC/PCout_reg_31_/D    1
clk(R)->clk(R)	2.843    */-4.596        */0.057         cpu0/myPC/PCout_reg_30_/D    1
clk(R)->clk(R)	2.844    */-4.596        */0.056         cpu0/myPC/PCout_reg_11_/D    1
clk(R)->clk(R)	2.736    -4.596/*        0.164/*         nr/nic3/output_buffer_reg_56_/D    1
clk(R)->clk(R)	2.834    -4.596/*        0.066/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_2_/D    1
clk(R)->clk(R)	2.743    -4.596/*        0.157/*         nr/nic3/output_buffer_reg_46_/D    1
clk(R)->clk(R)	2.736    -4.596/*        0.164/*         nr/nic3/d_out_reg_28_/D    1
clk(R)->clk(R)	2.843    */-4.595        */0.057         cpu0/myPC/PCout_reg_13_/D    1
clk(R)->clk(R)	2.844    */-4.595        */0.056         cpu0/myPC/PCout_reg_12_/D    1
clk(R)->clk(R)	2.740    -4.593/*        0.160/*         nr/nic3/d_out_reg_31_/D    1
clk(R)->clk(R)	2.737    -4.593/*        0.163/*         nr/nic3/d_out_reg_24_/D    1
clk(R)->clk(R)	2.744    -4.593/*        0.156/*         nr/nic3/output_buffer_reg_9_/D    1
clk(R)->clk(R)	2.836    -4.593/*        0.064/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_0_/D    1
clk(R)->clk(R)	2.831    -4.593/*        0.069/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_1_/D    1
clk(R)->clk(R)	2.741    -4.593/*        0.159/*         nr/nic3/d_out_reg_47_/D    1
clk(R)->clk(R)	2.739    -4.592/*        0.161/*         nr/nic3/d_out_reg_61_/D    1
clk(R)->clk(R)	2.739    -4.592/*        0.161/*         nr/nic3/d_out_reg_29_/D    1
clk(R)->clk(R)	2.741    -4.591/*        0.159/*         nr/nic3/d_out_reg_10_/D    1
clk(R)->clk(R)	2.740    -4.591/*        0.160/*         nr/nic3/output_buffer_reg_37_/D    1
clk(R)->clk(R)	2.747    -4.591/*        0.153/*         nr/nic3/output_buffer_reg_29_/D    1
clk(R)->clk(R)	2.746    -4.590/*        0.154/*         nr/nic3/output_buffer_reg_49_/D    1
clk(R)->clk(R)	2.746    -4.590/*        0.154/*         nr/nic3/output_buffer_reg_2_/D    1
clk(R)->clk(R)	2.735    -4.590/*        0.165/*         nr/nic3/d_out_reg_20_/D    1
clk(R)->clk(R)	2.746    -4.589/*        0.154/*         nr/nic3/output_buffer_reg_61_/D    1
clk(R)->clk(R)	2.749    -4.589/*        0.151/*         nr/nic3/output_buffer_reg_15_/D    1
clk(R)->clk(R)	2.756    -4.589/*        0.144/*         nr/nic3/output_buffer_reg_25_/D    1
clk(R)->clk(R)	2.744    -4.589/*        0.156/*         nr/nic3/d_out_reg_44_/D    1
clk(R)->clk(R)	2.745    -4.588/*        0.155/*         nr/nic3/d_out_reg_46_/D    1
clk(R)->clk(R)	2.832    -4.588/*        0.068/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_17_/D    1
clk(R)->clk(R)	2.743    -4.588/*        0.157/*         nr/nic3/d_out_reg_13_/D    1
clk(R)->clk(R)	2.743    -4.587/*        0.157/*         nr/nic3/output_buffer_reg_39_/D    1
clk(R)->clk(R)	2.757    -4.587/*        0.143/*         nr/nic3/output_buffer_reg_10_/D    1
clk(R)->clk(R)	2.745    -4.587/*        0.155/*         nr/nic3/d_out_reg_8_/D    1
clk(R)->clk(R)	2.745    -4.586/*        0.155/*         nr/nic3/d_out_reg_15_/D    1
clk(R)->clk(R)	2.745    -4.586/*        0.155/*         nr/nic3/d_out_reg_11_/D    1
clk(R)->clk(R)	2.758    -4.585/*        0.142/*         nr/nic3/output_buffer_reg_45_/D    1
clk(R)->clk(R)	2.749    -4.585/*        0.151/*         nr/nic3/output_buffer_reg_1_/D    1
clk(R)->clk(R)	2.830    -4.584/*        0.070/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_18_/D    1
clk(R)->clk(R)	2.742    -4.584/*        0.158/*         nr/nic3/d_out_reg_18_/D    1
clk(R)->clk(R)	3.700    */-4.584        */-0.800        cpu2/myregFile/regfile_ram_reg_0__12_/D    1
clk(R)->clk(R)	2.750    -4.584/*        0.150/*         nr/nic3/output_buffer_reg_36_/D    1
clk(R)->clk(R)	2.741    -4.583/*        0.159/*         nr/nic3/output_buffer_reg_48_/D    1
clk(R)->clk(R)	2.747    -4.583/*        0.153/*         nr/nic3/d_out_reg_25_/D    1
clk(R)->clk(R)	2.723    -4.583/*        0.177/*         nr/nic3/d_out_reg_54_/D    1
clk(R)->clk(R)	2.749    -4.583/*        0.151/*         nr/nic3/output_buffer_reg_3_/D    1
clk(R)->clk(R)	2.753    -4.582/*        0.147/*         nr/nic3/output_buffer_reg_26_/D    1
clk(R)->clk(R)	2.750    -4.582/*        0.150/*         nr/nic3/output_buffer_reg_52_/D    1
clk(R)->clk(R)	2.754    -4.582/*        0.146/*         nr/nic3/output_buffer_reg_58_/D    1
clk(R)->clk(R)	2.750    -4.582/*        0.150/*         nr/nic3/output_buffer_reg_50_/D    1
clk(R)->clk(R)	2.754    -4.581/*        0.146/*         nr/nic3/output_buffer_reg_0_/D    1
clk(R)->clk(R)	2.749    -4.581/*        0.151/*         nr/nic3/output_buffer_reg_33_/D    1
clk(R)->clk(R)	2.757    -4.581/*        0.143/*         nr/nic3/output_buffer_reg_30_/D    1
clk(R)->clk(R)	2.740    -4.580/*        0.160/*         nr/nic3/output_buffer_reg_19_/D    1
clk(R)->clk(R)	2.751    -4.580/*        0.149/*         nr/nic3/d_out_reg_14_/D    1
clk(R)->clk(R)	2.749    -4.580/*        0.151/*         nr/nic3/output_buffer_reg_6_/D    1
clk(R)->clk(R)	2.742    -4.580/*        0.158/*         nr/nic3/d_out_reg_4_/D    1
clk(R)->clk(R)	2.749    -4.580/*        0.151/*         nr/nic3/d_out_reg_60_/D    1
clk(R)->clk(R)	2.751    -4.579/*        0.149/*         nr/nic3/d_out_reg_58_/D    1
clk(R)->clk(F)	1.635    -4.579/*        0.065/*         nr/router_ring/r1/cwo/cwdo_reg_55_/D    1
clk(R)->clk(R)	2.747    -4.579/*        0.153/*         nr/nic3/d_out_reg_32_/D    1
clk(R)->clk(R)	2.754    -4.579/*        0.146/*         nr/nic3/output_buffer_reg_62_/D    1
clk(R)->clk(R)	2.752    -4.579/*        0.148/*         nr/nic3/d_out_reg_45_/D    1
clk(R)->clk(R)	2.736    -4.579/*        0.164/*         nr/nic3/d_out_reg_16_/D    1
clk(R)->clk(R)	2.755    -4.579/*        0.145/*         nr/nic3/output_buffer_reg_57_/D    1
clk(R)->clk(R)	2.749    -4.578/*        0.151/*         nr/nic3/d_out_reg_27_/D    1
clk(R)->clk(R)	2.755    -4.578/*        0.145/*         nr/nic3/output_buffer_reg_35_/D    1
clk(R)->clk(R)	2.750    -4.577/*        0.150/*         nr/nic3/output_buffer_reg_38_/D    1
clk(R)->clk(R)	2.749    -4.577/*        0.151/*         nr/nic3/d_out_reg_5_/D    1
clk(R)->clk(R)	3.706    */-4.577        */-0.806        cpu2/myregFile/regfile_ram_reg_0__33_/D    1
clk(R)->clk(R)	2.750    -4.576/*        0.150/*         nr/nic3/output_buffer_reg_24_/D    1
clk(R)->clk(R)	2.751    -4.576/*        0.149/*         nr/nic3/output_buffer_reg_8_/D    1
clk(R)->clk(R)	2.738    -4.575/*        0.162/*         nr/nic3/d_out_reg_1_/D    1
clk(R)->clk(R)	3.703    */-4.575        */-0.803        cpu2/myregFile/regfile_ram_reg_0__13_/D    1
clk(R)->clk(R)	2.756    -4.575/*        0.144/*         nr/nic3/output_buffer_reg_47_/D    1
clk(R)->clk(R)	2.754    -4.574/*        0.146/*         nr/nic3/output_buffer_reg_53_/D    1
clk(R)->clk(R)	2.755    -4.574/*        0.145/*         nr/nic3/d_out_reg_9_/D    1
clk(R)->clk(R)	2.838    -4.574/*        0.062/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_16_/D    1
clk(R)->clk(R)	2.751    -4.574/*        0.149/*         nr/nic3/output_buffer_reg_34_/D    1
clk(R)->clk(R)	2.741    -4.574/*        0.159/*         nr/nic3/d_out_reg_23_/D    1
clk(R)->clk(R)	2.744    -4.573/*        0.156/*         nr/nic3/d_out_reg_0_/D    1
clk(R)->clk(R)	2.752    -4.573/*        0.148/*         nr/nic3/output_buffer_reg_51_/D    1
clk(R)->clk(R)	2.754    -4.573/*        0.146/*         nr/nic3/output_buffer_reg_7_/D    1
clk(R)->clk(R)	2.757    -4.572/*        0.143/*         nr/nic3/d_out_reg_43_/D    1
clk(R)->clk(R)	2.740    -4.572/*        0.160/*         nr/nic3/d_out_reg_2_/D    1
clk(R)->clk(R)	2.755    -4.572/*        0.145/*         nr/nic3/output_buffer_reg_14_/D    1
clk(R)->clk(R)	2.749    -4.571/*        0.151/*         nr/nic3/output_buffer_reg_18_/D    1
clk(R)->clk(R)	2.756    -4.571/*        0.144/*         nr/nic3/output_buffer_reg_42_/D    1
clk(R)->clk(R)	2.751    -4.571/*        0.149/*         nr/nic3/output_buffer_reg_23_/D    1
clk(R)->clk(R)	2.759    -4.570/*        0.141/*         nr/nic3/d_out_reg_42_/D    1
clk(R)->clk(R)	2.755    -4.569/*        0.145/*         nr/nic3/output_buffer_reg_55_/D    1
clk(R)->clk(R)	2.759    -4.569/*        0.141/*         nr/nic3/d_out_reg_41_/D    1
clk(R)->clk(R)	2.740    -4.569/*        0.160/*         nr/nic3/d_out_reg_38_/D    1
clk(R)->clk(R)	2.749    -4.569/*        0.151/*         nr/nic3/output_buffer_reg_5_/D    1
clk(R)->clk(R)	2.754    -4.568/*        0.146/*         nr/nic3/output_buffer_reg_20_/D    1
clk(R)->clk(R)	2.734    -4.568/*        0.166/*         nr/nic3/d_out_reg_53_/D    1
clk(R)->clk(R)	2.741    -4.568/*        0.159/*         nr/nic3/d_out_reg_37_/D    1
clk(R)->clk(R)	2.751    -4.568/*        0.149/*         nr/nic3/output_buffer_reg_4_/D    1
clk(R)->clk(R)	2.755    -4.567/*        0.145/*         nr/nic3/d_out_reg_22_/D    1
clk(R)->clk(R)	2.738    -4.567/*        0.162/*         nr/nic3/d_out_reg_56_/D    1
clk(R)->clk(R)	2.754    -4.567/*        0.146/*         nr/nic3/output_buffer_reg_40_/D    1
clk(R)->clk(R)	2.752    -4.566/*        0.148/*         nr/nic3/output_buffer_reg_22_/D    1
clk(R)->clk(R)	2.752    -4.566/*        0.148/*         nr/nic3/d_out_reg_6_/D    1
clk(R)->clk(R)	2.756    -4.565/*        0.144/*         nr/nic3/d_out_reg_21_/D    1
clk(R)->clk(R)	2.756    -4.565/*        0.144/*         nr/nic3/output_buffer_reg_31_/D    1
clk(R)->clk(R)	2.742    -4.565/*        0.158/*         nr/nic3/output_buffer_reg_27_/D    1
clk(R)->clk(R)	2.744    -4.565/*        0.156/*         nr/nic3/d_out_reg_39_/D    1
clk(R)->clk(R)	2.747    -4.565/*        0.153/*         nr/nic3/output_buffer_reg_32_/D    1
clk(R)->clk(R)	2.762    -4.564/*        0.138/*         nr/nic3/d_out_reg_62_/D    1
clk(R)->clk(R)	2.762    -4.564/*        0.138/*         nr/nic3/d_out_reg_59_/D    1
clk(R)->clk(R)	2.763    -4.564/*        0.137/*         nr/nic3/d_out_reg_40_/D    1
clk(R)->clk(R)	2.756    -4.564/*        0.144/*         nr/nic3/output_buffer_reg_59_/D    1
clk(R)->clk(R)	2.756    -4.564/*        0.144/*         nr/nic3/output_buffer_reg_21_/D    1
clk(R)->clk(R)	2.755    -4.563/*        0.145/*         nr/nic3/output_buffer_reg_54_/D    1
clk(R)->clk(R)	2.757    -4.563/*        0.143/*         nr/nic3/d_out_reg_19_/D    1
clk(R)->clk(R)	2.753    -4.563/*        0.147/*         nr/nic3/d_out_reg_7_/D    1
clk(R)->clk(R)	2.754    -4.563/*        0.146/*         nr/nic3/output_buffer_reg_43_/D    1
clk(R)->clk(R)	2.750    -4.563/*        0.150/*         nr/nic3/output_buffer_reg_60_/D    1
clk(R)->clk(R)	2.746    -4.563/*        0.154/*         nr/nic3/d_out_reg_3_/D    1
clk(R)->clk(R)	2.744    -4.562/*        0.156/*         nr/nic3/d_out_reg_49_/D    1
clk(R)->clk(R)	2.865    -4.562/*        0.035/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_5_/D    1
clk(R)->clk(R)	3.707    */-4.562        */-0.807        cpu2/myregFile/regfile_ram_reg_0__14_/D    1
clk(R)->clk(R)	2.760    -4.562/*        0.140/*         nr/nic3/output_buffer_reg_11_/D    1
clk(R)->clk(R)	2.751    -4.562/*        0.149/*         nr/nic3/output_buffer_reg_44_/D    1
clk(R)->clk(R)	3.705    */-4.562        */-0.805        cpu2/myregFile/regfile_ram_reg_0__32_/D    1
clk(R)->clk(R)	2.860    -4.562/*        0.040/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_15_/D    1
clk(R)->clk(R)	2.747    -4.560/*        0.153/*         nr/nic3/d_out_reg_57_/D    1
clk(R)->clk(R)	2.758    -4.559/*        0.142/*         nr/nic3/output_buffer_reg_41_/D    1
clk(R)->clk(R)	2.751    -4.559/*        0.149/*         nr/nic3/output_buffer_reg_17_/D    1
clk(R)->clk(R)	2.753    -4.559/*        0.147/*         nr/nic3/d_out_reg_17_/D    1
clk(R)->clk(R)	3.707    */-4.559        */-0.807        cpu2/myregFile/regfile_ram_reg_0__15_/D    1
clk(R)->clk(R)	2.860    -4.558/*        0.040/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_14_/D    1
clk(R)->clk(R)	2.861    -4.558/*        0.039/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_13_/D    1
clk(R)->clk(R)	2.739    -4.557/*        0.161/*         nr/nic3/d_out_reg_51_/D    1
clk(R)->clk(R)	3.706    */-4.557        */-0.806        cpu2/myregFile/regfile_ram_reg_0__51_/D    1
clk(R)->clk(R)	2.751    -4.556/*        0.149/*         nr/nic3/d_out_reg_36_/D    1
clk(R)->clk(R)	2.865    -4.556/*        0.035/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_12_/D    1
clk(R)->clk(R)	2.751    -4.556/*        0.149/*         nr/nic3/d_out_reg_34_/D    1
clk(R)->clk(R)	2.868    -4.556/*        0.032/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_11_/D    1
clk(R)->clk(R)	2.752    -4.556/*        0.148/*         nr/nic3/output_buffer_reg_13_/D    1
clk(R)->clk(R)	3.705    */-4.554        */-0.805        cpu2/myregFile/regfile_ram_reg_0__39_/D    1
clk(R)->clk(R)	2.752    -4.554/*        0.148/*         nr/nic3/d_out_reg_48_/D    1
clk(R)->clk(R)	2.872    -4.553/*        0.028/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_3_/D    1
clk(R)->clk(R)	2.744    -4.552/*        0.156/*         nr/nic3/d_out_reg_50_/D    1
clk(R)->clk(R)	2.877    -4.550/*        0.023/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_9_/D    1
clk(R)->clk(R)	2.754    -4.550/*        0.146/*         nr/nic3/output_buffer_reg_28_/D    1
clk(R)->clk(R)	2.756    -4.550/*        0.144/*         nr/nic3/d_out_reg_33_/D    1
clk(R)->clk(R)	2.759    -4.545/*        0.141/*         nr/nic3/d_out_reg_35_/D    1
clk(R)->clk(R)	2.855    -4.544/*        0.045/*         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_31_/D    1
clk(R)->clk(R)	2.757    -4.544/*        0.143/*         nr/nic3/output_buffer_reg_12_/D    1
clk(R)->clk(R)	2.632    -4.542/*        0.268/*         nr/router_ring/r1/ccwi/odd_head_reg_2_/D    1
clk(R)->clk(R)	2.759    -4.541/*        0.141/*         nr/nic3/d_out_reg_55_/D    1
clk(R)->clk(R)	2.763    -4.537/*        0.137/*         nr/nic3/d_out_reg_52_/D    1
clk(R)->clk(F)	1.580    -4.530/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_47_/D    1
clk(R)->clk(F)	1.579    -4.527/*        0.121/*         nr/router_ring/r4/peo/pedo_reg_41_/D    1
clk(R)->clk(F)	1.581    -4.526/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_42_/D    1
clk(R)->clk(F)	1.580    -4.526/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_46_/D    1
clk(R)->clk(F)	1.580    -4.524/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_61_/D    1
clk(R)->clk(F)	1.579    -4.521/*        0.121/*         nr/router_ring/r4/peo/pedo_reg_31_/D    1
clk(R)->clk(F)	1.581    -4.521/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_59_/D    1
clk(R)->clk(F)	1.579    -4.521/*        0.121/*         nr/router_ring/r4/peo/pedo_reg_30_/D    1
clk(R)->clk(F)	1.582    -4.521/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_44_/D    1
clk(R)->clk(F)	1.581    -4.520/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_45_/D    1
clk(R)->clk(F)	1.582    -4.519/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_58_/D    1
clk(R)->clk(F)	1.578    -4.519/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_11_/D    1
clk(R)->clk(F)	1.582    -4.517/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_43_/D    1
clk(R)->clk(F)	1.580    -4.517/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_15_/D    1
clk(R)->clk(F)	1.581    -4.517/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_32_/D    1
clk(R)->clk(F)	1.582    -4.516/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_33_/D    1
clk(R)->clk(F)	1.579    -4.515/*        0.121/*         nr/router_ring/r4/peo/pedo_reg_48_/D    1
clk(R)->clk(F)	1.580    -4.515/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_35_/D    1
clk(R)->clk(F)	1.578    -4.515/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_55_/D    1
clk(R)->clk(F)	1.580    -4.515/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_60_/D    1
clk(R)->clk(F)	1.578    -4.515/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_6_/D    1
clk(R)->clk(F)	1.581    -4.515/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_39_/D    1
clk(R)->clk(F)	1.578    -4.514/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_12_/D    1
clk(R)->clk(F)	1.583    -4.513/*        0.117/*         nr/router_ring/r4/peo/pedo_reg_37_/D    1
clk(R)->clk(R)	2.783    */-4.513        */0.117         cpu1/myIF_ID/ID_opcode_reg_1_/D    1
clk(R)->clk(R)	2.783    */-4.513        */0.117         cpu1/myIF_ID/ID_opcode_reg_5_/D    1
clk(R)->clk(R)	2.783    */-4.512        */0.117         cpu1/myIF_ID/ID_opcode_reg_2_/D    1
clk(R)->clk(R)	2.783    */-4.512        */0.117         cpu1/myIF_ID/ID_opcode_reg_4_/D    1
clk(R)->clk(R)	2.784    */-4.512        */0.116         cpu1/myIF_ID/ID_opcode_reg_3_/D    1
clk(R)->clk(F)	1.578    -4.511/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_22_/D    1
clk(R)->clk(R)	2.784    */-4.511        */0.116         cpu1/myIF_ID/ID_ww_reg_1_/D    1
clk(R)->clk(R)	2.784    */-4.510        */0.116         cpu1/myIF_ID/ID_opcode_reg_0_/D    1
clk(R)->clk(F)	1.581    -4.509/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_14_/D    1
clk(R)->clk(F)	1.583    -4.509/*        0.117/*         nr/router_ring/r4/peo/pedo_reg_36_/D    1
clk(R)->clk(R)	2.784    */-4.509        */0.116         cpu1/myIF_ID/ID_ppp_reg_0_/D    1
clk(R)->clk(R)	2.784    */-4.509        */0.116         cpu1/myIF_ID/ID_ppp_reg_2_/D    1
clk(R)->clk(F)	1.583    -4.508/*        0.117/*         nr/router_ring/r4/peo/pedo_reg_38_/D    1
clk(R)->clk(R)	2.786    */-4.508        */0.114         cpu1/myIF_ID/ID_ww_reg_0_/D    1
clk(R)->clk(R)	2.787    */-4.507        */0.113         cpu1/myIF_ID/ID_ppp_reg_1_/D    1
clk(R)->clk(F)	1.581    -4.507/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_34_/D    1
clk(R)->clk(F)	1.580    -4.506/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_26_/D    1
clk(R)->clk(F)	1.581    -4.506/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_9_/D    1
clk(R)->clk(R)	2.784    */-4.505        */0.116         cpu0/myIF_ID/ID_reg2_reg_4_/D    1
clk(R)->clk(F)	1.581    -4.505/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_50_/D    1
clk(R)->clk(F)	1.581    -4.504/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_40_/D    1
clk(R)->clk(F)	1.582    -4.504/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_62_/D    1
clk(R)->clk(F)	1.580    -4.503/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_52_/D    1
clk(R)->clk(F)	1.580    -4.502/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_29_/D    1
clk(R)->clk(F)	1.580    -4.501/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_53_/D    1
clk(R)->clk(F)	1.581    -4.501/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_51_/D    1
clk(R)->clk(F)	1.582    -4.500/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_19_/D    1
clk(R)->clk(F)	1.578    -4.498/*        0.122/*         nr/router_ring/r4/peo/pedo_reg_1_/D    1
clk(R)->clk(R)	2.789    */-4.497        */0.111         cpu0/myIF_ID/ID_reg2_reg_2_/D    1
clk(R)->clk(R)	2.792    */-4.493        */0.108         cpu0/myIF_ID/ID_reg2_reg_3_/D    1
clk(R)->clk(F)	1.581    -4.492/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_13_/D    1
clk(R)->clk(F)	1.581    -4.486/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_54_/D    1
clk(R)->clk(F)	1.580    -4.483/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_24_/D    1
clk(R)->clk(F)	1.579    -4.482/*        0.121/*         nr/router_ring/r4/peo/pedo_reg_2_/D    1
clk(R)->clk(F)	1.635    -4.479/*        0.065/*         nr/router_ring/r1/ccwo/ccwdo_reg_55_/D    1
clk(R)->clk(F)	1.581    -4.479/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_16_/D    1
clk(R)->clk(F)	1.581    -4.477/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_3_/D    1
clk(R)->clk(F)	1.582    -4.477/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_56_/D    1
clk(R)->clk(F)	1.581    -4.476/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_23_/D    1
clk(R)->clk(F)	1.580    -4.476/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_20_/D    1
clk(R)->clk(F)	1.581    -4.476/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_57_/D    1
clk(R)->clk(F)	1.582    -4.476/*        0.118/*         nr/router_ring/r4/peo/pedo_reg_63_/D    1
clk(R)->clk(F)	1.581    -4.475/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_17_/D    1
clk(R)->clk(F)	1.580    -4.475/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_28_/D    1
clk(R)->clk(F)	1.580    -4.473/*        0.120/*         nr/router_ring/r4/peo/pedo_reg_27_/D    1
clk(R)->clk(F)	1.581    -4.473/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_7_/D    1
clk(R)->clk(F)	1.581    -4.473/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_0_/D    1
clk(R)->clk(F)	1.581    -4.472/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_21_/D    1
clk(R)->clk(F)	1.581    -4.466/*        0.119/*         nr/router_ring/r4/peo/pedo_reg_25_/D    1
clk(R)->clk(R)	2.843    */-4.451        */0.057         cpu0/myIF_ID/ID_reg1_reg_4_/D    1
clk(R)->clk(R)	2.843    */-4.449        */0.057         cpu0/myIF_ID/ID_reg1_reg_3_/D    1
clk(R)->clk(R)	2.843    */-4.447        */0.057         cpu0/myIF_ID/ID_reg1_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.443        */0.057         cpu0/myIF_ID/ID_reg2_reg_1_/D    1
clk(R)->clk(R)	2.844    */-4.441        */0.056         cpu0/myIF_ID/ID_reg2_reg_0_/D    1
clk(R)->clk(R)	2.843    */-4.437        */0.057         cpu0/myIF_ID/ID_reg1_reg_1_/D    1
clk(R)->clk(R)	2.843    */-4.436        */0.057         cpu0/myIF_ID/ID_reg1_reg_0_/D    1
clk(R)->clk(R)	2.997    -4.420/*        -0.097/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_22_/D    1
clk(R)->clk(R)	2.745    -4.398/*        0.155/*         nr/nic0/input_buffer_reg_17_/D    1
clk(R)->clk(R)	2.754    -4.395/*        0.146/*         nr/nic0/input_buffer_reg_14_/D    1
clk(R)->clk(R)	2.746    -4.390/*        0.154/*         nr/nic0/input_buffer_reg_49_/D    1
clk(R)->clk(R)	2.752    -4.389/*        0.148/*         nr/nic0/input_buffer_reg_48_/D    1
clk(R)->clk(F)	1.634    -4.389/*        0.066/*         nr/router_ring/r4/cwo/cwdo_reg_55_/D    1
clk(R)->clk(R)	2.748    -4.388/*        0.152/*         nr/nic0/input_buffer_reg_54_/D    1
clk(R)->clk(R)	2.757    -4.387/*        0.143/*         nr/nic0/input_buffer_reg_59_/D    1
clk(R)->clk(R)	2.751    -4.385/*        0.149/*         nr/nic0/input_buffer_reg_21_/D    1
clk(R)->clk(R)	2.759    -4.383/*        0.141/*         nr/nic0/input_buffer_reg_52_/D    1
clk(R)->clk(R)	2.843    */-4.382        */0.057         cpu0/myIF_ID/ID_Wreg_en_reg/D    1
clk(R)->clk(R)	2.768    -4.381/*        0.132/*         nr/nic0/input_buffer_reg_42_/D    1
clk(R)->clk(R)	2.763    -4.381/*        0.137/*         nr/nic0/input_buffer_reg_32_/D    1
clk(R)->clk(R)	2.761    -4.381/*        0.139/*         nr/nic0/input_buffer_reg_36_/D    1
clk(R)->clk(R)	2.759    -4.379/*        0.141/*         nr/nic0/input_buffer_reg_60_/D    1
clk(R)->clk(R)	2.769    -4.378/*        0.131/*         nr/nic0/input_buffer_reg_43_/D    1
clk(R)->clk(R)	2.758    -4.378/*        0.142/*         nr/nic0/input_buffer_reg_53_/D    1
clk(R)->clk(R)	2.767    -4.378/*        0.133/*         nr/nic0/input_buffer_reg_57_/D    1
clk(R)->clk(R)	2.763    -4.377/*        0.137/*         nr/nic0/input_buffer_reg_6_/D    1
clk(R)->clk(R)	2.768    -4.376/*        0.132/*         nr/nic0/input_buffer_reg_3_/D    1
clk(R)->clk(R)	2.777    -4.376/*        0.123/*         nr/nic0/input_buffer_reg_47_/D    1
clk(R)->clk(R)	2.759    -4.376/*        0.141/*         nr/nic0/input_buffer_reg_4_/D    1
clk(R)->clk(R)	2.772    -4.376/*        0.128/*         nr/nic0/input_buffer_reg_46_/D    1
clk(R)->clk(R)	2.768    -4.375/*        0.132/*         nr/nic0/input_buffer_reg_11_/D    1
clk(R)->clk(R)	2.758    -4.375/*        0.142/*         nr/nic0/input_buffer_reg_50_/D    1
clk(R)->clk(R)	2.770    -4.373/*        0.130/*         nr/nic0/input_buffer_reg_15_/D    1
clk(R)->clk(R)	2.768    -4.373/*        0.132/*         nr/nic0/input_buffer_reg_35_/D    1
clk(R)->clk(R)	2.765    -4.372/*        0.135/*         nr/nic0/input_buffer_reg_28_/D    1
clk(R)->clk(R)	2.769    -4.372/*        0.131/*         nr/nic0/input_buffer_reg_26_/D    1
clk(R)->clk(R)	2.771    -4.372/*        0.129/*         nr/nic0/input_buffer_reg_5_/D    1
clk(R)->clk(R)	2.771    -4.371/*        0.129/*         nr/nic0/input_buffer_reg_40_/D    1
clk(R)->clk(R)	2.769    -4.371/*        0.131/*         nr/nic0/input_buffer_reg_2_/D    1
clk(R)->clk(R)	2.767    -4.371/*        0.133/*         nr/nic0/input_buffer_reg_55_/D    1
clk(R)->clk(R)	2.759    -4.370/*        0.141/*         nr/nic0/input_buffer_reg_51_/D    1
clk(R)->clk(R)	2.774    -4.370/*        0.126/*         nr/nic0/input_buffer_reg_12_/D    1
clk(R)->clk(R)	2.774    -4.369/*        0.126/*         nr/nic0/input_buffer_reg_58_/D    1
clk(R)->clk(R)	2.765    -4.369/*        0.135/*         nr/nic0/input_buffer_reg_24_/D    1
clk(R)->clk(R)	2.763    -4.369/*        0.137/*         nr/nic0/input_buffer_reg_30_/D    1
clk(R)->clk(R)	2.773    -4.369/*        0.127/*         nr/nic0/input_buffer_reg_0_/D    1
clk(R)->clk(R)	2.769    -4.368/*        0.131/*         nr/nic0/input_buffer_reg_63_/D    1
clk(R)->clk(R)	2.771    -4.368/*        0.129/*         nr/nic0/input_buffer_reg_34_/D    1
clk(R)->clk(R)	2.771    -4.368/*        0.129/*         nr/nic0/input_buffer_reg_61_/D    1
clk(R)->clk(R)	2.769    -4.368/*        0.131/*         nr/nic0/input_buffer_reg_1_/D    1
clk(R)->clk(R)	2.766    -4.368/*        0.134/*         nr/nic0/input_buffer_reg_31_/D    1
clk(R)->clk(R)	2.769    -4.367/*        0.131/*         nr/nic0/input_buffer_reg_29_/D    1
clk(R)->clk(R)	2.751    -4.366/*        0.149/*         nr/router_ring/r1/cwi/odd_tail_reg_3_/D    1
clk(R)->clk(R)	2.768    -4.365/*        0.132/*         nr/nic0/input_buffer_reg_56_/D    1
clk(R)->clk(R)	2.777    -4.364/*        0.123/*         nr/nic0/input_buffer_reg_45_/D    1
clk(R)->clk(R)	2.776    -4.363/*        0.124/*         nr/nic0/input_buffer_reg_62_/D    1
clk(R)->clk(R)	2.770    -4.363/*        0.130/*         nr/nic0/input_buffer_reg_18_/D    1
clk(R)->clk(R)	2.779    -4.363/*        0.121/*         nr/nic0/input_buffer_reg_44_/D    1
clk(R)->clk(R)	2.753    -4.362/*        0.147/*         nr/router_ring/r1/cwi/odd_tail_reg_2_/D    1
clk(R)->clk(R)	2.777    -4.362/*        0.123/*         nr/nic0/input_buffer_reg_37_/D    1
clk(R)->clk(R)	2.754    -4.362/*        0.146/*         nr/router_ring/r1/cwi/odd_tail_reg_1_/D    1
clk(R)->clk(R)	2.770    -4.362/*        0.130/*         nr/nic0/input_buffer_reg_16_/D    1
clk(R)->clk(R)	2.752    -4.362/*        0.148/*         nr/router_ring/r1/cwi/odd_tail_reg_6_/D    1
clk(R)->clk(R)	2.751    -4.362/*        0.149/*         nr/router_ring/r1/cwi/odd_tail_reg_7_/D    1
clk(R)->clk(R)	2.771    -4.362/*        0.129/*         nr/nic0/input_buffer_reg_25_/D    1
clk(R)->clk(R)	2.753    -4.361/*        0.147/*         nr/router_ring/r1/cwi/odd_tail_reg_4_/D    1
clk(R)->clk(R)	2.778    -4.361/*        0.122/*         nr/nic0/input_buffer_reg_33_/D    1
clk(R)->clk(R)	2.775    -4.360/*        0.125/*         nr/nic0/input_buffer_reg_13_/D    1
clk(R)->clk(R)	2.779    -4.360/*        0.121/*         nr/nic0/input_buffer_reg_8_/D    1
clk(R)->clk(R)	2.771    -4.358/*        0.129/*         nr/nic0/input_buffer_reg_27_/D    1
clk(R)->clk(R)	2.777    -4.358/*        0.123/*         nr/nic0/input_buffer_reg_10_/D    1
clk(R)->clk(R)	2.757    -4.358/*        0.143/*         nr/router_ring/r1/cwi/odd_tail_reg_0_/D    1
clk(R)->clk(R)	2.769    -4.358/*        0.131/*         nr/nic0/input_buffer_reg_23_/D    1
clk(R)->clk(R)	2.773    -4.358/*        0.127/*         nr/nic0/input_buffer_reg_39_/D    1
clk(R)->clk(R)	2.782    -4.356/*        0.118/*         nr/nic0/input_buffer_reg_38_/D    1
clk(R)->clk(R)	2.843    */-4.355        */0.057         cpu0/myIF_ID/ID_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.843    */-4.355        */0.057         cpu0/myIF_ID/ID_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.355        */0.057         cpu0/myIF_ID/ID_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.843    */-4.354        */0.057         cpu0/myIF_ID/ID_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.758    -4.354/*        0.142/*         nr/router_ring/r1/cwi/odd_tail_reg_5_/D    1
clk(R)->clk(R)	2.844    */-4.353        */0.056         cpu0/myIF_ID/ID_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.778    -4.352/*        0.122/*         nr/nic0/input_buffer_reg_22_/D    1
clk(R)->clk(R)	2.779    -4.352/*        0.121/*         nr/nic0/input_buffer_reg_19_/D    1
clk(R)->clk(R)	2.778    -4.350/*        0.122/*         nr/nic0/input_buffer_reg_9_/D    1
clk(R)->clk(R)	2.780    -4.350/*        0.120/*         nr/nic0/input_buffer_reg_41_/D    1
clk(R)->clk(R)	2.774    -4.349/*        0.126/*         nr/nic0/input_buffer_reg_20_/D    1
clk(R)->clk(R)	3.081    -4.346/*        -0.181/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_19_/D    1
clk(R)->clk(R)	2.779    -4.339/*        0.121/*         nr/nic0/input_buffer_reg_7_/D    1
clk(R)->clk(R)	2.782    -4.337/*        0.118/*         nr/router_ring/r1/cwi/even_tail_reg_1_/D    1
clk(R)->clk(R)	2.842    */-4.329        */0.058         cpu0/myIF_ID/ID_nic_en_reg/D    1
clk(R)->clk(R)	2.789    -4.329/*        0.111/*         nr/router_ring/r1/cwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	3.102    -4.325/*        -0.202/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_7_/D    1
clk(R)->clk(R)	2.844    */-4.321        */0.056         cpu0/myIF_ID/ID_Wnic_en_reg/D    1
clk(R)->clk(R)	2.799    -4.317/*        0.101/*         nr/router_ring/r1/cwi/even_tail_reg_3_/D    1
clk(R)->clk(R)	2.798    -4.317/*        0.102/*         nr/router_ring/r1/cwi/even_tail_reg_4_/D    1
clk(R)->clk(R)	2.800    -4.316/*        0.100/*         nr/router_ring/r1/cwi/even_tail_reg_2_/D    1
clk(R)->clk(R)	2.799    -4.314/*        0.101/*         nr/router_ring/r1/cwi/even_tail_reg_7_/D    1
clk(R)->clk(R)	2.805    -4.309/*        0.095/*         nr/router_ring/r1/cwi/even_tail_reg_5_/D    1
clk(R)->clk(R)	2.843    */-4.308        */0.057         cpu0/myIF_ID/ID_mem_en_reg/D    1
clk(R)->clk(R)	2.844    */-4.306        */0.056         cpu0/myIF_ID/ID_Wmem_en_reg/D    1
clk(R)->clk(R)	2.810    -4.302/*        0.090/*         nr/router_ring/r1/cwi/even_tail_reg_6_/D    1
clk(R)->clk(F)	2.282    -4.298/*        -0.582/*        nr/router_ring/r1/cwo/cwso_reg/D    1
clk(R)->clk(R)	3.155    -4.267/*        -0.255/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_10_/D    1
clk(R)->clk(R)	2.863    */-4.259        */0.037         nr/nic0/net_do_reg_46_/D    1
clk(R)->clk(R)	2.863    */-4.258        */0.037         nr/nic0/net_do_reg_59_/D    1
clk(R)->clk(R)	2.861    */-4.257        */0.039         nr/nic0/net_do_reg_0_/D    1
clk(R)->clk(R)	2.866    */-4.256        */0.034         nr/nic0/net_do_reg_43_/D    1
clk(R)->clk(R)	2.862    */-4.256        */0.038         nr/nic0/net_do_reg_12_/D    1
clk(R)->clk(R)	2.868    */-4.255        */0.032         nr/nic0/net_do_reg_44_/D    1
clk(R)->clk(R)	2.867    */-4.255        */0.033         nr/nic0/net_do_reg_45_/D    1
clk(R)->clk(R)	2.868    */-4.254        */0.032         nr/nic0/net_do_reg_42_/D    1
clk(R)->clk(R)	2.866    */-4.254        */0.034         nr/nic0/net_do_reg_40_/D    1
clk(R)->clk(R)	2.866    */-4.254        */0.034         nr/nic0/net_do_reg_10_/D    1
clk(R)->clk(R)	2.862    */-4.254        */0.038         nr/nic0/net_do_reg_3_/D    1
clk(R)->clk(R)	2.860    */-4.254        */0.040         nr/nic0/net_do_reg_23_/D    1
clk(R)->clk(R)	2.860    */-4.254        */0.040         nr/nic0/net_do_reg_36_/D    1
clk(R)->clk(R)	2.860    */-4.254        */0.040         nr/nic0/net_do_reg_4_/D    1
clk(R)->clk(R)	2.865    */-4.252        */0.035         nr/nic0/net_do_reg_27_/D    1
clk(R)->clk(R)	2.851    */-4.252        */0.049         nr/nic0/net_do_reg_63_/D    1
clk(R)->clk(R)	2.868    */-4.252        */0.032         nr/nic0/net_do_reg_9_/D    1
clk(R)->clk(R)	2.864    */-4.252        */0.036         nr/nic0/net_do_reg_24_/D    1
clk(R)->clk(R)	2.872    */-4.251        */0.028         nr/nic0/net_do_reg_47_/D    1
clk(R)->clk(R)	2.860    */-4.251        */0.040         nr/nic0/net_do_reg_20_/D    1
clk(R)->clk(R)	2.872    */-4.251        */0.028         nr/nic0/net_do_reg_58_/D    1
clk(R)->clk(R)	2.868    */-4.251        */0.032         nr/nic0/net_do_reg_16_/D    1
clk(R)->clk(R)	2.871    */-4.251        */0.029         nr/nic0/net_do_reg_61_/D    1
clk(R)->clk(R)	2.870    */-4.251        */0.030         nr/nic0/net_do_reg_62_/D    1
clk(R)->clk(R)	2.869    */-4.251        */0.031         nr/nic0/net_do_reg_26_/D    1
clk(R)->clk(R)	2.864    */-4.251        */0.036         nr/nic0/net_do_reg_56_/D    1
clk(R)->clk(R)	2.862    */-4.251        */0.038         nr/nic0/net_do_reg_1_/D    1
clk(R)->clk(R)	2.871    */-4.250        */0.029         nr/nic0/net_do_reg_31_/D    1
clk(R)->clk(R)	2.863    */-4.250        */0.037         nr/nic0/net_do_reg_2_/D    1
clk(R)->clk(R)	2.862    */-4.250        */0.038         nr/nic0/net_do_reg_18_/D    1
clk(R)->clk(R)	2.863    */-4.250        */0.037         nr/nic0/net_do_reg_33_/D    1
clk(R)->clk(R)	2.864    */-4.250        */0.036         nr/nic0/net_do_reg_53_/D    1
clk(R)->clk(R)	2.870    */-4.249        */0.030         nr/nic0/net_do_reg_8_/D    1
clk(R)->clk(R)	2.677    -4.249/*        0.223/*         nr/router_ring/r1/ccwi/odd_tail_reg_1_/D    1
clk(R)->clk(R)	2.865    */-4.249        */0.035         nr/nic0/net_do_reg_35_/D    1
clk(R)->clk(R)	2.872    */-4.249        */0.028         nr/nic0/net_do_reg_25_/D    1
clk(R)->clk(R)	2.875    */-4.249        */0.025         nr/nic0/net_do_reg_60_/D    1
clk(R)->clk(R)	2.865    */-4.248        */0.035         nr/nic0/net_do_reg_52_/D    1
clk(R)->clk(R)	2.867    */-4.248        */0.033         nr/nic0/net_do_reg_55_/D    1
clk(R)->clk(R)	2.867    */-4.247        */0.033         nr/nic0/net_do_reg_21_/D    1
clk(R)->clk(R)	2.873    */-4.247        */0.027         nr/nic0/net_do_reg_32_/D    1
clk(R)->clk(R)	2.868    */-4.247        */0.032         nr/nic0/net_do_reg_17_/D    1
clk(R)->clk(R)	2.873    */-4.247        */0.027         nr/nic0/net_do_reg_13_/D    1
clk(R)->clk(R)	2.876    */-4.247        */0.024         nr/nic0/net_do_reg_14_/D    1
clk(R)->clk(R)	2.868    */-4.246        */0.032         nr/nic0/net_do_reg_34_/D    1
clk(R)->clk(R)	2.872    */-4.246        */0.028         nr/nic0/net_do_reg_30_/D    1
clk(R)->clk(R)	2.869    */-4.246        */0.031         nr/nic0/net_do_reg_38_/D    1
clk(R)->clk(R)	2.869    */-4.246        */0.031         nr/nic0/net_do_reg_54_/D    1
clk(R)->clk(R)	2.875    */-4.246        */0.025         nr/nic0/net_do_reg_29_/D    1
clk(R)->clk(R)	2.871    */-4.245        */0.029         nr/nic0/net_do_reg_37_/D    1
clk(R)->clk(R)	2.869    */-4.245        */0.031         nr/nic0/net_do_reg_5_/D    1
clk(R)->clk(R)	2.878    */-4.245        */0.022         nr/nic0/net_do_reg_11_/D    1
clk(R)->clk(R)	2.871    */-4.245        */0.029         nr/nic0/net_do_reg_57_/D    1
clk(R)->clk(R)	2.874    */-4.244        */0.026         nr/nic0/net_do_reg_48_/D    1
clk(R)->clk(R)	2.868    */-4.244        */0.032         nr/nic0/net_do_reg_22_/D    1
clk(R)->clk(R)	2.875    */-4.244        */0.025         nr/nic0/net_do_reg_7_/D    1
clk(R)->clk(R)	2.871    */-4.244        */0.029         nr/nic0/net_do_reg_19_/D    1
clk(R)->clk(R)	2.874    */-4.243        */0.026         nr/nic0/net_do_reg_39_/D    1
clk(R)->clk(R)	2.882    */-4.242        */0.018         nr/nic0/net_do_reg_15_/D    1
clk(R)->clk(R)	2.874    */-4.242        */0.026         nr/nic0/net_do_reg_6_/D    1
clk(R)->clk(R)	2.877    */-4.240        */0.023         nr/nic0/net_do_reg_50_/D    1
clk(R)->clk(R)	2.881    */-4.240        */0.019         nr/nic0/net_do_reg_28_/D    1
clk(R)->clk(R)	2.879    */-4.239        */0.021         nr/nic0/net_do_reg_49_/D    1
clk(R)->clk(R)	2.887    */-4.239        */0.013         nr/nic0/net_do_reg_41_/D    1
clk(R)->clk(R)	2.881    */-4.238        */0.019         nr/nic0/net_do_reg_51_/D    1
clk(R)->clk(F)	1.635    -4.237/*        0.065/*         nr/router_ring/r4/ccwo/ccwdo_reg_55_/D    1
clk(R)->clk(R)	3.208    -4.210/*        -0.308/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_8_/D    1
clk(R)->clk(R)	3.270    -4.139/*        -0.370/*        cpu2/myID_EXMEM/EXMEM_reg1_out_reg_23_/D    1
clk(R)->clk(R)	2.990    */-4.124        */-0.090        nr/nic3/d_out_reg_63_/D    1
clk(R)->clk(R)	2.843    */-4.115        */0.057         cpu3/myIF_ID/ID_immediate_reg_6_/D    1
clk(R)->clk(R)	2.843    */-4.115        */0.057         cpu3/myIF_ID/ID_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.843    */-4.115        */0.057         cpu3/myIF_ID/ID_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.844    */-4.115        */0.056         cpu3/myIF_ID/ID_immediate_reg_2_/D    1
clk(R)->clk(R)	2.844    */-4.114        */0.056         cpu3/myIF_ID/ID_immediate_reg_14_/D    1
clk(R)->clk(R)	2.843    */-4.114        */0.057         cpu3/myIF_ID/ID_immediate_reg_11_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu3/myIF_ID/ID_immediate_reg_12_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu1/myIF_ID/ID_reg2_reg_4_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu3/myIF_ID/ID_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.844    */-4.113        */0.056         cpu3/myIF_ID/ID_immediate_reg_9_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu3/myIF_ID/ID_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu1/myIF_ID/ID_reg2_reg_0_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu1/myIF_ID/ID_reg2_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu3/myIF_ID/ID_immediate_reg_15_/D    1
clk(R)->clk(R)	2.843    */-4.113        */0.057         cpu3/myIF_ID/ID_immediate_reg_3_/D    1
clk(R)->clk(R)	2.844    */-4.112        */0.056         cpu3/myIF_ID/ID_immediate_reg_8_/D    1
clk(R)->clk(R)	2.844    */-4.112        */0.056         cpu1/myIF_ID/ID_reg2_reg_1_/D    1
clk(R)->clk(R)	2.844    */-4.112        */0.056         cpu1/myIF_ID/ID_reg2_reg_3_/D    1
clk(R)->clk(R)	2.844    */-4.111        */0.056         cpu3/myIF_ID/ID_immediate_reg_4_/D    1
clk(R)->clk(R)	2.843    */-4.111        */0.057         cpu3/myIF_ID/ID_immediate_reg_10_/D    1
clk(R)->clk(R)	2.844    */-4.111        */0.056         cpu3/myIF_ID/ID_immediate_reg_1_/D    1
clk(R)->clk(R)	2.843    */-4.110        */0.057         cpu1/myIF_ID/ID_reg1_reg_4_/D    1
clk(R)->clk(R)	2.844    */-4.110        */0.056         cpu3/myIF_ID/ID_immediate_reg_7_/D    1
clk(R)->clk(R)	2.843    */-4.110        */0.057         cpu3/myIF_ID/ID_immediate_reg_0_/D    1
clk(R)->clk(R)	2.843    */-4.110        */0.057         cpu3/myIF_ID/ID_immediate_reg_13_/D    1
clk(R)->clk(R)	2.844    */-4.109        */0.056         cpu3/myIF_ID/ID_immediate_reg_5_/D    1
clk(R)->clk(R)	2.843    */-4.102        */0.057         cpu1/myIF_ID/ID_reg1_reg_3_/D    1
clk(R)->clk(F)	2.285    -4.097/*        -0.585/*        nr/router_ring/r1/ccwo/ccwso_reg/D    1
clk(R)->clk(R)	2.842    */-4.097        */0.058         cpu1/myIF_ID/ID_reg1_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.095        */0.057         cpu1/myIF_ID/ID_reg1_reg_1_/D    1
clk(R)->clk(R)	2.843    */-4.094        */0.057         cpu1/myIF_ID/ID_reg1_reg_0_/D    1
clk(R)->clk(F)	1.572    -4.084/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.572    -4.084/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.572    -4.084/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.572    -4.084/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -4.084/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.572    -4.083/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -4.083/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -4.083/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -4.083/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.571    -4.082/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.573    -4.082/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.572    -4.082/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.572    -4.081/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.571    -4.081/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.571    -4.081/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.572    -4.080/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.573    -4.079/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.572    -4.079/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.573    -4.079/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.571    -4.079/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.573    -4.078/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.572    -4.078/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.572    -4.078/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.572    -4.077/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.572    -4.077/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.572    -4.077/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.572    -4.077/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.572    -4.076/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.571    -4.076/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.572    -4.076/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.572    -4.075/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.572    -4.075/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.572    -4.075/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.075/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.075/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.571    -4.075/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.572    -4.074/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.572    -4.074/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -4.073/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.571    -4.072/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.574    -4.072/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.572    -4.072/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.571    -4.071/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.071/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.573    -4.071/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.574    -4.071/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.571    -4.071/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(R)	2.844    */-4.071        */0.056         cpu3/myIF_ID/ID_instr_type_reg_0_/D    1
clk(R)->clk(F)	1.574    -4.070/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.574    -4.070/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.571    -4.070/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.572    -4.070/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -4.069/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.572    -4.069/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.573    -4.069/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.574    -4.069/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.574    -4.067/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.572    -4.067/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.574    -4.067/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.066/*        0.129/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.572    -4.066/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.573    -4.066/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.574    -4.066/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.574    -4.066/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.573    -4.066/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	2.267    -4.065/*        -0.567/*        nr/router_ring/r1/peo/peso_reg/D    1
clk(R)->clk(F)	1.573    -4.065/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.574    -4.065/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.573    -4.064/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.574    -4.064/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.574    -4.063/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.573    -4.063/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.572    -4.063/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.574    -4.063/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.574    -4.063/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.574    -4.063/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.574    -4.062/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.572    -4.062/*        0.128/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.573    -4.062/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.574    -4.062/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.572    -4.062/*        0.128/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.574    -4.061/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.573    -4.061/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.573    -4.061/*        0.127/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.574    -4.061/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.572    -4.061/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.572    -4.061/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.571    -4.061/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.574    -4.060/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.574    -4.060/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -4.060/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.574    -4.060/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -4.060/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.572    -4.059/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.573    -4.059/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.574    -4.059/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.574    -4.059/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.572    -4.059/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.574    -4.058/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.058/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.574    -4.056/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.572    -4.056/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.573    -4.056/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.574    -4.056/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.574    -4.055/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.574    -4.054/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(R)	2.788    */-4.054        */0.112         cpu2/myIF_ID/ID_ww_reg_1_/D    1
clk(R)->clk(F)	1.573    -4.054/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.573    -4.053/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.574    -4.053/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.574    -4.053/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.575    -4.053/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(R)	2.621    -4.053/*        0.279/*         nr/router_ring/r4/ccwi/odd_head_reg_2_/D    1
clk(R)->clk(F)	1.574    -4.053/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.577    -4.052/*        0.123/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.574    -4.052/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(R)	2.789    */-4.051        */0.111         cpu2/myIF_ID/ID_ww_reg_0_/D    1
clk(R)->clk(R)	2.789    */-4.051        */0.111         cpu2/myIF_ID/ID_opcode_reg_4_/D    1
clk(R)->clk(F)	1.575    -4.050/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(R)	2.790    */-4.050        */0.110         cpu2/myIF_ID/ID_opcode_reg_5_/D    1
clk(R)->clk(R)	2.790    */-4.050        */0.110         cpu2/myIF_ID/ID_opcode_reg_1_/D    1
clk(R)->clk(F)	1.575    -4.049/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.574    -4.049/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.575    -4.049/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(R)	2.790    */-4.048        */0.110         cpu2/myIF_ID/ID_ppp_reg_0_/D    1
clk(R)->clk(F)	1.574    -4.048/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(R)	2.791    */-4.048        */0.109         cpu2/myIF_ID/ID_ppp_reg_1_/D    1
clk(R)->clk(F)	1.574    -4.047/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.575    -4.047/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(R)	2.791    */-4.046        */0.109         cpu2/myIF_ID/ID_ppp_reg_2_/D    1
clk(R)->clk(R)	2.793    */-4.046        */0.107         cpu2/myIF_ID/ID_opcode_reg_2_/D    1
clk(R)->clk(R)	2.793    */-4.046        */0.107         cpu2/myIF_ID/ID_opcode_reg_3_/D    1
clk(R)->clk(R)	2.793    */-4.046        */0.107         cpu2/myIF_ID/ID_opcode_reg_0_/D    1
clk(R)->clk(F)	1.576    -4.045/*        0.124/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.575    -4.041/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.575    -4.041/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -4.024/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.571    -4.023/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.571    -4.022/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.571    -4.022/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.571    -4.021/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.571    -4.021/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.571    -4.020/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.571    -4.020/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.571    -4.020/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.571    -4.020/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.571    -4.019/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.571    -4.018/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.571    -4.018/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.571    -4.018/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.571    -4.018/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.571    -4.017/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.571    -4.017/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.572    -4.017/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.570    -4.016/*        0.130/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(F)	1.571    -4.016/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.570    -4.014/*        0.130/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.571    -4.014/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.572    -4.014/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.571    -4.014/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.571    -4.013/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.571    -4.013/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(R)	2.733    */-4.013        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.010/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(R)	2.796    */-4.010        */0.104         cpu3/myIF_ID/ID_opcode_reg_3_/D    1
clk(R)->clk(F)	1.571    -4.010/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.571    -4.008/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(R)	2.798    */-4.007        */0.102         cpu3/myIF_ID/ID_opcode_reg_2_/D    1
clk(R)->clk(F)	1.571    -4.006/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(R)	2.799    */-4.006        */0.101         cpu3/myIF_ID/ID_ww_reg_0_/D    1
clk(R)->clk(R)	2.799    */-4.005        */0.101         cpu3/myIF_ID/ID_ppp_reg_0_/D    1
clk(R)->clk(R)	2.799    */-4.005        */0.101         cpu3/myIF_ID/ID_ppp_reg_1_/D    1
clk(R)->clk(R)	2.843    */-4.004        */0.057         cpu1/myIF_ID/ID_immediate_reg_4_/D    1
clk(R)->clk(F)	1.571    -4.004/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(R)	2.734    */-4.004        */0.166         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_9_/D    1
clk(R)->clk(R)	2.800    */-4.004        */0.100         cpu3/myIF_ID/ID_ppp_reg_2_/D    1
clk(R)->clk(R)	2.844    */-4.003        */0.056         cpu1/myIF_ID/ID_immediate_reg_8_/D    1
clk(R)->clk(R)	2.844    */-4.003        */0.056         cpu1/myIF_ID/ID_immediate_reg_2_/D    1
clk(R)->clk(R)	2.844    */-4.002        */0.056         cpu1/myIF_ID/ID_immediate_reg_9_/D    1
clk(R)->clk(R)	2.844    */-4.002        */0.056         cpu1/myIF_ID/ID_immediate_reg_15_/D    1
clk(R)->clk(R)	2.843    */-4.002        */0.057         cpu1/myIF_ID/ID_immediate_reg_12_/D    1
clk(R)->clk(R)	2.843    */-4.002        */0.057         cpu1/myIF_ID/ID_immediate_reg_11_/D    1
clk(R)->clk(R)	2.844    */-4.002        */0.056         cpu1/myIF_ID/ID_immediate_reg_7_/D    1
clk(R)->clk(R)	2.843    */-4.002        */0.057         cpu1/myIF_ID/ID_immediate_reg_13_/D    1
clk(R)->clk(R)	2.844    */-4.002        */0.056         cpu1/myIF_ID/ID_immediate_reg_10_/D    1
clk(R)->clk(F)	1.571    -4.002/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.570    -4.002/*        0.130/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(R)	2.843    */-4.002        */0.057         cpu1/myIF_ID/ID_immediate_reg_3_/D    1
clk(R)->clk(R)	2.843    */-4.002        */0.057         cpu1/myIF_ID/ID_immediate_reg_1_/D    1
clk(R)->clk(R)	2.802    */-4.002        */0.098         cpu3/myIF_ID/ID_ww_reg_1_/D    1
clk(R)->clk(R)	2.844    */-4.001        */0.056         cpu1/myIF_ID/ID_immediate_reg_14_/D    1
clk(R)->clk(R)	2.843    */-4.001        */0.057         cpu1/myIF_ID/ID_immediate_reg_6_/D    1
clk(R)->clk(R)	2.801    */-4.001        */0.099         cpu3/myIF_ID/ID_opcode_reg_4_/D    1
clk(R)->clk(R)	2.843    */-4.001        */0.057         cpu1/myIF_ID/ID_immediate_reg_5_/D    1
clk(R)->clk(R)	2.843    */-4.000        */0.057         cpu1/myIF_ID/ID_immediate_reg_0_/D    1
clk(R)->clk(F)	1.571    -3.999/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.571    -3.998/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.572    -3.998/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.571    -3.997/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.571    -3.997/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.571    -3.996/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.571    -3.996/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.571    -3.995/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.571    -3.995/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.571    -3.995/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.571    -3.995/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.571    -3.995/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -3.994/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -3.994/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.571    -3.994/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.571    -3.994/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.571    -3.994/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.572    -3.993/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -3.993/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -3.993/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.572    -3.992/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.571    -3.989/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -3.988/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(R)	2.770    -3.988/*        0.130/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_57_/D    1
clk(R)->clk(F)	1.571    -3.986/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.578    -3.986/*        0.122/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.571    -3.985/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.579    -3.984/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.579    -3.981/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.579    -3.981/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.580    -3.981/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.580    -3.981/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.580    -3.980/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.579    -3.980/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.579    -3.980/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.579    -3.979/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.579    -3.979/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.581    -3.979/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.574    -3.978/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.574    -3.977/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.575    -3.977/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.580    -3.977/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.580    -3.977/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.576    -3.977/*        0.124/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -3.976/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.580    -3.976/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.571    -3.975/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.571    -3.975/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.581    -3.975/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.580    -3.975/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.579    -3.975/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.580    -3.975/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.572    -3.975/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.580    -3.975/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.580    -3.974/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.575    -3.974/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.580    -3.974/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.571    -3.974/*        0.129/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.577    -3.973/*        0.123/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.581    -3.973/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.581    -3.973/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.579    -3.972/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.579    -3.972/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.581    -3.971/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.577    -3.971/*        0.123/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.578    -3.971/*        0.122/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.572    -3.971/*        0.128/*         nr/router_ring/r4/peo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.581    -3.970/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.575    -3.970/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.580    -3.970/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.575    -3.970/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.577    -3.969/*        0.123/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.579    -3.968/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.580    -3.967/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.573    -3.967/*        0.127/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.578    -3.967/*        0.122/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.579    -3.967/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.579    -3.967/*        0.121/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.580    -3.965/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.575    -3.965/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.575    -3.965/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(R)	2.841    */-3.964        */0.059         cpu3/myIF_ID/ID_opcode_reg_1_/D    1
clk(R)->clk(F)	1.578    -3.964/*        0.122/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.577    -3.963/*        0.123/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.574    -3.963/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(R)	2.841    */-3.962        */0.059         cpu3/myIF_ID/ID_opcode_reg_0_/D    1
clk(R)->clk(F)	1.574    -3.962/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.580    -3.962/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(R)	2.842    */-3.961        */0.058         cpu3/myIF_ID/ID_opcode_reg_5_/D    1
clk(R)->clk(F)	1.580    -3.961/*        0.120/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.574    -3.960/*        0.126/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.575    -3.960/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.575    -3.959/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.581    -3.958/*        0.119/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.575    -3.958/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(R)	1.400    -3.957/*        1.000/*         node1_d_out[30]    1
clk(R)->clk(F)	1.576    -3.957/*        0.124/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.575    -3.956/*        0.125/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(F)	1.576    -3.955/*        0.124/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(R)	1.400    -3.955/*        1.000/*         node1_d_out[26]    1
clk(R)->clk(R)	2.751    */-3.954        */0.149         cpu1/myPC/PCout_reg_1_/D    1
clk(R)->clk(R)	1.400    */-3.953        */1.000         node1_d_out[63]    1
clk(R)->clk(R)	2.751    */-3.953        */0.149         cpu1/myPC/PCout_reg_0_/D    1
clk(R)->clk(F)	1.576    -3.948/*        0.124/*         nr/router_ring/r4/peo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(R)	2.787    */-3.933        */0.113         cpu3/myIF_ID/ID_reg2_reg_2_/D    1
clk(R)->clk(R)	2.790    */-3.930        */0.110         cpu3/myIF_ID/ID_reg2_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.927/*        1.000/*         node1_d_out[24]    1
clk(R)->clk(R)	2.764    -3.927/*        0.136/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_50_/D    1
clk(R)->clk(R)	2.792    */-3.926        */0.108         cpu3/myIF_ID/ID_reg2_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.923        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_5_/D    1
clk(R)->clk(R)	2.733    */-3.921        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_8_/D    1
clk(R)->clk(R)	2.733    */-3.921        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_13_/D    1
clk(R)->clk(R)	1.400    -3.921/*        1.000/*         node1_d_out[31]    1
clk(R)->clk(R)	2.733    */-3.920        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_11_/D    1
clk(R)->clk(R)	2.733    */-3.920        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_12_/D    1
clk(R)->clk(R)	2.733    */-3.920        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.920        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_3_/D    1
clk(R)->clk(R)	2.733    */-3.919        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_10_/D    1
clk(R)->clk(R)	2.733    */-3.919        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_9_/D    1
clk(R)->clk(R)	2.733    */-3.918        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_7_/D    1
clk(R)->clk(R)	2.769    -3.918/*        0.131/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_47_/D    1
clk(R)->clk(R)	2.733    */-3.917        */0.167         cpu2/myID_EXMEM/EXMEM_mem_en_reg/D    1
clk(R)->clk(R)	2.768    -3.917/*        0.132/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_45_/D    1
clk(R)->clk(R)	2.733    */-3.917        */0.167         cpu2/myID_EXMEM/EXMEM_ppp_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.917        */0.167         cpu2/myID_EXMEM/EXMEM_Wmem_en_reg/D    1
clk(R)->clk(R)	2.733    */-3.917        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_2_/D    1
clk(R)->clk(R)	2.733    */-3.917        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_6_/D    1
clk(R)->clk(R)	2.764    -3.916/*        0.136/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_63_/D    1
clk(R)->clk(R)	2.733    */-3.915        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.915        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.915        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.733    */-3.914        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_5_/D    1
clk(R)->clk(R)	1.400    -3.914/*        1.000/*         node1_d_out[0]    1
clk(R)->clk(R)	2.733    */-3.914        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.914        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.733    */-3.912        */0.167         cpu2/myID_EXMEM/EXMEM_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.911        */0.167         cpu2/myID_EXMEM/EXMEM_ppp_reg_2_/D    1
clk(R)->clk(R)	2.733    */-3.910        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.910        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_en_reg/D    1
clk(R)->clk(R)	2.733    */-3.910        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_14_/D    1
clk(R)->clk(R)	2.733    */-3.910        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.909        */0.167         cpu2/myID_EXMEM/EXMEM_ppp_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.908        */0.167         cpu2/myID_EXMEM/EXMEM_immediate_reg_15_/D    1
clk(R)->clk(R)	2.733    */-3.908        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.733    */-3.907        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.733    */-3.906        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.906        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.905        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.904        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_reg_3_/D    1
clk(R)->clk(R)	2.733    */-3.904        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.904/*        1.000/*         node1_d_out[2]    1
clk(R)->clk(R)	2.733    */-3.903        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_reg_3_/D    1
clk(R)->clk(R)	2.733    */-3.902        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_reg_2_/D    1
clk(R)->clk(R)	2.733    */-3.901        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.901        */0.167         cpu2/myID_EXMEM/EXMEM_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.900        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.896        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_reg_1_/D    1
clk(R)->clk(R)	1.400    -3.890/*        1.000/*         node1_d_out[25]    1
clk(R)->clk(R)	1.400    -3.889/*        1.000/*         node1_d_out[16]    1
clk(R)->clk(R)	2.844    */-3.889        */0.056         cpu1/myPC/PCout_reg_9_/D    1
clk(R)->clk(R)	2.844    */-3.888        */0.056         cpu1/myPC/PCout_reg_5_/D    1
clk(R)->clk(R)	1.400    -3.888/*        1.000/*         node1_d_out[5]    1
clk(R)->clk(R)	2.844    */-3.888        */0.056         cpu1/myPC/PCout_reg_13_/D    1
clk(R)->clk(R)	2.844    */-3.887        */0.056         cpu1/myPC/PCout_reg_3_/D    1
clk(R)->clk(R)	2.844    */-3.886        */0.056         cpu1/myPC/PCout_reg_10_/D    1
clk(R)->clk(R)	2.844    */-3.885        */0.056         cpu1/myPC/PCout_reg_11_/D    1
clk(R)->clk(R)	2.844    */-3.885        */0.056         cpu1/myPC/PCout_reg_6_/D    1
clk(R)->clk(R)	2.844    */-3.885        */0.056         cpu1/myPC/PCout_reg_7_/D    1
clk(R)->clk(R)	2.844    */-3.885        */0.056         cpu1/myPC/PCout_reg_4_/D    1
clk(R)->clk(R)	2.844    */-3.885        */0.056         cpu1/myPC/PCout_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.884        */0.056         cpu1/myPC/PCout_reg_8_/D    1
clk(R)->clk(R)	2.844    */-3.883        */0.056         cpu1/myPC/PCout_reg_12_/D    1
clk(R)->clk(R)	2.733    */-3.882        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_reg_4_/D    1
clk(R)->clk(R)	2.844    */-3.882        */0.056         cpu1/myPC/PCout_reg_14_/D    1
clk(R)->clk(R)	2.844    */-3.881        */0.056         cpu1/myPC/PCout_reg_15_/D    1
clk(R)->clk(R)	2.843    */-3.879        */0.057         cpu3/myIF_ID/ID_reg2_reg_1_/D    1
clk(R)->clk(R)	2.843    */-3.878        */0.057         cpu3/myIF_ID/ID_reg2_reg_0_/D    1
clk(R)->clk(F)	2.284    -3.874/*        -0.584/*        nr/router_ring/r4/cwo/cwso_reg/D    1
clk(R)->clk(R)	2.764    -3.873/*        0.136/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_53_/D    1
clk(R)->clk(R)	2.844    */-3.871        */0.056         cpu3/myIF_ID/ID_reg1_reg_3_/D    1
clk(R)->clk(R)	2.765    -3.869/*        0.135/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_54_/D    1
clk(R)->clk(R)	2.843    */-3.868        */0.057         cpu3/myIF_ID/ID_reg1_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.863        */0.057         cpu3/myIF_ID/ID_reg1_reg_4_/D    1
clk(R)->clk(R)	2.843    */-3.857        */0.057         cpu3/myIF_ID/ID_reg1_reg_1_/D    1
clk(R)->clk(R)	2.843    */-3.855        */0.057         cpu3/myIF_ID/ID_reg1_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.848        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_7_/D    1
clk(R)->clk(R)	1.400    -3.839/*        1.000/*         node1_d_out[10]    1
clk(R)->clk(R)	2.843    */-3.837        */0.057         cpu1/myIF_ID/ID_Wreg_en_reg/D    1
clk(R)->clk(R)	2.734    */-3.836        */0.166         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_6_/D    1
clk(R)->clk(R)	2.767    -3.836/*        0.133/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_38_/D    1
clk(R)->clk(R)	2.767    -3.834/*        0.133/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_39_/D    1
clk(R)->clk(R)	3.013    -3.833/*        -0.113/*        cpu2/myID_EXMEM/EXMEM_ww_reg_0_/D    1
clk(R)->clk(R)	2.765    -3.832/*        0.135/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_48_/D    1
clk(R)->clk(R)	2.843    */-3.828        */0.057         nr/router_ring/r1/cwi/cwri_odd_reg/D    1
clk(R)->clk(R)	2.766    -3.826/*        0.134/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_61_/D    1
clk(R)->clk(R)	2.768    -3.825/*        0.132/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_35_/D    1
clk(R)->clk(R)	2.767    -3.825/*        0.133/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_33_/D    1
clk(R)->clk(R)	2.769    -3.825/*        0.131/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_36_/D    1
clk(R)->clk(R)	1.400    -3.824/*        1.000/*         node1_d_out[11]    1
clk(R)->clk(R)	1.400    -3.824/*        1.000/*         node1_d_out[9]    1
clk(R)->clk(R)	2.843    */-3.812        */0.057         cpu1/myIF_ID/ID_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.811        */0.057         cpu1/myIF_ID/ID_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.844    */-3.809        */0.056         cpu1/myIF_ID/ID_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.844    */-3.809        */0.056         cpu1/myIF_ID/ID_Wreg_reg_4_/D    1
clk(R)->clk(R)	1.400    -3.809/*        1.000/*         node1_d_out[13]    1
clk(R)->clk(R)	2.844    */-3.809        */0.056         cpu1/myIF_ID/ID_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.767    -3.808/*        0.133/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_55_/D    1
clk(R)->clk(R)	2.843    */-3.806        */0.057         cpu2/myIF_ID/ID_immediate_reg_3_/D    1
clk(R)->clk(R)	2.843    */-3.805        */0.057         cpu2/myIF_ID/ID_immediate_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.805        */0.056         cpu2/myIF_ID/ID_immediate_reg_13_/D    1
clk(R)->clk(R)	2.844    */-3.804        */0.056         cpu2/myIF_ID/ID_immediate_reg_12_/D    1
clk(R)->clk(R)	2.844    */-3.804        */0.056         cpu2/myIF_ID/ID_immediate_reg_0_/D    1
clk(R)->clk(R)	2.844    */-3.804        */0.056         cpu2/myIF_ID/ID_immediate_reg_8_/D    1
clk(R)->clk(R)	2.843    */-3.804        */0.057         cpu2/myIF_ID/ID_immediate_reg_6_/D    1
clk(R)->clk(R)	2.743    */-3.803        */0.157         nr/router_ring/r1/cwi/odd_head_reg_4_/D    1
clk(R)->clk(R)	2.743    */-3.803        */0.157         nr/router_ring/r1/cwi/odd_head_reg_6_/D    1
clk(R)->clk(R)	2.843    */-3.803        */0.057         cpu2/myIF_ID/ID_immediate_reg_5_/D    1
clk(R)->clk(R)	2.743    */-3.803        */0.157         nr/router_ring/r1/cwi/odd_head_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.802        */0.056         cpu2/myIF_ID/ID_immediate_reg_10_/D    1
clk(R)->clk(R)	2.743    */-3.802        */0.157         nr/router_ring/r1/cwi/odd_head_reg_3_/D    1
clk(R)->clk(R)	2.843    */-3.802        */0.057         cpu2/myIF_ID/ID_immediate_reg_9_/D    1
clk(R)->clk(R)	2.843    */-3.802        */0.057         cpu2/myIF_ID/ID_immediate_reg_11_/D    1
clk(R)->clk(R)	2.843    */-3.802        */0.057         cpu2/myIF_ID/ID_immediate_reg_15_/D    1
clk(R)->clk(R)	2.743    */-3.801        */0.157         nr/router_ring/r1/cwi/odd_head_reg_1_/D    1
clk(R)->clk(R)	2.743    */-3.801        */0.157         nr/router_ring/r1/cwi/odd_head_reg_5_/D    1
clk(R)->clk(R)	2.743    */-3.801        */0.157         nr/router_ring/r1/cwi/odd_head_reg_0_/D    1
clk(R)->clk(R)	2.844    */-3.801        */0.056         cpu2/myIF_ID/ID_immediate_reg_1_/D    1
clk(R)->clk(R)	2.781    -3.800/*        0.119/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_32_/D    1
clk(R)->clk(R)	2.743    */-3.800        */0.157         nr/router_ring/r1/cwi/odd_head_reg_7_/D    1
clk(R)->clk(R)	2.844    */-3.800        */0.056         cpu2/myIF_ID/ID_immediate_reg_14_/D    1
clk(R)->clk(R)	2.844    */-3.800        */0.056         cpu2/myIF_ID/ID_immediate_reg_4_/D    1
clk(R)->clk(R)	2.844    */-3.800        */0.056         cpu2/myIF_ID/ID_immediate_reg_7_/D    1
clk(R)->clk(R)	2.844    */-3.796        */0.056         nr/router_ring/r1/cwi/cwri_even_reg/D    1
clk(R)->clk(R)	2.733    */-3.793        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_15_/D    1
clk(R)->clk(R)	2.843    */-3.792        */0.057         cpu3/myPC/PCout_reg_12_/D    1
clk(R)->clk(R)	2.843    */-3.792        */0.057         cpu3/myPC/PCout_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.791        */0.057         cpu3/myPC/PCout_reg_25_/D    1
clk(R)->clk(R)	2.844    */-3.791        */0.056         cpu3/myPC/PCout_reg_7_/D    1
clk(R)->clk(R)	2.766    -3.791/*        0.134/*         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_49_/D    1
clk(R)->clk(R)	2.844    */-3.791        */0.056         cpu3/myPC/PCout_reg_4_/D    1
clk(R)->clk(R)	2.843    */-3.790        */0.057         cpu3/myPC/PCout_reg_20_/D    1
clk(R)->clk(R)	2.843    */-3.790        */0.057         cpu3/myPC/PCout_reg_3_/D    1
clk(R)->clk(R)	2.843    */-3.789        */0.057         cpu3/myPC/PCout_reg_6_/D    1
clk(R)->clk(R)	2.843    */-3.789        */0.057         cpu3/myPC/PCout_reg_16_/D    1
clk(R)->clk(R)	2.844    */-3.789        */0.056         cpu3/myPC/PCout_reg_8_/D    1
clk(R)->clk(R)	2.843    */-3.789        */0.057         cpu3/myPC/PCout_reg_9_/D    1
clk(R)->clk(R)	2.844    */-3.788        */0.056         cpu3/myPC/PCout_reg_5_/D    1
clk(R)->clk(R)	2.843    */-3.788        */0.057         cpu3/myPC/PCout_reg_17_/D    1
clk(R)->clk(R)	2.843    */-3.787        */0.057         cpu3/myPC/PCout_reg_10_/D    1
clk(R)->clk(R)	2.843    */-3.787        */0.057         cpu3/myPC/PCout_reg_22_/D    1
clk(R)->clk(R)	2.843    */-3.787        */0.057         cpu3/myPC/PCout_reg_11_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_13_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_14_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_23_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_18_/D    1
clk(R)->clk(R)	2.844    */-3.786        */0.056         cpu3/myPC/PCout_reg_24_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_15_/D    1
clk(R)->clk(R)	2.843    */-3.786        */0.057         cpu3/myPC/PCout_reg_19_/D    1
clk(R)->clk(R)	2.844    */-3.784        */0.056         cpu3/myPC/PCout_reg_21_/D    1
clk(R)->clk(R)	2.843    */-3.784        */0.057         cpu3/myPC/PCout_reg_26_/D    1
clk(R)->clk(R)	1.400    -3.783/*        1.000/*         node1_d_out[8]    1
clk(R)->clk(R)	2.842    */-3.781        */0.058         cpu1/myIF_ID/ID_nic_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.781        */0.057         cpu3/myPC/PCout_reg_31_/D    1
clk(R)->clk(R)	2.843    */-3.780        */0.057         cpu3/myPC/PCout_reg_30_/D    1
clk(R)->clk(R)	2.842    */-3.780        */0.058         cpu1/myIF_ID/ID_Wnic_en_reg/D    1
clk(R)->clk(R)	1.400    */-3.778        */1.000         node3_d_out[53]    1
clk(R)->clk(R)	2.733    */-3.778        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_13_/D    1
clk(R)->clk(R)	2.733    */-3.778        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_12_/D    1
clk(R)->clk(R)	2.661    -3.775/*        0.239/*         nr/router_ring/r4/ccwi/odd_tail_reg_1_/D    1
clk(R)->clk(R)	2.841    */-3.773        */0.059         cpu3/myPC/PCout_reg_1_/D    1
clk(R)->clk(R)	2.733    */-3.772        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_2_/D    1
clk(R)->clk(R)	2.842    */-3.772        */0.058         cpu3/myPC/PCout_reg_0_/D    1
clk(R)->clk(R)	2.740    */-3.769        */0.160         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_16_/D    1
clk(R)->clk(R)	2.740    */-3.769        */0.160         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_19_/D    1
clk(R)->clk(R)	2.841    */-3.767        */0.059         cpu3/myPC/PCout_reg_28_/D    1
clk(R)->clk(R)	2.840    */-3.766        */0.060         cpu3/myPC/PCout_reg_29_/D    1
clk(R)->clk(R)	2.841    */-3.764        */0.059         cpu3/myPC/PCout_reg_27_/D    1
clk(R)->clk(R)	2.733    */-3.758        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_8_/D    1
clk(R)->clk(R)	2.843    */-3.756        */0.057         cpu1/myIF_ID/ID_mem_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.755        */0.057         cpu1/myIF_ID/ID_Wmem_en_reg/D    1
clk(R)->clk(R)	2.931    -3.755/*        -0.031/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_60_/D    1
clk(R)->clk(R)	2.733    */-3.753        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_14_/D    1
clk(R)->clk(R)	2.776    */-3.753        */0.124         cpu2/myPC/PCout_reg_1_/D    1
clk(R)->clk(R)	2.778    */-3.752        */0.122         cpu2/myPC/PCout_reg_0_/D    1
clk(R)->clk(R)	2.733    */-3.748        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_4_/D    1
clk(R)->clk(R)	2.736    */-3.743        */0.164         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_22_/D    1
clk(R)->clk(R)	2.733    */-3.741        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_1_/D    1
clk(R)->clk(R)	1.400    -3.739/*        1.000/*         node1_d_out[15]    1
clk(R)->clk(R)	2.734    */-3.738        */0.166         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_11_/D    1
clk(R)->clk(R)	2.733    */-3.730        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_30_/D    1
clk(R)->clk(R)	1.400    -3.727/*        1.000/*         node3_d_out[38]    1
clk(R)->clk(R)	2.843    */-3.726        */0.057         cpu1/myIF_ID/ID_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.724        */0.057         cpu1/myIF_ID/ID_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.844    */-3.723        */0.056         cpu1/myIF_ID/ID_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.843    */-3.723        */0.057         cpu1/myIF_ID/ID_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.736    */-3.721        */0.164         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_21_/D    1
clk(R)->clk(R)	2.738    */-3.718        */0.162         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_23_/D    1
clk(R)->clk(R)	3.153    -3.714/*        -0.253/*        nr/nic0/input_statue_reg_reg/D    1
clk(R)->clk(R)	2.733    */-3.712        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_0_/D    1
clk(R)->clk(R)	1.400    -3.707/*        1.000/*         node1_d_out[29]    1
clk(R)->clk(R)	1.400    */-3.706        */1.000         node3_d_out[63]    1
clk(R)->clk(R)	2.733    */-3.700        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_5_/D    1
clk(R)->clk(R)	2.733    */-3.698        */0.167         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_3_/D    1
clk(R)->clk(R)	2.998    -3.696/*        -0.098/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_59_/D    1
clk(R)->clk(R)	2.844    */-3.695        */0.056         cpu2/myPC/PCout_reg_13_/D    1
clk(R)->clk(R)	2.843    */-3.695        */0.057         cpu2/myPC/PCout_reg_14_/D    1
clk(R)->clk(R)	2.844    */-3.694        */0.056         cpu2/myPC/PCout_reg_7_/D    1
clk(R)->clk(R)	2.844    */-3.694        */0.056         cpu2/myPC/PCout_reg_15_/D    1
clk(R)->clk(R)	2.843    */-3.693        */0.057         cpu2/myPC/PCout_reg_6_/D    1
clk(R)->clk(R)	2.843    */-3.693        */0.057         cpu2/myPC/PCout_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.693        */0.056         cpu2/myPC/PCout_reg_4_/D    1
clk(R)->clk(R)	2.843    */-3.693        */0.057         cpu2/myPC/PCout_reg_5_/D    1
clk(R)->clk(R)	2.844    */-3.693        */0.056         cpu2/myPC/PCout_reg_3_/D    1
clk(R)->clk(R)	2.843    */-3.692        */0.057         cpu2/myPC/PCout_reg_8_/D    1
clk(R)->clk(R)	2.843    */-3.692        */0.057         cpu2/myPC/PCout_reg_9_/D    1
clk(R)->clk(R)	2.844    */-3.691        */0.056         cpu2/myPC/PCout_reg_11_/D    1
clk(R)->clk(R)	2.843    */-3.691        */0.057         cpu2/myPC/PCout_reg_12_/D    1
clk(R)->clk(R)	2.843    */-3.691        */0.057         cpu2/myPC/PCout_reg_10_/D    1
clk(R)->clk(R)	1.400    -3.689/*        1.000/*         node1_d_out[28]    1
clk(R)->clk(R)	2.844    */-3.685        */0.056         cpu1/myIF_ID/ID_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.844    */-3.679        */0.056         nr/router_ring/r1/ccwi/ccwri_odd_reg/D    1
clk(R)->clk(R)	2.844    */-3.672        */0.056         nr/router_ring/r1/ccwi/ccwri_even_reg/D    1
clk(R)->clk(R)	3.012    -3.671/*        -0.112/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_51_/D    1
clk(R)->clk(R)	1.400    -3.671/*        1.000/*         node1_d_out[27]    1
clk(R)->clk(R)	2.843    */-3.652        */0.057         cpu2/myIF_ID/ID_reg2_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.652        */0.057         cpu2/myIF_ID/ID_reg2_reg_3_/D    1
clk(R)->clk(R)	2.843    */-3.652        */0.057         cpu2/myIF_ID/ID_reg2_reg_0_/D    1
clk(R)->clk(R)	2.844    */-3.651        */0.056         cpu2/myIF_ID/ID_reg2_reg_1_/D    1
clk(R)->clk(R)	2.844    */-3.650        */0.056         cpu2/myIF_ID/ID_reg2_reg_4_/D    1
clk(R)->clk(R)	2.734    */-3.644        */0.166         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_26_/D    1
clk(R)->clk(R)	2.734    */-3.643        */0.166         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_24_/D    1
clk(R)->clk(R)	2.733    */-3.643        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_27_/D    1
clk(R)->clk(R)	2.752    */-3.641        */0.148         cpu1/myPC/PCout_reg_27_/D    1
clk(R)->clk(R)	2.733    */-3.640        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_25_/D    1
clk(R)->clk(R)	2.733    */-3.639        */0.167         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_28_/D    1
clk(R)->clk(R)	2.843    */-3.638        */0.057         cpu2/myIF_ID/ID_reg1_reg_2_/D    1
clk(R)->clk(R)	2.752    */-3.636        */0.148         cpu1/myPC/PCout_reg_29_/D    1
clk(R)->clk(R)	2.842    */-3.636        */0.058         cpu2/myIF_ID/ID_reg1_reg_3_/D    1
clk(R)->clk(R)	2.752    */-3.635        */0.148         cpu1/myPC/PCout_reg_28_/D    1
clk(R)->clk(R)	2.843    */-3.635        */0.057         cpu2/myIF_ID/ID_reg1_reg_4_/D    1
clk(R)->clk(R)	1.400    -3.635/*        1.000/*         node1_d_out[14]    1
clk(R)->clk(R)	2.741    */-3.632        */0.159         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_25_/D    1
clk(R)->clk(R)	2.843    */-3.631        */0.057         cpu2/myIF_ID/ID_reg1_reg_1_/D    1
clk(R)->clk(R)	2.843    */-3.628        */0.057         cpu2/myIF_ID/ID_reg1_reg_0_/D    1
clk(R)->clk(R)	2.740    */-3.622        */0.160         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_26_/D    1
clk(R)->clk(R)	2.745    */-3.619        */0.155         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_37_/D    1
clk(R)->clk(R)	2.843    */-3.614        */0.057         cpu3/myIF_ID/ID_Wreg_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.606        */0.057         cpu2/myIF_ID/ID_Wreg_en_reg/D    1
clk(R)->clk(R)	2.741    */-3.594        */0.159         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_27_/D    1
clk(R)->clk(R)	1.400    -3.593/*        1.000/*         node1_d_out[12]    1
clk(R)->clk(R)	2.741    */-3.591        */0.159         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_30_/D    1
clk(R)->clk(R)	2.843    */-3.587        */0.057         cpu3/myIF_ID/ID_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.843    */-3.587        */0.057         cpu3/myIF_ID/ID_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.843    */-3.587        */0.057         cpu3/myIF_ID/ID_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.587        */0.057         cpu3/myIF_ID/ID_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.740    */-3.587        */0.160         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_29_/D    1
clk(R)->clk(R)	2.843    */-3.587        */0.057         cpu3/myIF_ID/ID_Wreg_reg_3_/D    1
clk(R)->clk(R)	3.527    -3.586/*        -0.627/*        cpu2/myID_EXMEM/EXMEM_opcode_reg_1_/D    1
clk(R)->clk(R)	2.742    */-3.584        */0.158         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_31_/D    1
clk(R)->clk(R)	2.843    */-3.582        */0.057         cpu2/myIF_ID/ID_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.843    */-3.582        */0.057         cpu2/myIF_ID/ID_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.752    -3.581/*        0.148/*         nr/nic3/input_buffer_reg_13_/D    1
clk(R)->clk(R)	2.844    */-3.580        */0.056         cpu2/myIF_ID/ID_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.844    */-3.580        */0.056         cpu2/myIF_ID/ID_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.580        */0.056         cpu2/myIF_ID/ID_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.844    */-3.575        */0.056         cpu1/myPC/PCout_reg_20_/D    1
clk(R)->clk(R)	2.844    */-3.574        */0.056         cpu1/myPC/PCout_reg_30_/D    1
clk(R)->clk(R)	2.760    -3.573/*        0.140/*         nr/nic3/input_buffer_reg_61_/D    1
clk(R)->clk(R)	2.759    -3.572/*        0.141/*         nr/nic3/input_buffer_reg_44_/D    1
clk(R)->clk(R)	2.759    -3.572/*        0.141/*         nr/nic3/input_buffer_reg_32_/D    1
clk(R)->clk(R)	2.844    */-3.572        */0.056         cpu1/myPC/PCout_reg_21_/D    1
clk(R)->clk(R)	2.759    -3.571/*        0.141/*         nr/nic3/input_buffer_reg_42_/D    1
clk(R)->clk(R)	2.844    */-3.571        */0.056         cpu1/myPC/PCout_reg_23_/D    1
clk(R)->clk(R)	2.844    */-3.571        */0.056         cpu1/myPC/PCout_reg_25_/D    1
clk(R)->clk(R)	2.761    -3.571/*        0.139/*         nr/nic3/input_buffer_reg_59_/D    1
clk(R)->clk(R)	2.844    */-3.570        */0.056         cpu1/myPC/PCout_reg_31_/D    1
clk(R)->clk(R)	2.756    -3.570/*        0.144/*         nr/nic3/input_buffer_reg_14_/D    1
clk(R)->clk(R)	2.844    */-3.570        */0.056         cpu1/myPC/PCout_reg_24_/D    1
clk(R)->clk(R)	2.756    -3.570/*        0.144/*         nr/nic3/input_buffer_reg_30_/D    1
clk(R)->clk(R)	2.844    */-3.570        */0.056         cpu1/myPC/PCout_reg_17_/D    1
clk(R)->clk(R)	2.761    -3.570/*        0.139/*         nr/nic3/input_buffer_reg_47_/D    1
clk(R)->clk(R)	2.762    -3.569/*        0.138/*         nr/nic3/input_buffer_reg_10_/D    1
clk(R)->clk(R)	2.758    -3.569/*        0.142/*         nr/nic3/input_buffer_reg_29_/D    1
clk(R)->clk(R)	2.844    */-3.569        */0.056         cpu1/myPC/PCout_reg_22_/D    1
clk(R)->clk(R)	2.844    */-3.567        */0.056         cpu1/myPC/PCout_reg_19_/D    1
clk(R)->clk(R)	2.844    */-3.567        */0.056         cpu1/myPC/PCout_reg_26_/D    1
clk(R)->clk(R)	2.743    */-3.567        */0.157         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_28_/D    1
clk(R)->clk(R)	2.766    -3.566/*        0.134/*         nr/nic3/input_buffer_reg_36_/D    1
clk(R)->clk(R)	2.763    -3.566/*        0.137/*         nr/nic3/input_buffer_reg_46_/D    1
clk(R)->clk(R)	2.759    -3.566/*        0.141/*         nr/nic3/input_buffer_reg_40_/D    1
clk(R)->clk(R)	2.764    -3.566/*        0.136/*         nr/nic3/input_buffer_reg_26_/D    1
clk(R)->clk(R)	2.765    -3.566/*        0.135/*         nr/nic3/input_buffer_reg_25_/D    1
clk(R)->clk(R)	2.844    */-3.565        */0.056         cpu1/myPC/PCout_reg_16_/D    1
clk(R)->clk(R)	2.764    -3.565/*        0.136/*         nr/nic3/input_buffer_reg_18_/D    1
clk(R)->clk(R)	2.760    -3.565/*        0.140/*         nr/nic3/input_buffer_reg_43_/D    1
clk(R)->clk(R)	2.844    */-3.565        */0.056         cpu1/myPC/PCout_reg_18_/D    1
clk(R)->clk(R)	2.763    -3.564/*        0.137/*         nr/nic3/input_buffer_reg_15_/D    1
clk(R)->clk(R)	2.763    -3.564/*        0.137/*         nr/nic3/input_buffer_reg_6_/D    1
clk(R)->clk(R)	2.765    -3.564/*        0.135/*         nr/nic3/input_buffer_reg_62_/D    1
clk(R)->clk(R)	2.763    -3.564/*        0.137/*         nr/nic3/input_buffer_reg_41_/D    1
clk(R)->clk(R)	2.762    -3.563/*        0.138/*         nr/nic3/input_buffer_reg_31_/D    1
clk(R)->clk(R)	2.765    -3.563/*        0.135/*         nr/nic3/input_buffer_reg_8_/D    1
clk(R)->clk(R)	2.765    -3.563/*        0.135/*         nr/nic3/input_buffer_reg_9_/D    1
clk(R)->clk(R)	2.765    -3.562/*        0.135/*         nr/nic3/input_buffer_reg_58_/D    1
clk(R)->clk(R)	2.766    -3.562/*        0.134/*         nr/nic3/input_buffer_reg_35_/D    1
clk(R)->clk(R)	2.764    -3.561/*        0.136/*         nr/nic3/input_buffer_reg_45_/D    1
clk(R)->clk(R)	2.766    -3.561/*        0.134/*         nr/nic3/input_buffer_reg_19_/D    1
clk(R)->clk(R)	2.766    -3.561/*        0.134/*         nr/nic3/input_buffer_reg_37_/D    1
clk(R)->clk(R)	2.765    -3.561/*        0.135/*         nr/nic3/input_buffer_reg_5_/D    1
clk(R)->clk(R)	2.757    -3.559/*        0.143/*         nr/nic3/input_buffer_reg_22_/D    1
clk(R)->clk(R)	2.765    -3.559/*        0.135/*         nr/nic3/input_buffer_reg_12_/D    1
clk(R)->clk(R)	2.774    -3.558/*        0.126/*         nr/nic3/input_buffer_reg_48_/D    1
clk(R)->clk(R)	2.765    -3.558/*        0.135/*         nr/nic3/input_buffer_reg_20_/D    1
clk(R)->clk(R)	2.767    -3.557/*        0.133/*         nr/nic3/input_buffer_reg_33_/D    1
clk(R)->clk(R)	2.768    -3.557/*        0.132/*         nr/nic3/input_buffer_reg_11_/D    1
clk(R)->clk(R)	2.768    -3.555/*        0.132/*         nr/nic3/input_buffer_reg_34_/D    1
clk(R)->clk(R)	2.768    -3.555/*        0.132/*         nr/nic3/input_buffer_reg_28_/D    1
clk(R)->clk(R)	2.769    -3.553/*        0.131/*         nr/nic3/input_buffer_reg_60_/D    1
clk(R)->clk(R)	2.754    -3.553/*        0.146/*         nr/nic3/input_buffer_reg_7_/D    1
clk(R)->clk(R)	2.765    -3.552/*        0.135/*         nr/nic3/input_buffer_reg_21_/D    1
clk(R)->clk(R)	2.764    -3.552/*        0.136/*         nr/nic3/input_buffer_reg_0_/D    1
clk(R)->clk(R)	2.761    -3.552/*        0.139/*         cpu2/myEXMEM_WB/WB_ALUresult_reg_9_/D    1
clk(R)->clk(R)	2.773    -3.550/*        0.127/*         nr/nic3/input_buffer_reg_39_/D    1
clk(R)->clk(R)	2.770    -3.550/*        0.130/*         nr/nic3/input_buffer_reg_4_/D    1
clk(R)->clk(R)	2.843    */-3.549        */0.057         cpu2/myIF_ID/ID_nic_en_reg/D    1
clk(R)->clk(R)	2.759    -3.549/*        0.141/*         nr/nic3/input_buffer_reg_17_/D    1
clk(R)->clk(R)	2.843    */-3.548        */0.057         cpu2/myIF_ID/ID_Wnic_en_reg/D    1
clk(R)->clk(R)	2.765    -3.548/*        0.135/*         nr/nic3/input_buffer_reg_27_/D    1
clk(R)->clk(R)	2.761    -3.546/*        0.139/*         cpu2/myEXMEM_WB/WB_ALUresult_reg_6_/D    1
clk(R)->clk(R)	2.755    -3.545/*        0.145/*         nr/nic3/input_buffer_reg_2_/D    1
clk(R)->clk(R)	2.762    -3.544/*        0.138/*         nr/nic3/input_buffer_reg_52_/D    1
clk(R)->clk(R)	2.767    -3.542/*        0.133/*         nr/nic3/input_buffer_reg_38_/D    1
clk(R)->clk(R)	3.200    -3.542/*        -0.300/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_41_/D    1
clk(R)->clk(R)	2.774    -3.542/*        0.126/*         nr/nic3/input_buffer_reg_49_/D    1
clk(R)->clk(R)	2.760    -3.541/*        0.140/*         nr/nic3/input_buffer_reg_23_/D    1
clk(R)->clk(R)	2.774    -3.540/*        0.126/*         nr/nic3/input_buffer_reg_55_/D    1
clk(R)->clk(R)	2.773    -3.539/*        0.127/*         nr/nic3/input_buffer_reg_24_/D    1
clk(R)->clk(R)	3.672    -3.538/*        -0.772/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_18_/D    1
clk(R)->clk(R)	2.843    */-3.538        */0.057         cpu2/myIF_ID/ID_Wmem_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.537        */0.057         cpu3/myIF_ID/ID_nic_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.536        */0.057         cpu3/myIF_ID/ID_Wnic_en_reg/D    1
clk(R)->clk(R)	2.844    */-3.536        */0.056         cpu2/myIF_ID/ID_mem_en_reg/D    1
clk(R)->clk(R)	2.735    */-3.535        */0.165         cpu2/myID_EXMEM/EXMEM_opcode_reg_0_/D    1
clk(R)->clk(R)	2.762    -3.534/*        0.138/*         nr/nic3/input_buffer_reg_3_/D    1
clk(R)->clk(R)	2.762    -3.534/*        0.138/*         nr/nic3/input_buffer_reg_50_/D    1
clk(R)->clk(R)	2.769    -3.530/*        0.131/*         nr/nic3/input_buffer_reg_16_/D    1
clk(R)->clk(R)	2.771    -3.530/*        0.129/*         nr/nic3/input_buffer_reg_53_/D    1
clk(R)->clk(R)	2.771    -3.529/*        0.129/*         nr/nic3/input_buffer_reg_1_/D    1
clk(R)->clk(R)	1.400    */-3.528        */1.000         node3_d_out[57]    1
clk(R)->clk(R)	2.767    -3.528/*        0.133/*         nr/nic3/input_buffer_reg_54_/D    1
clk(R)->clk(R)	2.766    -3.526/*        0.134/*         nr/nic3/input_buffer_reg_57_/D    1
clk(R)->clk(R)	2.843    */-3.523        */0.057         cpu3/myIF_ID/ID_Wmem_en_reg/D    1
clk(R)->clk(R)	2.843    */-3.523        */0.057         cpu3/myIF_ID/ID_mem_en_reg/D    1
clk(R)->clk(R)	2.771    -3.522/*        0.129/*         nr/nic3/input_buffer_reg_51_/D    1
clk(R)->clk(R)	2.758    -3.521/*        0.142/*         cpu2/myEXMEM_WB/WB_ALUresult_reg_10_/D    1
clk(R)->clk(R)	1.400    -3.513/*        1.000/*         node1_d_out[45]    1
clk(R)->clk(R)	2.776    -3.512/*        0.124/*         nr/nic3/input_buffer_reg_56_/D    1
clk(R)->clk(R)	2.778    -3.512/*        0.122/*         nr/nic3/input_buffer_reg_63_/D    1
clk(R)->clk(R)	1.400    */-3.512        */1.000         node3_d_out[43]    1
clk(R)->clk(R)	3.213    -3.505/*        -0.313/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_56_/D    1
clk(R)->clk(R)	2.844    */-3.503        */0.056         cpu2/myIF_ID/ID_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.843    */-3.503        */0.057         cpu2/myIF_ID/ID_instr_type_reg_2_/D    1
clk(R)->clk(R)	1.400    */-3.502        */1.000         node3_d_out[34]    1
clk(R)->clk(R)	2.843    */-3.501        */0.057         cpu2/myIF_ID/ID_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.844    */-3.500        */0.056         cpu2/myIF_ID/ID_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.733    */-3.497        */0.167         cpu2/myID_EXMEM/EXMEM_opcode_reg_5_/D    1
clk(R)->clk(R)	2.734    */-3.495        */0.166         cpu2/myID_EXMEM/EXMEM_opcode_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.491/*        1.000/*         node1_d_out[47]    1
clk(R)->clk(R)	2.772    -3.488/*        0.128/*         cpu1/myEXMEM_WB/WB_ppp_reg_1_/D    1
clk(R)->clk(R)	2.842    */-3.486        */0.058         nr/router_ring/r1/cwo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.688    -3.485/*        0.212/*         nr/nic1/output_buffer_reg_37_/D    1
clk(R)->clk(R)	2.841    */-3.484        */0.059         nr/router_ring/r1/cwo/state_odd_reg_0_/D    1
clk(R)->clk(R)	3.722    -3.484/*        -0.822/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_20_/D    1
clk(R)->clk(R)	3.240    -3.484/*        -0.340/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_42_/D    1
clk(R)->clk(R)	2.771    -3.483/*        0.129/*         cpu1/myEXMEM_WB/WB_ppp_reg_2_/D    1
clk(R)->clk(R)	2.734    */-3.480        */0.166         cpu2/myID_EXMEM/EXMEM_opcode_reg_4_/D    1
clk(R)->clk(R)	1.400    */-3.480        */1.000         node3_d_out[49]    1
clk(R)->clk(R)	1.400    -3.477/*        1.000/*         node1_d_out[44]    1
clk(R)->clk(F)	2.276    -3.476/*        -0.576/*        nr/router_ring/r4/ccwo/ccwso_reg/D    1
clk(R)->clk(R)	1.400    */-3.473        */1.000         node3_d_out[32]    1
clk(R)->clk(R)	1.400    */-3.470        */1.000         node3_d_out[55]    1
clk(R)->clk(R)	3.351    -3.470/*        -0.451/*        nr/router_ring/r1/ccwi/even_head_reg_1_/D    1
clk(R)->clk(R)	1.400    */-3.469        */1.000         node3_d_out[52]    1
clk(R)->clk(R)	2.854    */-3.468        */0.046         nr/router_ring/r1/ccwi/odd_head_reg_0_/D    1
clk(R)->clk(R)	2.694    -3.465/*        0.206/*         nr/nic1/output_buffer_reg_63_/D    1
clk(R)->clk(R)	3.742    -3.465/*        -0.842/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_17_/D    1
clk(R)->clk(R)	1.400    */-3.461        */1.000         node3_d_out[48]    1
clk(R)->clk(R)	2.841    */-3.458        */0.059         nr/router_ring/r1/peo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.842    */-3.458        */0.058         nr/router_ring/r1/peo/state_odd_reg_0_/D    1
clk(R)->clk(R)	1.400    */-3.452        */1.000         node3_d_out[37]    1
clk(R)->clk(R)	2.800    */-3.450        */0.100         nr/router_ring/r1/ccwi/odd_head_reg_1_/D    1
clk(R)->clk(R)	2.739    */-3.449        */0.161         cpu2/myID_EXMEM/EXMEM_opcode_reg_2_/D    1
clk(R)->clk(R)	2.844    */-3.447        */0.056         cpu2/myIF_ID/ID_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.691    -3.446/*        0.209/*         nr/nic1/output_buffer_reg_39_/D    1
clk(R)->clk(R)	1.400    */-3.440        */1.000         node3_d_out[50]    1
clk(R)->clk(R)	1.400    */-3.435        */1.000         node3_d_out[39]    1
clk(R)->clk(R)	2.774    */-3.432        */0.126         cpu2/myPC/PCout_reg_28_/D    1
clk(R)->clk(R)	1.400    -3.431/*        1.000/*         node3_d_out[56]    1
clk(R)->clk(R)	2.690    -3.426/*        0.210/*         nr/nic1/output_buffer_reg_32_/D    1
clk(R)->clk(R)	2.777    */-3.425        */0.123         cpu2/myPC/PCout_reg_29_/D    1
clk(R)->clk(R)	2.778    */-3.424        */0.122         cpu2/myPC/PCout_reg_27_/D    1
clk(R)->clk(R)	2.693    -3.423/*        0.207/*         nr/nic1/output_buffer_reg_61_/D    1
clk(R)->clk(R)	1.400    -3.422/*        1.000/*         node1_d_out[43]    1
clk(R)->clk(R)	2.799    */-3.415        */0.101         nr/nic3/net_do_reg_56_/D    1
clk(R)->clk(R)	2.800    */-3.413        */0.100         nr/nic3/net_do_reg_38_/D    1
clk(R)->clk(R)	2.801    */-3.413        */0.099         nr/nic3/net_do_reg_36_/D    1
clk(R)->clk(R)	2.801    */-3.413        */0.099         nr/nic3/net_do_reg_57_/D    1
clk(R)->clk(R)	2.799    */-3.413        */0.101         nr/nic3/net_do_reg_27_/D    1
clk(R)->clk(R)	2.799    */-3.413        */0.101         nr/nic3/net_do_reg_61_/D    1
clk(R)->clk(R)	2.799    */-3.412        */0.101         nr/nic3/net_do_reg_13_/D    1
clk(R)->clk(R)	2.800    */-3.412        */0.100         nr/nic3/net_do_reg_52_/D    1
clk(R)->clk(R)	1.400    -3.412/*        1.000/*         node0_d_out[41]    1
clk(R)->clk(R)	2.801    */-3.411        */0.099         nr/nic3/net_do_reg_33_/D    1
clk(R)->clk(R)	2.800    */-3.411        */0.100         nr/nic3/net_do_reg_32_/D    1
clk(R)->clk(R)	2.800    */-3.411        */0.100         nr/nic3/net_do_reg_39_/D    1
clk(R)->clk(R)	2.803    */-3.410        */0.097         nr/nic3/net_do_reg_51_/D    1
clk(R)->clk(R)	2.805    */-3.410        */0.095         nr/nic3/net_do_reg_55_/D    1
clk(R)->clk(R)	2.794    */-3.410        */0.106         nr/nic3/net_do_reg_63_/D    1
clk(R)->clk(R)	2.800    */-3.410        */0.100         nr/nic3/net_do_reg_47_/D    1
clk(R)->clk(R)	2.803    */-3.409        */0.097         nr/nic3/net_do_reg_54_/D    1
clk(R)->clk(R)	2.805    */-3.409        */0.095         nr/nic3/net_do_reg_50_/D    1
clk(R)->clk(R)	2.806    */-3.409        */0.094         nr/nic3/net_do_reg_37_/D    1
clk(R)->clk(R)	1.400    -3.409/*        1.000/*         node3_d_out[40]    1
clk(R)->clk(R)	2.801    */-3.409        */0.099         nr/nic3/net_do_reg_53_/D    1
clk(R)->clk(R)	2.805    */-3.408        */0.095         nr/nic3/net_do_reg_24_/D    1
clk(R)->clk(R)	1.400    -3.408/*        1.000/*         node1_d_out[61]    1
clk(R)->clk(R)	2.807    */-3.406        */0.093         nr/nic3/net_do_reg_34_/D    1
clk(R)->clk(R)	2.807    */-3.405        */0.093         nr/nic3/net_do_reg_1_/D    1
clk(R)->clk(R)	2.809    */-3.405        */0.091         nr/nic3/net_do_reg_28_/D    1
clk(R)->clk(R)	2.800    */-3.405        */0.100         nr/nic3/net_do_reg_14_/D    1
clk(R)->clk(R)	2.811    */-3.405        */0.089         nr/nic3/net_do_reg_49_/D    1
clk(R)->clk(R)	2.808    */-3.404        */0.092         nr/nic3/net_do_reg_2_/D    1
clk(R)->clk(R)	2.809    */-3.404        */0.091         nr/nic3/net_do_reg_0_/D    1
clk(R)->clk(R)	2.810    */-3.404        */0.090         nr/nic3/net_do_reg_62_/D    1
clk(R)->clk(R)	2.802    */-3.403        */0.098         nr/nic3/net_do_reg_9_/D    1
clk(R)->clk(R)	2.802    */-3.403        */0.098         nr/nic3/net_do_reg_15_/D    1
clk(R)->clk(R)	2.814    */-3.403        */0.086         nr/nic3/net_do_reg_35_/D    1
clk(R)->clk(R)	2.809    */-3.403        */0.091         nr/nic3/net_do_reg_10_/D    1
clk(R)->clk(R)	2.810    */-3.402        */0.090         nr/nic3/net_do_reg_3_/D    1
clk(R)->clk(R)	2.810    */-3.402        */0.090         nr/nic3/net_do_reg_8_/D    1
clk(R)->clk(R)	2.804    */-3.401        */0.096         nr/nic3/net_do_reg_29_/D    1
clk(R)->clk(R)	2.800    */-3.401        */0.100         nr/nic3/net_do_reg_48_/D    1
clk(R)->clk(R)	2.810    */-3.400        */0.090         nr/nic3/net_do_reg_7_/D    1
clk(R)->clk(R)	2.805    */-3.399        */0.095         nr/nic3/net_do_reg_12_/D    1
clk(R)->clk(R)	1.400    -3.398/*        1.000/*         node1_d_out[58]    1
clk(R)->clk(R)	1.400    -3.397/*        1.000/*         node1_d_out[62]    1
clk(R)->clk(R)	2.799    */-3.397        */0.101         nr/nic3/net_do_reg_20_/D    1
clk(R)->clk(R)	2.817    */-3.396        */0.083         nr/nic3/net_do_reg_31_/D    1
clk(R)->clk(R)	2.809    */-3.396        */0.091         nr/nic3/net_do_reg_6_/D    1
clk(R)->clk(R)	1.400    -3.396/*        1.000/*         node1_d_out[46]    1
clk(R)->clk(R)	2.816    */-3.395        */0.084         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_29_/D    1
clk(R)->clk(R)	2.802    */-3.395        */0.098         nr/nic3/net_do_reg_23_/D    1
clk(R)->clk(R)	2.810    */-3.392        */0.090         nr/nic3/net_do_reg_60_/D    1
clk(R)->clk(R)	2.804    */-3.389        */0.096         nr/nic3/net_do_reg_18_/D    1
clk(R)->clk(R)	2.692    -3.389/*        0.208/*         nr/nic1/output_buffer_reg_47_/D    1
clk(R)->clk(R)	2.809    */-3.389        */0.091         nr/nic3/net_do_reg_21_/D    1
clk(R)->clk(R)	2.807    */-3.389        */0.093         nr/nic3/net_do_reg_22_/D    1
clk(R)->clk(R)	2.812    */-3.388        */0.088         nr/nic3/net_do_reg_59_/D    1
clk(R)->clk(R)	2.796    */-3.387        */0.104         nr/nic3/net_do_reg_44_/D    1
clk(R)->clk(R)	2.799    */-3.386        */0.101         nr/nic3/net_do_reg_58_/D    1
clk(R)->clk(R)	2.795    */-3.385        */0.105         nr/nic3/net_do_reg_16_/D    1
clk(R)->clk(R)	2.799    */-3.385        */0.101         nr/nic3/net_do_reg_43_/D    1
clk(R)->clk(R)	2.690    -3.384/*        0.210/*         nr/nic1/output_buffer_reg_58_/D    1
clk(R)->clk(R)	2.808    */-3.384        */0.092         nr/nic3/net_do_reg_19_/D    1
clk(R)->clk(R)	2.802    */-3.383        */0.098         nr/nic3/net_do_reg_30_/D    1
clk(R)->clk(R)	1.400    */-3.383        */1.000         node1_d_out[60]    1
clk(R)->clk(R)	1.400    -3.381/*        1.000/*         node3_d_out[46]    1
clk(R)->clk(R)	2.819    */-3.380        */0.081         nr/nic3/net_do_reg_4_/D    1
clk(R)->clk(R)	2.817    */-3.379        */0.083         nr/nic3/net_do_reg_17_/D    1
clk(R)->clk(R)	2.843    */-3.379        */0.057         cpu2/myPC/PCout_reg_21_/D    1
clk(R)->clk(R)	2.811    */-3.378        */0.089         nr/nic3/net_do_reg_5_/D    1
clk(R)->clk(R)	2.802    */-3.378        */0.098         nr/nic3/net_do_reg_25_/D    1
clk(R)->clk(R)	2.843    */-3.377        */0.057         cpu2/myPC/PCout_reg_24_/D    1
clk(R)->clk(R)	1.400    -3.376/*        1.000/*         node3_d_out[58]    1
clk(R)->clk(R)	2.843    */-3.374        */0.057         cpu2/myPC/PCout_reg_25_/D    1
clk(R)->clk(R)	2.844    */-3.373        */0.056         cpu2/myPC/PCout_reg_18_/D    1
clk(R)->clk(R)	2.843    */-3.372        */0.057         cpu2/myPC/PCout_reg_26_/D    1
clk(R)->clk(R)	2.808    */-3.372        */0.092         nr/nic3/net_do_reg_41_/D    1
clk(R)->clk(R)	2.844    */-3.372        */0.056         cpu2/myPC/PCout_reg_16_/D    1
clk(R)->clk(R)	2.843    */-3.371        */0.057         cpu2/myPC/PCout_reg_22_/D    1
clk(R)->clk(R)	2.814    */-3.371        */0.086         nr/nic3/net_do_reg_11_/D    1
clk(R)->clk(R)	2.843    */-3.371        */0.057         cpu2/myPC/PCout_reg_20_/D    1
clk(R)->clk(R)	2.844    */-3.371        */0.056         cpu2/myPC/PCout_reg_19_/D    1
clk(R)->clk(R)	2.843    */-3.371        */0.057         cpu2/myPC/PCout_reg_17_/D    1
clk(R)->clk(R)	2.843    */-3.371        */0.057         cpu2/myPC/PCout_reg_31_/D    1
clk(R)->clk(R)	1.400    */-3.369        */1.000         node3_d_out[45]    1
clk(R)->clk(R)	2.806    */-3.369        */0.094         nr/nic3/net_do_reg_45_/D    1
clk(R)->clk(R)	1.400    */-3.368        */1.000         node3_d_out[41]    1
clk(R)->clk(R)	2.843    */-3.368        */0.057         cpu2/myPC/PCout_reg_23_/D    1
clk(R)->clk(R)	2.808    */-3.368        */0.092         nr/nic3/net_do_reg_46_/D    1
clk(R)->clk(R)	1.400    */-3.367        */1.000         node3_d_out[42]    1
clk(R)->clk(R)	2.807    */-3.367        */0.093         nr/nic3/net_do_reg_40_/D    1
clk(R)->clk(R)	2.812    */-3.366        */0.088         nr/nic3/net_do_reg_42_/D    1
clk(R)->clk(R)	2.843    */-3.366        */0.057         cpu2/myPC/PCout_reg_30_/D    1
clk(R)->clk(R)	1.400    */-3.362        */1.000         node3_d_out[59]    1
clk(R)->clk(R)	2.812    */-3.360        */0.088         nr/nic3/net_do_reg_26_/D    1
clk(R)->clk(R)	1.400    */-3.359        */1.000         node3_d_out[47]    1
clk(R)->clk(R)	1.400    -3.355/*        1.000/*         node1_d_out[59]    1
clk(R)->clk(R)	1.400    -3.354/*        1.000/*         node1_d_out[56]    1
clk(R)->clk(R)	2.738    */-3.353        */0.162         nr/router_ring/r1/cwi/even_head_reg_5_/D    1
clk(R)->clk(R)	2.737    */-3.353        */0.163         nr/router_ring/r1/cwi/even_head_reg_3_/D    1
clk(R)->clk(R)	2.738    */-3.352        */0.162         nr/router_ring/r1/cwi/even_head_reg_0_/D    1
clk(R)->clk(R)	2.738    */-3.352        */0.162         nr/router_ring/r1/cwi/even_head_reg_1_/D    1
clk(R)->clk(R)	2.737    */-3.352        */0.163         nr/router_ring/r1/cwi/even_head_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.352/*        1.000/*         node1_d_out[42]    1
clk(R)->clk(R)	1.400    */-3.351        */1.000         node3_d_out[44]    1
clk(R)->clk(R)	2.737    */-3.351        */0.163         nr/router_ring/r1/cwi/even_head_reg_4_/D    1
clk(R)->clk(R)	2.737    */-3.350        */0.163         nr/router_ring/r1/cwi/even_head_reg_7_/D    1
clk(R)->clk(R)	2.737    */-3.350        */0.163         nr/router_ring/r1/cwi/even_head_reg_6_/D    1
clk(R)->clk(R)	1.400    -3.349/*        1.000/*         node2_d_out[61]    1
clk(R)->clk(R)	1.400    -3.345/*        1.000/*         node3_d_out[62]    1
clk(R)->clk(R)	1.400    -3.343/*        1.000/*         node0_d_out[0]    1
clk(R)->clk(R)	2.843    */-3.340        */0.057         nr/router_ring/r1/ccwi/even_head_reg_0_/D    1
clk(R)->clk(R)	2.842    */-3.334        */0.058         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_25_/D    1
clk(R)->clk(R)	2.692    -3.333/*        0.208/*         nr/nic1/output_buffer_reg_53_/D    1
clk(R)->clk(R)	2.840    */-3.327        */0.060         nr/router_ring/r1/ccwo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.841    */-3.326        */0.059         nr/router_ring/r1/ccwo/state_odd_reg_0_/D    1
clk(R)->clk(R)	1.400    -3.320/*        1.000/*         node0_d_out[31]    1
clk(R)->clk(R)	1.400    */-3.320        */1.000         node3_d_out[15]    1
clk(R)->clk(R)	1.400    -3.318/*        1.000/*         node2_d_out[10]    1
clk(R)->clk(R)	1.400    -3.315/*        1.000/*         node0_d_out[56]    1
clk(R)->clk(R)	2.691    -3.309/*        0.209/*         nr/nic1/output_buffer_reg_52_/D    1
clk(R)->clk(R)	2.691    -3.304/*        0.209/*         nr/nic1/output_buffer_reg_33_/D    1
clk(R)->clk(R)	1.400    -3.303/*        1.000/*         node0_d_out[59]    1
clk(R)->clk(R)	1.400    -3.303/*        1.000/*         node2_d_out[7]    1
clk(R)->clk(R)	2.687    -3.302/*        0.213/*         nr/nic1/output_buffer_reg_50_/D    1
clk(R)->clk(R)	2.835    */-3.302        */0.065         cpu2/myID_EXMEM/EXMEM_ww_reg_1_/D    1
clk(R)->clk(R)	1.400    -3.301/*        1.000/*         node0_d_out[57]    1
clk(R)->clk(R)	3.256    -3.300/*        -0.356/*        nr/router_ring/r1/pei/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.849    */-3.300        */0.051         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_14_/D    1
clk(R)->clk(R)	3.504    */-3.297        */-0.604        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_52_/D    1
clk(R)->clk(R)	1.400    -3.296/*        1.000/*         node0_d_out[8]    1
clk(R)->clk(R)	1.400    -3.296/*        1.000/*         node0_d_out[1]    1
clk(R)->clk(R)	1.400    -3.294/*        1.000/*         node0_d_out[12]    1
clk(R)->clk(R)	2.843    */-3.289        */0.057         nr/nic0/output_statue_reg_reg/D    1
clk(R)->clk(R)	1.400    -3.287/*        1.000/*         node0_d_out[43]    1
clk(R)->clk(R)	3.028    -3.285/*        -0.128/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_8_/D    1
clk(R)->clk(R)	2.769    -3.284/*        0.131/*         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_7_/D    1
clk(R)->clk(R)	1.400    -3.279/*        1.000/*         node0_d_out[11]    1
clk(R)->clk(R)	1.400    -3.279/*        1.000/*         node0_d_out[23]    1
clk(R)->clk(R)	1.400    -3.279/*        1.000/*         node0_d_out[42]    1
clk(R)->clk(R)	3.275    -3.278/*        -0.375/*        nr/router_ring/r1/pei/state_even_reg_1_/D    1
clk(R)->clk(R)	1.400    -3.278/*        1.000/*         node0_d_out[51]    1
clk(R)->clk(R)	2.691    -3.276/*        0.209/*         nr/nic1/output_buffer_reg_55_/D    1
clk(R)->clk(R)	1.400    -3.274/*        1.000/*         node2_d_out[32]    1
clk(R)->clk(R)	3.736    -3.273/*        -0.836/*        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_24_/D    1
clk(R)->clk(R)	1.400    -3.269/*        1.000/*         node0_d_out[10]    1
clk(R)->clk(R)	1.400    -3.266/*        1.000/*         node0_d_out[45]    1
clk(R)->clk(R)	1.400    */-3.265        */1.000         node2_d_out[60]    1
clk(R)->clk(R)	1.400    */-3.262        */1.000         node2_d_out[63]    1
clk(R)->clk(R)	1.400    -3.260/*        1.000/*         node0_d_out[47]    1
clk(R)->clk(R)	1.400    -3.255/*        1.000/*         node0_d_out[62]    1
clk(R)->clk(R)	1.400    -3.249/*        1.000/*         node0_d_out[17]    1
clk(R)->clk(R)	2.685    -3.248/*        0.215/*         nr/nic1/output_buffer_reg_38_/D    1
clk(R)->clk(R)	1.400    -3.248/*        1.000/*         node0_d_out[15]    1
clk(R)->clk(R)	2.736    */-3.246        */0.164         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_58_/D    1
clk(R)->clk(R)	1.400    -3.245/*        1.000/*         node0_d_out[2]    1
clk(R)->clk(R)	2.751    */-3.242        */0.149         nr/router_ring/r1/ccwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	2.743    */-3.238        */0.157         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_46_/D    1
clk(R)->clk(R)	3.077    -3.235/*        -0.177/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_7_/D    1
clk(R)->clk(R)	1.400    -3.234/*        1.000/*         node3_d_out[60]    1
clk(R)->clk(R)	3.398    */-3.234        */-0.498        nr/nic0/net_ri_reg/D    1
clk(R)->clk(R)	2.691    -3.232/*        0.209/*         nr/nic1/output_buffer_reg_48_/D    1
clk(R)->clk(R)	1.400    */-3.232        */1.000         node2_d_out[14]    1
clk(R)->clk(R)	2.771    -3.229/*        0.129/*         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_8_/D    1
clk(R)->clk(R)	2.769    -3.229/*        0.131/*         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_10_/D    1
clk(R)->clk(R)	1.400    -3.227/*        1.000/*         node0_d_out[3]    1
clk(R)->clk(R)	2.858    -3.226/*        0.042/*         nr/router_ring/r1/ccwi/odd_tail_reg_0_/D    1
clk(R)->clk(R)	1.400    -3.226/*        1.000/*         node2_d_out[38]    1
clk(R)->clk(R)	2.841    */-3.226        */0.059         nr/router_ring/r4/cwo/state_odd_reg_0_/D    1
clk(R)->clk(R)	1.400    -3.223/*        1.000/*         node2_d_out[36]    1
clk(R)->clk(R)	1.400    */-3.222        */1.000         node3_d_out[61]    1
clk(R)->clk(R)	2.842    */-3.221        */0.058         nr/router_ring/r4/cwo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.816    -3.221/*        0.084/*         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_13_/D    1
clk(R)->clk(R)	1.400    -3.219/*        1.000/*         node2_d_out[53]    1
clk(R)->clk(R)	1.400    -3.218/*        1.000/*         node1_d_out[40]    1
clk(R)->clk(R)	1.400    */-3.217        */1.000         node2_d_out[6]    1
clk(R)->clk(R)	2.749    */-3.215        */0.151         cpu0/myIF_ID/ID_instr_type_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.212/*        1.000/*         node0_d_out[53]    1
clk(R)->clk(R)	1.400    -3.212/*        1.000/*         node3_d_out[6]    1
clk(R)->clk(R)	1.400    -3.209/*        1.000/*         node0_d_out[5]    1
clk(R)->clk(R)	1.400    -3.204/*        1.000/*         node0_d_out[44]    1
clk(R)->clk(R)	1.400    -3.203/*        1.000/*         node0_d_out[61]    1
clk(R)->clk(R)	2.840    */-3.203        */0.060         nr/router_ring/r1/ccwi/even_tail_reg_1_/D    1
clk(R)->clk(R)	1.400    -3.199/*        1.000/*         node1_d_out[57]    1
clk(R)->clk(R)	1.400    -3.198/*        1.000/*         node0_d_out[58]    1
clk(R)->clk(R)	1.400    */-3.198        */1.000         node2_d_out[13]    1
clk(R)->clk(R)	2.861    -3.195/*        0.039/*         nr/router_ring/r1/cwo/state_even_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.195/*        1.000/*         node0_d_out[54]    1
clk(R)->clk(R)	2.861    -3.195/*        0.039/*         nr/router_ring/r1/cwo/state_odd_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.195/*        1.000/*         node0_d_out[33]    1
clk(R)->clk(R)	1.400    */-3.193        */1.000         node2_d_out[15]    1
clk(R)->clk(R)	2.861    -3.190/*        0.039/*         nr/router_ring/r1/cwo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.861    -3.190/*        0.039/*         nr/router_ring/r1/peo/state_odd_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.190/*        1.000/*         node0_d_out[38]    1
clk(R)->clk(R)	1.400    */-3.189        */1.000         node2_d_out[11]    1
clk(R)->clk(R)	2.861    -3.188/*        0.039/*         nr/router_ring/r1/cwo/state_even_reg_4_/D    1
clk(R)->clk(R)	1.400    */-3.188        */1.000         node2_d_out[9]    1
clk(R)->clk(R)	2.861    -3.188/*        0.039/*         nr/router_ring/r1/peo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.841    */-3.185        */0.059         nr/router_ring/r4/ccwi/ccwri_even_reg/D    1
clk(R)->clk(R)	2.863    -3.185/*        0.037/*         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_12_/D    1
clk(R)->clk(R)	1.400    -3.185/*        1.000/*         node2_d_out[54]    1
clk(R)->clk(R)	1.400    */-3.185        */1.000         node2_d_out[12]    1
clk(R)->clk(R)	2.861    -3.183/*        0.039/*         nr/router_ring/r1/peo/state_even_reg_2_/D    1
clk(R)->clk(R)	3.361    -3.182/*        -0.461/*        nr/router_ring/r1/ccwi/even_head_reg_2_/D    1
clk(R)->clk(R)	2.843    */-3.181        */0.057         nr/router_ring/r4/ccwi/ccwri_odd_reg/D    1
clk(R)->clk(R)	2.861    -3.174/*        0.039/*         nr/router_ring/r1/peo/state_even_reg_4_/D    1
clk(R)->clk(R)	1.400    */-3.167        */1.000         node2_d_out[8]    1
clk(R)->clk(R)	3.489    */-3.166        */-0.589        cpu2/myID_EXMEM/EXMEM_reg2_out_reg_34_/D    1
clk(R)->clk(R)	1.400    -3.166/*        1.000/*         node0_d_out[60]    1
clk(R)->clk(R)	1.400    -3.160/*        1.000/*         node2_d_out[56]    1
clk(R)->clk(R)	1.400    -3.154/*        1.000/*         node1_d_out[54]    1
clk(R)->clk(R)	1.400    -3.150/*        1.000/*         node3_d_out[25]    1
clk(R)->clk(R)	1.400    -3.150/*        1.000/*         node0_d_out[52]    1
clk(R)->clk(R)	2.783    */-3.146        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_61_/D    1
clk(R)->clk(R)	2.781    */-3.145        */0.119         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_58_/D    1
clk(R)->clk(R)	2.861    -3.144/*        0.039/*         nr/router_ring/r1/ccwo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.861    -3.142/*        0.039/*         nr/router_ring/r1/ccwo/state_odd_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.139/*        1.000/*         node3_d_out[26]    1
clk(R)->clk(R)	1.400    */-3.135        */1.000         node3_d_out[7]    1
clk(R)->clk(R)	1.400    */-3.135        */1.000         node2_d_out[39]    1
clk(R)->clk(R)	1.400    -3.134/*        1.000/*         node0_d_out[34]    1
clk(R)->clk(R)	1.400    -3.131/*        1.000/*         node1_d_out[41]    1
clk(R)->clk(R)	1.400    */-3.129        */1.000         node2_d_out[51]    1
clk(R)->clk(R)	2.770    -3.129/*        0.130/*         cpu1/myID_EXMEM/EXMEM_opcode_reg_4_/D    1
clk(R)->clk(R)	2.737    */-3.125        */0.163         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_62_/D    1
clk(R)->clk(R)	1.400    -3.124/*        1.000/*         node2_d_out[46]    1
clk(R)->clk(R)	2.770    -3.123/*        0.130/*         cpu1/myID_EXMEM/EXMEM_opcode_reg_1_/D    1
clk(R)->clk(R)	1.400    */-3.122        */1.000         node2_d_out[33]    1
clk(R)->clk(R)	1.400    -3.121/*        1.000/*         node0_d_out[63]    1
clk(R)->clk(R)	1.400    */-3.121        */1.000         node2_d_out[49]    1
clk(R)->clk(R)	2.699    -3.120/*        0.201/*         nr/nic1/output_buffer_reg_43_/D    1
clk(R)->clk(R)	2.801    -3.120/*        0.099/*         nr/router_ring/r4/cwi/odd_tail_reg_6_/D    1
clk(R)->clk(R)	2.695    -3.118/*        0.205/*         nr/nic1/output_buffer_reg_49_/D    1
clk(R)->clk(R)	2.805    -3.117/*        0.095/*         nr/router_ring/r4/cwi/odd_tail_reg_0_/D    1
clk(R)->clk(R)	1.400    -3.113/*        1.000/*         node3_d_out[24]    1
clk(R)->clk(R)	2.690    -3.112/*        0.210/*         nr/nic1/output_buffer_reg_42_/D    1
clk(R)->clk(R)	1.400    -3.110/*        1.000/*         node2_d_out[40]    1
clk(R)->clk(R)	2.810    -3.110/*        0.090/*         nr/router_ring/r4/cwi/odd_tail_reg_4_/D    1
clk(R)->clk(R)	1.400    */-3.110        */1.000         node2_d_out[52]    1
clk(R)->clk(R)	1.400    */-3.109        */1.000         node0_d_out[13]    1
clk(R)->clk(R)	2.811    -3.108/*        0.089/*         nr/router_ring/r4/cwi/odd_tail_reg_7_/D    1
clk(R)->clk(R)	2.813    -3.108/*        0.087/*         nr/router_ring/r4/cwi/odd_tail_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.107/*        1.000/*         node0_d_out[48]    1
clk(R)->clk(R)	2.814    -3.106/*        0.086/*         nr/router_ring/r4/cwi/odd_tail_reg_2_/D    1
clk(R)->clk(R)	1.400    */-3.104        */1.000         node3_d_out[31]    1
clk(R)->clk(R)	1.400    -3.102/*        1.000/*         node3_d_out[29]    1
clk(R)->clk(R)	2.817    -3.102/*        0.083/*         nr/router_ring/r4/cwi/odd_tail_reg_1_/D    1
clk(R)->clk(R)	1.400    */-3.101        */1.000         node2_d_out[34]    1
clk(R)->clk(R)	2.688    -3.101/*        0.212/*         nr/nic1/output_buffer_reg_46_/D    1
clk(R)->clk(R)	1.400    */-3.101        */1.000         node2_d_out[37]    1
clk(R)->clk(R)	2.738    */-3.101        */0.162         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_43_/D    1
clk(R)->clk(R)	1.400    -3.101/*        1.000/*         node2_d_out[16]    1
clk(R)->clk(R)	2.814    -3.099/*        0.086/*         nr/router_ring/r4/cwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	2.687    -3.097/*        0.213/*         nr/nic1/output_buffer_reg_45_/D    1
clk(R)->clk(R)	1.400    */-3.097        */1.000         node0_d_out[9]    1
clk(R)->clk(R)	1.400    */-3.096        */1.000         node2_d_out[55]    1
clk(R)->clk(R)	2.693    -3.096/*        0.207/*         nr/nic1/output_buffer_reg_44_/D    1
clk(R)->clk(R)	2.861    -3.095/*        0.039/*         nr/router_ring/r1/ccwo/state_even_reg_4_/D    1
clk(R)->clk(R)	1.400    -3.095/*        1.000/*         node0_d_out[49]    1
clk(R)->clk(R)	1.400    */-3.095        */1.000         node2_d_out[48]    1
clk(R)->clk(R)	2.815    -3.095/*        0.085/*         nr/router_ring/r4/cwi/even_tail_reg_7_/D    1
clk(R)->clk(R)	2.818    -3.094/*        0.082/*         nr/router_ring/r4/cwi/even_tail_reg_1_/D    1
clk(R)->clk(R)	2.825    -3.093/*        0.075/*         nr/router_ring/r4/cwi/odd_tail_reg_5_/D    1
clk(R)->clk(R)	2.692    -3.093/*        0.208/*         nr/nic1/output_buffer_reg_41_/D    1
clk(R)->clk(R)	2.820    -3.091/*        0.080/*         nr/router_ring/r4/cwi/even_tail_reg_6_/D    1
clk(R)->clk(R)	1.400    -3.090/*        1.000/*         node2_d_out[62]    1
clk(R)->clk(R)	2.861    -3.090/*        0.039/*         nr/router_ring/r1/ccwo/state_even_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.089/*        1.000/*         node0_d_out[30]    1
clk(R)->clk(R)	2.684    -3.086/*        0.216/*         nr/nic1/output_buffer_reg_27_/D    1
clk(R)->clk(R)	2.827    -3.085/*        0.073/*         nr/router_ring/r4/cwi/even_tail_reg_3_/D    1
clk(R)->clk(R)	2.783    */-3.084        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_46_/D    1
clk(R)->clk(R)	2.826    -3.084/*        0.074/*         nr/router_ring/r4/cwi/even_tail_reg_5_/D    1
clk(R)->clk(R)	2.692    -3.084/*        0.208/*         nr/nic1/output_buffer_reg_40_/D    1
clk(R)->clk(R)	1.400    -3.082/*        1.000/*         node0_d_out[28]    1
clk(R)->clk(R)	2.829    -3.082/*        0.071/*         nr/router_ring/r4/cwi/even_tail_reg_2_/D    1
clk(R)->clk(R)	2.830    -3.081/*        0.070/*         nr/router_ring/r4/cwi/even_tail_reg_4_/D    1
clk(R)->clk(R)	2.693    -3.080/*        0.207/*         nr/nic1/output_buffer_reg_51_/D    1
clk(R)->clk(R)	1.400    -3.079/*        1.000/*         node0_d_out[40]    1
clk(R)->clk(R)	2.791    */-3.077        */0.109         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_60_/D    1
clk(R)->clk(R)	1.400    -3.076/*        1.000/*         node0_d_out[39]    1
clk(R)->clk(R)	2.786    */-3.076        */0.114         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_44_/D    1
clk(R)->clk(R)	2.740    */-3.075        */0.160         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_57_/D    1
clk(R)->clk(R)	1.400    */-3.075        */1.000         node2_d_out[50]    1
clk(R)->clk(R)	2.784    */-3.075        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_43_/D    1
clk(R)->clk(R)	1.400    -3.074/*        1.000/*         node2_d_out[25]    1
clk(R)->clk(R)	1.400    */-3.074        */1.000         node2_d_out[35]    1
clk(R)->clk(R)	2.693    -3.073/*        0.207/*         nr/nic1/output_buffer_reg_59_/D    1
clk(R)->clk(R)	2.691    -3.072/*        0.209/*         nr/nic1/output_buffer_reg_54_/D    1
clk(R)->clk(R)	1.400    -3.071/*        1.000/*         node0_d_out[25]    1
clk(R)->clk(R)	2.783    */-3.071        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_40_/D    1
clk(R)->clk(R)	1.400    -3.071/*        1.000/*         node0_d_out[24]    1
clk(R)->clk(R)	1.400    */-3.071        */1.000         node0_d_out[14]    1
clk(R)->clk(R)	2.967    -3.068/*        -0.067/*        cpu1/myID_EXMEM/EXMEM_reg2_out_reg_15_/D    1
clk(R)->clk(R)	2.754    */-3.067        */0.146         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_59_/D    1
clk(R)->clk(R)	3.232    -3.067/*        -0.332/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.066/*        1.000/*         node0_d_out[37]    1
clk(R)->clk(R)	2.748    */-3.065        */0.152         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_40_/D    1
clk(R)->clk(R)	2.685    -3.059/*        0.215/*         nr/nic1/output_buffer_reg_34_/D    1
clk(R)->clk(R)	2.809    */-3.058        */0.091         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_27_/D    1
clk(R)->clk(R)	2.700    -3.058/*        0.200/*         nr/nic1/output_buffer_reg_30_/D    1
clk(R)->clk(R)	1.400    -3.058/*        1.000/*         node0_d_out[16]    1
clk(R)->clk(R)	2.706    -3.055/*        0.194/*         nr/nic1/output_buffer_reg_62_/D    1
clk(R)->clk(R)	2.794    */-3.053        */0.106         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_57_/D    1
clk(R)->clk(R)	2.704    -3.053/*        0.196/*         nr/nic1/output_buffer_reg_28_/D    1
clk(R)->clk(R)	2.750    */-3.050        */0.150         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_34_/D    1
clk(R)->clk(R)	2.749    */-3.050        */0.151         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_35_/D    1
clk(R)->clk(R)	2.754    */-3.050        */0.146         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_61_/D    1
clk(R)->clk(R)	2.757    */-3.050        */0.143         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_62_/D    1
clk(R)->clk(R)	2.749    */-3.049        */0.151         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_53_/D    1
clk(R)->clk(R)	2.748    */-3.049        */0.152         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_36_/D    1
clk(R)->clk(R)	2.800    */-3.049        */0.100         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_63_/D    1
clk(R)->clk(R)	2.749    */-3.049        */0.151         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_55_/D    1
clk(R)->clk(R)	2.746    */-3.049        */0.154         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_33_/D    1
clk(R)->clk(R)	2.699    -3.049/*        0.201/*         nr/nic1/output_buffer_reg_13_/D    1
clk(R)->clk(R)	2.764    */-3.048        */0.136         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_63_/D    1
clk(R)->clk(R)	2.745    */-3.048        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_51_/D    1
clk(R)->clk(R)	2.749    */-3.048        */0.151         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_38_/D    1
clk(R)->clk(R)	2.745    */-3.048        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_49_/D    1
clk(R)->clk(R)	2.746    */-3.048        */0.154         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_50_/D    1
clk(R)->clk(R)	2.748    */-3.048        */0.152         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_39_/D    1
clk(R)->clk(R)	2.744    */-3.047        */0.156         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_54_/D    1
clk(R)->clk(R)	2.743    */-3.047        */0.157         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_46_/D    1
clk(R)->clk(R)	2.749    */-3.047        */0.151         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_52_/D    1
clk(R)->clk(R)	2.742    */-3.047        */0.158         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_48_/D    1
clk(R)->clk(R)	2.750    */-3.047        */0.150         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_56_/D    1
clk(R)->clk(F)	1.570    -3.047/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_10_/D    1
clk(R)->clk(R)	1.400    -3.046/*        1.000/*         node0_d_out[55]    1
clk(R)->clk(R)	2.746    */-3.046        */0.154         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_60_/D    1
clk(R)->clk(R)	2.700    -3.046/*        0.200/*         nr/nic1/output_buffer_reg_26_/D    1
clk(R)->clk(R)	2.704    -3.046/*        0.196/*         nr/nic1/output_buffer_reg_31_/D    1
clk(R)->clk(R)	2.747    */-3.046        */0.153         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_40_/D    1
clk(R)->clk(R)	2.694    -3.046/*        0.206/*         nr/nic1/output_buffer_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.045/*        1.000/*         node0_d_out[18]    1
clk(R)->clk(R)	2.744    */-3.045        */0.156         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_47_/D    1
clk(R)->clk(R)	2.743    */-3.045        */0.157         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_37_/D    1
clk(R)->clk(R)	2.704    -3.045/*        0.196/*         nr/nic1/output_buffer_reg_29_/D    1
clk(R)->clk(R)	2.741    */-3.044        */0.159         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_32_/D    1
clk(R)->clk(F)	1.570    -3.044/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_15_/D    1
clk(R)->clk(F)	1.570    -3.044/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_14_/D    1
clk(R)->clk(F)	1.570    -3.044/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_31_/D    1
clk(R)->clk(R)	2.704    -3.044/*        0.196/*         nr/nic1/output_buffer_reg_25_/D    1
clk(R)->clk(R)	2.745    */-3.044        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_45_/D    1
clk(R)->clk(R)	2.837    */-3.043        */0.063         cpu2/myID_EXMEM/EXMEM_reg2_out_reg_44_/D    1
clk(R)->clk(F)	1.571    -3.043/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_7_/D    1
clk(R)->clk(R)	2.745    */-3.042        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_43_/D    1
clk(R)->clk(R)	1.400    -3.042/*        1.000/*         node0_d_out[19]    1
clk(R)->clk(F)	1.571    -3.042/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_62_/D    1
clk(R)->clk(F)	1.571    -3.041/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_25_/D    1
clk(R)->clk(F)	1.571    -3.041/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_8_/D    1
clk(R)->clk(F)	1.570    -3.041/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_9_/D    1
clk(R)->clk(F)	1.571    -3.041/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_27_/D    1
clk(R)->clk(F)	1.570    -3.040/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_63_/D    1
clk(R)->clk(R)	2.689    -3.040/*        0.211/*         nr/nic1/output_buffer_reg_35_/D    1
clk(R)->clk(F)	1.571    -3.040/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_30_/D    1
clk(R)->clk(R)	2.705    -3.039/*        0.195/*         nr/nic1/output_buffer_reg_5_/D    1
clk(R)->clk(F)	1.571    -3.039/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_12_/D    1
clk(R)->clk(F)	1.571    -3.039/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_26_/D    1
clk(R)->clk(R)	2.756    */-3.039        */0.144         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_58_/D    1
clk(R)->clk(F)	1.571    -3.039/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_29_/D    1
clk(R)->clk(R)	2.742    */-3.039        */0.158         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_41_/D    1
clk(R)->clk(R)	2.701    -3.038/*        0.199/*         nr/nic1/output_buffer_reg_0_/D    1
clk(R)->clk(F)	1.570    -3.038/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_24_/D    1
clk(R)->clk(R)	1.400    */-3.038        */1.000         node0_d_out[7]    1
clk(R)->clk(R)	2.701    -3.038/*        0.199/*         nr/nic1/output_buffer_reg_2_/D    1
clk(R)->clk(R)	2.696    -3.037/*        0.204/*         nr/nic1/output_buffer_reg_4_/D    1
clk(R)->clk(R)	2.745    */-3.037        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_44_/D    1
clk(R)->clk(R)	2.700    -3.037/*        0.200/*         nr/nic1/output_buffer_reg_1_/D    1
clk(R)->clk(R)	2.745    */-3.036        */0.155         cpu2/myID_EXMEM/EXMEM_reg1_out_reg_42_/D    1
clk(R)->clk(F)	1.571    -3.036/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_13_/D    1
clk(R)->clk(F)	1.571    -3.036/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_11_/D    1
clk(R)->clk(R)	1.400    */-3.034        */1.000         node0_d_out[6]    1
clk(R)->clk(F)	1.572    -3.033/*        0.128/*         nr/router_ring/r3/ccwo/ccwdo_reg_28_/D    1
clk(R)->clk(F)	1.571    -3.032/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_17_/D    1
clk(R)->clk(R)	1.400    -3.032/*        1.000/*         node2_d_out[41]    1
clk(R)->clk(F)	1.571    -3.030/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_23_/D    1
clk(R)->clk(F)	1.570    -3.029/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_2_/D    1
clk(R)->clk(R)	1.400    -3.027/*        1.000/*         node3_d_out[30]    1
clk(R)->clk(F)	1.571    -3.024/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_53_/D    1
clk(R)->clk(F)	1.571    -3.023/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_16_/D    1
clk(R)->clk(F)	1.570    -3.023/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_1_/D    1
clk(R)->clk(R)	2.698    -3.023/*        0.202/*         nr/nic1/output_buffer_reg_24_/D    1
clk(R)->clk(F)	1.570    -3.022/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_3_/D    1
clk(R)->clk(R)	1.400    -3.022/*        1.000/*         node0_d_out[46]    1
clk(R)->clk(R)	2.699    -3.020/*        0.201/*         nr/nic1/output_buffer_reg_10_/D    1
clk(R)->clk(R)	1.400    -3.020/*        1.000/*         node0_d_out[36]    1
clk(R)->clk(F)	1.570    -3.018/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_49_/D    1
clk(R)->clk(F)	1.571    -3.016/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_54_/D    1
clk(R)->clk(F)	1.571    -3.015/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_52_/D    1
clk(R)->clk(R)	1.400    -3.012/*        1.000/*         node2_d_out[3]    1
clk(R)->clk(R)	2.692    -3.012/*        0.208/*         nr/nic1/output_buffer_reg_18_/D    1
clk(R)->clk(R)	2.702    -3.011/*        0.198/*         nr/nic1/output_buffer_reg_9_/D    1
clk(R)->clk(F)	1.571    -3.009/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_32_/D    1
clk(R)->clk(F)	1.572    -3.008/*        0.128/*         nr/router_ring/r3/ccwo/ccwdo_reg_50_/D    1
clk(R)->clk(R)	1.400    -3.005/*        1.000/*         node0_d_out[50]    1
clk(R)->clk(R)	1.400    -3.004/*        1.000/*         node0_d_out[35]    1
clk(R)->clk(R)	1.400    -3.003/*        1.000/*         node0_d_out[20]    1
clk(R)->clk(F)	1.571    -3.003/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_56_/D    1
clk(R)->clk(R)	1.400    */-3.002        */1.000         node0_d_out[22]    1
clk(R)->clk(F)	1.571    -3.000/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_0_/D    1
clk(R)->clk(F)	1.571    -3.000/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_51_/D    1
clk(R)->clk(R)	1.400    -3.000/*        1.000/*         node1_d_out[55]    1
clk(R)->clk(R)	1.400    -2.999/*        1.000/*         node2_d_out[43]    1
clk(R)->clk(R)	1.400    */-2.998        */1.000         node0_d_out[21]    1
clk(R)->clk(R)	1.400    -2.998/*        1.000/*         node3_d_out[35]    1
clk(R)->clk(R)	2.688    -2.998/*        0.212/*         nr/nic1/output_buffer_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.998/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_22_/D    1
clk(R)->clk(F)	1.571    -2.996/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_48_/D    1
clk(R)->clk(R)	1.400    */-2.996        */1.000         node0_d_out[4]    1
clk(R)->clk(R)	1.400    -2.992/*        1.000/*         node2_d_out[27]    1
clk(R)->clk(R)	1.400    -2.991/*        1.000/*         node1_d_out[48]    1
clk(R)->clk(R)	2.835    */-2.991        */0.065         nr/router_ring/r4/ccwi/odd_head_reg_0_/D    1
clk(R)->clk(F)	1.581    -2.989/*        0.119/*         nr/router_ring/r3/ccwo/ccwdo_reg_60_/D    1
clk(R)->clk(R)	1.400    */-2.987        */1.000         node3_d_out[28]    1
clk(R)->clk(R)	2.692    -2.987/*        0.208/*         nr/nic1/output_buffer_reg_36_/D    1
clk(R)->clk(R)	2.683    -2.986/*        0.217/*         nr/nic1/output_buffer_reg_12_/D    1
clk(R)->clk(F)	1.584    -2.984/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_61_/D    1
clk(R)->clk(F)	1.584    -2.980/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_47_/D    1
clk(R)->clk(R)	1.400    -2.980/*        1.000/*         node2_d_out[47]    1
clk(R)->clk(F)	1.583    -2.980/*        0.117/*         nr/router_ring/r3/ccwo/ccwdo_reg_58_/D    1
clk(R)->clk(F)	1.581    -2.979/*        0.119/*         nr/router_ring/r3/ccwo/ccwdo_reg_33_/D    1
clk(R)->clk(F)	1.585    -2.976/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_44_/D    1
clk(R)->clk(F)	1.584    -2.976/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_46_/D    1
clk(R)->clk(F)	1.584    -2.973/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_57_/D    1
clk(R)->clk(R)	2.694    -2.973/*        0.206/*         nr/nic1/output_buffer_reg_6_/D    1
clk(R)->clk(R)	2.695    -2.973/*        0.205/*         nr/nic1/output_buffer_reg_19_/D    1
clk(R)->clk(F)	1.571    -2.972/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_20_/D    1
clk(R)->clk(R)	1.400    -2.971/*        1.000/*         node2_d_out[58]    1
clk(R)->clk(R)	1.400    -2.970/*        1.000/*         node1_d_out[37]    1
clk(R)->clk(R)	2.694    -2.969/*        0.206/*         nr/nic1/output_buffer_reg_15_/D    1
clk(R)->clk(R)	2.700    -2.968/*        0.200/*         nr/nic1/output_buffer_reg_22_/D    1
clk(R)->clk(R)	2.844    */-2.968        */0.056         nr/router_ring/r1/polarity_reg/D    1
clk(R)->clk(R)	2.700    -2.967/*        0.200/*         nr/nic1/output_buffer_reg_16_/D    1
clk(R)->clk(R)	2.702    -2.967/*        0.198/*         nr/nic1/output_buffer_reg_21_/D    1
clk(R)->clk(F)	1.583    -2.966/*        0.117/*         nr/router_ring/r3/ccwo/ccwdo_reg_59_/D    1
clk(R)->clk(R)	2.701    -2.965/*        0.199/*         nr/nic1/output_buffer_reg_23_/D    1
clk(R)->clk(R)	2.702    -2.964/*        0.198/*         nr/nic1/output_buffer_reg_11_/D    1
clk(R)->clk(R)	2.701    -2.962/*        0.199/*         nr/nic1/output_buffer_reg_20_/D    1
clk(R)->clk(R)	1.400    -2.961/*        1.000/*         node3_d_out[51]    1
clk(R)->clk(R)	2.691    -2.960/*        0.209/*         nr/nic1/output_buffer_reg_17_/D    1
clk(R)->clk(R)	2.703    -2.960/*        0.197/*         nr/nic1/output_buffer_reg_14_/D    1
clk(R)->clk(R)	1.400    -2.959/*        1.000/*         node1_d_out[52]    1
clk(R)->clk(F)	1.585    -2.959/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_34_/D    1
clk(R)->clk(R)	2.704    -2.958/*        0.196/*         nr/nic1/output_buffer_reg_7_/D    1
clk(R)->clk(R)	3.367    */-2.956        */-0.467        nr/router_ring/r1/pei/state_odd_reg_0_/D    1
clk(R)->clk(F)	1.585    -2.954/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_45_/D    1
clk(R)->clk(R)	3.367    */-2.954        */-0.467        nr/router_ring/r1/pei/state_even_reg_0_/D    1
clk(R)->clk(F)	1.570    -2.954/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_6_/D    1
clk(R)->clk(F)	1.570    -2.953/*        0.130/*         nr/router_ring/r3/ccwo/ccwdo_reg_4_/D    1
clk(R)->clk(F)	1.571    -2.951/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_21_/D    1
clk(R)->clk(F)	1.571    -2.951/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_18_/D    1
clk(R)->clk(R)	1.400    -2.951/*        1.000/*         node1_d_out[51]    1
clk(R)->clk(R)	3.371    -2.951/*        -0.471/*        nr/router_ring/r4/ccwi/even_head_reg_1_/D    1
clk(R)->clk(R)	2.710    -2.951/*        0.190/*         nr/nic1/output_buffer_reg_8_/D    1
clk(R)->clk(F)	1.585    -2.949/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_39_/D    1
clk(R)->clk(F)	1.585    -2.947/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_35_/D    1
clk(R)->clk(R)	1.400    -2.946/*        1.000/*         node2_d_out[19]    1
clk(R)->clk(F)	1.571    -2.945/*        0.129/*         nr/router_ring/r3/ccwo/ccwdo_reg_5_/D    1
clk(R)->clk(R)	1.400    -2.944/*        1.000/*         node1_d_out[34]    1
clk(R)->clk(F)	1.572    -2.944/*        0.128/*         nr/router_ring/r3/ccwo/ccwdo_reg_19_/D    1
clk(R)->clk(F)	1.585    -2.943/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_43_/D    1
clk(R)->clk(F)	1.584    -2.942/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_37_/D    1
clk(R)->clk(R)	2.810    */-2.942        */0.090         nr/router_ring/r4/ccwi/odd_head_reg_1_/D    1
clk(R)->clk(R)	1.400    -2.941/*        1.000/*         node3_d_out[14]    1
clk(R)->clk(F)	1.584    -2.941/*        0.116/*         nr/router_ring/r3/ccwo/ccwdo_reg_42_/D    1
clk(R)->clk(F)	1.583    -2.940/*        0.117/*         nr/router_ring/r3/ccwo/ccwdo_reg_40_/D    1
clk(R)->clk(R)	1.400    -2.938/*        1.000/*         node2_d_out[17]    1
clk(R)->clk(F)	1.583    -2.937/*        0.117/*         nr/router_ring/r3/ccwo/ccwdo_reg_36_/D    1
clk(R)->clk(F)	1.586    -2.930/*        0.114/*         nr/router_ring/r3/ccwo/ccwdo_reg_38_/D    1
clk(R)->clk(F)	1.585    -2.930/*        0.115/*         nr/router_ring/r3/ccwo/ccwdo_reg_41_/D    1
clk(R)->clk(R)	3.359    -2.929/*        -0.459/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_3_/D    1
clk(R)->clk(R)	2.760    */-2.925        */0.140         cpu1/myEXMEM_WB/WB_Wreg_reg_2_/D    1
clk(R)->clk(R)	2.760    */-2.925        */0.140         cpu1/myEXMEM_WB/WB_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.761    */-2.925        */0.139         cpu1/myEXMEM_WB/WB_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.760    */-2.925        */0.140         cpu1/myEXMEM_WB/WB_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.760    */-2.924        */0.140         cpu1/myEXMEM_WB/WB_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.763    */-2.923        */0.137         cpu1/myEXMEM_WB/WB_Wreg_en_reg/D    1
clk(R)->clk(R)	1.400    -2.920/*        1.000/*         node1_d_out[32]    1
clk(R)->clk(R)	1.400    -2.919/*        1.000/*         node1_d_out[49]    1
clk(R)->clk(R)	3.003    -2.918/*        -0.103/*        cpu1/myID_EXMEM/EXMEM_reg1_out_reg_21_/D    1
clk(R)->clk(R)	1.400    */-2.917        */1.000         node0_d_out[29]    1
clk(R)->clk(R)	1.400    -2.914/*        1.000/*         node3_d_out[27]    1
clk(R)->clk(R)	1.400    -2.913/*        1.000/*         node2_d_out[44]    1
clk(R)->clk(R)	2.761    */-2.911        */0.139         cpu1/myEXMEM_WB/WB_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.761    */-2.911        */0.139         cpu1/myEXMEM_WB/WB_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.762    */-2.911        */0.138         cpu1/myEXMEM_WB/WB_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.764    */-2.910        */0.136         cpu1/myEXMEM_WB/WB_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.765    */-2.910        */0.135         cpu1/myEXMEM_WB/WB_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.761    */-2.910        */0.139         cpu1/myEXMEM_WB/WB_instr_type_reg_4_/D    1
clk(R)->clk(R)	3.160    -2.899/*        -0.260/*        nr/nic3/input_statue_reg_reg/D    1
clk(R)->clk(R)	1.400    -2.895/*        1.000/*         node2_d_out[59]    1
clk(R)->clk(R)	1.400    -2.895/*        1.000/*         node0_d_out[26]    1
clk(R)->clk(R)	3.239    -2.891/*        -0.339/*        nr/router_ring/r4/pei/state_odd_reg_1_/D    1
clk(R)->clk(R)	1.400    -2.889/*        1.000/*         node0_d_out[27]    1
clk(R)->clk(R)	2.691    -2.883/*        0.209/*         nr/nic1/output_buffer_reg_56_/D    1
clk(R)->clk(R)	1.400    -2.882/*        1.000/*         node2_d_out[5]    1
clk(R)->clk(R)	2.761    */-2.882        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_42_/D    1
clk(R)->clk(R)	2.761    */-2.880        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_41_/D    1
clk(R)->clk(R)	1.400    -2.879/*        1.000/*         node1_d_out[39]    1
clk(R)->clk(R)	1.400    -2.879/*        1.000/*         node1_d_out[33]    1
clk(R)->clk(R)	2.692    -2.878/*        0.208/*         nr/nic1/output_buffer_reg_57_/D    1
clk(R)->clk(R)	2.761    */-2.876        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_43_/D    1
clk(R)->clk(R)	2.762    */-2.876        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_56_/D    1
clk(R)->clk(R)	2.762    */-2.875        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_45_/D    1
clk(R)->clk(R)	2.763    */-2.875        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_44_/D    1
clk(R)->clk(R)	2.763    */-2.875        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_57_/D    1
clk(R)->clk(R)	2.763    */-2.875        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_40_/D    1
clk(R)->clk(F)	1.634    -2.874/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(R)	2.765    */-2.873        */0.135         cpu1/myEXMEM_WB/WB_MEMout_reg_46_/D    1
clk(R)->clk(R)	2.760    */-2.871        */0.140         cpu1/myEXMEM_WB/WB_MEMout_reg_63_/D    1
clk(R)->clk(R)	2.762    */-2.871        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_60_/D    1
clk(R)->clk(R)	2.762    */-2.871        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_62_/D    1
clk(R)->clk(R)	2.764    */-2.871        */0.136         cpu1/myEXMEM_WB/WB_MEMout_reg_61_/D    1
clk(R)->clk(R)	2.763    */-2.871        */0.137         cpu1/myEXMEM_WB/WB_ALUresult_reg_62_/D    1
clk(R)->clk(R)	2.761    */-2.870        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_58_/D    1
clk(R)->clk(R)	2.761    */-2.870        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_59_/D    1
clk(R)->clk(R)	2.761    */-2.870        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_32_/D    1
clk(R)->clk(R)	2.761    */-2.870        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_33_/D    1
clk(R)->clk(R)	2.761    */-2.870        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_35_/D    1
clk(R)->clk(R)	2.762    */-2.870        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_34_/D    1
clk(R)->clk(R)	2.763    */-2.870        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_36_/D    1
clk(R)->clk(R)	2.762    */-2.868        */0.138         cpu1/myEXMEM_WB/WB_opcode_reg_0_/D    1
clk(R)->clk(R)	2.763    */-2.867        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_47_/D    1
clk(R)->clk(R)	2.762    */-2.866        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_39_/D    1
clk(R)->clk(R)	2.763    */-2.866        */0.137         cpu1/myEXMEM_WB/WB_MEMout_reg_38_/D    1
clk(R)->clk(R)	2.765    */-2.866        */0.135         cpu1/myEXMEM_WB/WB_MEMout_reg_37_/D    1
clk(R)->clk(R)	1.400    -2.865/*        1.000/*         node3_d_out[13]    1
clk(R)->clk(R)	2.771    */-2.865        */0.129         cpu1/myEXMEM_WB/WB_ALUresult_reg_59_/D    1
clk(R)->clk(R)	2.764    */-2.864        */0.136         cpu1/myEXMEM_WB/WB_MEMout_reg_50_/D    1
clk(R)->clk(R)	2.762    */-2.863        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_53_/D    1
clk(R)->clk(R)	2.861    -2.863/*        0.039/*         nr/router_ring/r4/ccwo/state_even_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.862/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(R)	2.785    */-2.862        */0.115         cpu1/myEXMEM_WB/WB_ALUresult_reg_61_/D    1
clk(R)->clk(R)	2.783    */-2.862        */0.117         cpu1/myEXMEM_WB/WB_ALUresult_reg_63_/D    1
clk(R)->clk(R)	2.761    */-2.861        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_55_/D    1
clk(R)->clk(R)	3.426    -2.860/*        -0.526/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_31_/D    1
clk(R)->clk(R)	2.861    -2.860/*        0.039/*         nr/router_ring/r4/ccwo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.861    -2.858/*        0.039/*         nr/router_ring/r4/ccwo/state_even_reg_4_/D    1
clk(R)->clk(R)	2.792    */-2.858        */0.108         cpu1/myEXMEM_WB/WB_ALUresult_reg_60_/D    1
clk(R)->clk(R)	2.843    */-2.858        */0.057         nr/router_ring/r4/ccwi/even_head_reg_0_/D    1
clk(R)->clk(F)	1.634    -2.858/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(R)	2.861    -2.858/*        0.039/*         nr/router_ring/r4/cwo/state_odd_reg_4_/D    1
clk(R)->clk(F)	1.634    -2.857/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(R)	1.400    -2.856/*        1.000/*         node3_d_out[8]    1
clk(R)->clk(R)	2.861    -2.856/*        0.039/*         nr/router_ring/r4/ccwo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.764    */-2.856        */0.136         cpu1/myEXMEM_WB/WB_MEMout_reg_49_/D    1
clk(R)->clk(R)	2.861    -2.856/*        0.039/*         nr/router_ring/r4/cwo/state_odd_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.855/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.634    -2.855/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(R)	3.270    -2.854/*        -0.370/*        nr/router_ring/r4/pei/state_even_reg_1_/D    1
clk(R)->clk(R)	2.769    */-2.853        */0.131         cpu1/myEXMEM_WB/WB_ALUresult_reg_45_/D    1
clk(R)->clk(R)	2.761    */-2.850        */0.139         cpu1/myEXMEM_WB/WB_MEMout_reg_54_/D    1
clk(R)->clk(R)	2.829    */-2.850        */0.071         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_24_/D    1
clk(R)->clk(R)	2.763    */-2.849        */0.137         cpu1/myEXMEM_WB/WB_ALUresult_reg_48_/D    1
clk(R)->clk(F)	1.634    -2.849/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(R)	2.762    */-2.849        */0.138         cpu1/myEXMEM_WB/WB_ALUresult_reg_52_/D    1
clk(R)->clk(R)	2.765    */-2.849        */0.135         cpu1/myEXMEM_WB/WB_ALUresult_reg_54_/D    1
clk(R)->clk(R)	2.765    */-2.849        */0.135         cpu1/myEXMEM_WB/WB_ALUresult_reg_55_/D    1
clk(R)->clk(R)	1.400    -2.849/*        1.000/*         node2_d_out[4]    1
clk(R)->clk(R)	2.768    */-2.848        */0.132         cpu1/myEXMEM_WB/WB_ALUresult_reg_51_/D    1
clk(R)->clk(R)	2.769    */-2.848        */0.131         cpu1/myEXMEM_WB/WB_ALUresult_reg_49_/D    1
clk(R)->clk(R)	2.765    */-2.848        */0.135         cpu1/myEXMEM_WB/WB_MEMout_reg_52_/D    1
clk(R)->clk(R)	2.770    */-2.847        */0.130         cpu1/myEXMEM_WB/WB_ALUresult_reg_41_/D    1
clk(R)->clk(R)	2.762    */-2.847        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_48_/D    1
clk(R)->clk(R)	2.762    */-2.847        */0.138         cpu1/myEXMEM_WB/WB_MEMout_reg_51_/D    1
clk(R)->clk(R)	2.771    */-2.847        */0.129         cpu1/myEXMEM_WB/WB_ALUresult_reg_42_/D    1
clk(R)->clk(F)	1.634    -2.847/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(R)	2.774    */-2.847        */0.126         cpu1/myEXMEM_WB/WB_ALUresult_reg_46_/D    1
clk(R)->clk(R)	1.400    -2.847/*        1.000/*         node1_d_out[1]    1
clk(R)->clk(R)	2.816    */-2.846        */0.084         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_28_/D    1
clk(R)->clk(R)	2.788    */-2.846        */0.112         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_30_/D    1
clk(R)->clk(R)	2.775    */-2.845        */0.125         cpu1/myEXMEM_WB/WB_ALUresult_reg_47_/D    1
clk(R)->clk(R)	2.776    */-2.845        */0.124         cpu1/myEXMEM_WB/WB_ALUresult_reg_56_/D    1
clk(R)->clk(R)	2.780    */-2.845        */0.120         cpu1/myEXMEM_WB/WB_ALUresult_reg_43_/D    1
clk(R)->clk(R)	2.784    */-2.845        */0.116         cpu1/myEXMEM_WB/WB_ALUresult_reg_53_/D    1
clk(R)->clk(R)	2.777    */-2.844        */0.123         cpu1/myEXMEM_WB/WB_ALUresult_reg_57_/D    1
clk(R)->clk(R)	2.780    */-2.844        */0.120         cpu1/myEXMEM_WB/WB_ALUresult_reg_40_/D    1
clk(R)->clk(F)	1.572    -2.844/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(R)	2.776    */-2.843        */0.124         cpu1/myEXMEM_WB/WB_ALUresult_reg_37_/D    1
clk(R)->clk(F)	1.572    -2.841/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(R)	2.861    -2.841/*        0.039/*         nr/router_ring/r4/cwo/state_even_reg_4_/D    1
clk(R)->clk(R)	2.792    */-2.841        */0.108         cpu1/myEXMEM_WB/WB_ALUresult_reg_44_/D    1
clk(R)->clk(R)	2.861    -2.839/*        0.039/*         nr/router_ring/r4/cwo/state_even_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.838/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(R)	2.770    */-2.838        */0.130         cpu1/myEXMEM_WB/WB_ALUresult_reg_38_/D    1
clk(R)->clk(R)	1.400    -2.838/*        1.000/*         node1_d_out[17]    1
clk(R)->clk(R)	2.750    */-2.838        */0.150         cpu2/myEXMEM_WB/WB_opcode_reg_5_/D    1
clk(R)->clk(R)	2.750    */-2.838        */0.150         cpu2/myEXMEM_WB/WB_opcode_reg_1_/D    1
clk(R)->clk(R)	2.750    */-2.838        */0.150         cpu2/myEXMEM_WB/WB_opcode_reg_0_/D    1
clk(R)->clk(R)	2.751    */-2.837        */0.149         cpu2/myEXMEM_WB/WB_opcode_reg_2_/D    1
clk(R)->clk(R)	2.750    */-2.837        */0.150         cpu2/myEXMEM_WB/WB_opcode_reg_4_/D    1
clk(R)->clk(R)	2.754    */-2.837        */0.146         cpu2/myEXMEM_WB/WB_ALUresult_reg_22_/D    1
clk(R)->clk(R)	2.759    */-2.837        */0.141         cpu2/myEXMEM_WB/WB_ALUresult_reg_16_/D    1
clk(R)->clk(R)	2.755    */-2.837        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_18_/D    1
clk(R)->clk(R)	2.755    */-2.837        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_1_/D    1
clk(R)->clk(R)	2.750    */-2.837        */0.150         cpu2/myEXMEM_WB/WB_opcode_reg_3_/D    1
clk(R)->clk(R)	2.753    */-2.837        */0.147         cpu2/myEXMEM_WB/WB_ALUresult_reg_19_/D    1
clk(R)->clk(R)	2.760    */-2.837        */0.140         cpu2/myEXMEM_WB/WB_ALUresult_reg_5_/D    1
clk(R)->clk(R)	2.756    */-2.837        */0.144         cpu2/myEXMEM_WB/WB_ALUresult_reg_21_/D    1
clk(R)->clk(R)	2.755    */-2.837        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_20_/D    1
clk(R)->clk(F)	1.634    -2.837/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(R)	2.756    */-2.837        */0.144         cpu2/myEXMEM_WB/WB_ALUresult_reg_26_/D    1
clk(R)->clk(R)	2.752    */-2.836        */0.148         cpu2/myEXMEM_WB/WB_ALUresult_reg_27_/D    1
clk(R)->clk(R)	2.754    */-2.836        */0.146         cpu2/myEXMEM_WB/WB_ALUresult_reg_17_/D    1
clk(R)->clk(R)	2.760    */-2.836        */0.140         cpu2/myEXMEM_WB/WB_ALUresult_reg_30_/D    1
clk(R)->clk(R)	2.755    */-2.836        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_23_/D    1
clk(R)->clk(F)	1.570    -2.836/*        0.130/*         nr/router_ring/r3/cwo/cwdo_reg_4_/D    1
clk(R)->clk(R)	2.755    */-2.836        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_25_/D    1
clk(R)->clk(R)	2.761    */-2.836        */0.139         cpu2/myEXMEM_WB/WB_ALUresult_reg_29_/D    1
clk(R)->clk(R)	2.760    */-2.835        */0.140         cpu2/myEXMEM_WB/WB_ALUresult_reg_28_/D    1
clk(R)->clk(R)	2.765    */-2.835        */0.135         cpu2/myEXMEM_WB/WB_ALUresult_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.835/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_38_/D    1
clk(R)->clk(R)	2.768    */-2.835        */0.132         cpu1/myEXMEM_WB/WB_ALUresult_reg_50_/D    1
clk(R)->clk(F)	1.573    -2.834/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.571    -2.834/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.834/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_62_/D    1
clk(R)->clk(F)	1.571    -2.833/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_58_/D    1
clk(R)->clk(R)	2.754    */-2.833        */0.146         cpu2/myEXMEM_WB/WB_ALUresult_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.833/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_39_/D    1
clk(R)->clk(F)	1.572    -2.833/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.572    -2.833/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(R)	2.767    */-2.832        */0.133         cpu1/myEXMEM_WB/WB_ALUresult_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.831/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_41_/D    1
clk(R)->clk(R)	1.400    -2.831/*        1.000/*         node2_d_out[45]    1
clk(R)->clk(F)	1.571    -2.831/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.831/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_20_/D    1
clk(R)->clk(F)	1.572    -2.831/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_45_/D    1
clk(R)->clk(R)	2.756    */-2.831        */0.144         cpu2/myEXMEM_WB/WB_ALUresult_reg_4_/D    1
clk(R)->clk(R)	2.775    */-2.830        */0.125         cpu1/myEXMEM_WB/WB_ALUresult_reg_58_/D    1
clk(R)->clk(F)	1.571    -2.830/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_19_/D    1
clk(R)->clk(R)	2.774    */-2.830        */0.126         cpu1/myEXMEM_WB/WB_ALUresult_reg_35_/D    1
clk(R)->clk(F)	1.572    -2.830/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_37_/D    1
clk(R)->clk(F)	1.572    -2.830/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_44_/D    1
clk(R)->clk(F)	1.571    -2.830/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_52_/D    1
clk(R)->clk(F)	1.572    -2.829/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_36_/D    1
clk(R)->clk(F)	1.571    -2.829/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_54_/D    1
clk(R)->clk(R)	2.771    */-2.829        */0.129         cpu1/myEXMEM_WB/WB_ALUresult_reg_36_/D    1
clk(R)->clk(F)	1.572    -2.829/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_35_/D    1
clk(R)->clk(F)	1.573    -2.829/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.572    -2.828/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_46_/D    1
clk(R)->clk(F)	1.571    -2.828/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_32_/D    1
clk(R)->clk(F)	1.571    -2.828/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_51_/D    1
clk(R)->clk(F)	1.572    -2.828/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.827/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_6_/D    1
clk(R)->clk(R)	2.842    */-2.827        */0.058         nr/router_ring/r1/ccwi/odd_tail_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.827/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_57_/D    1
clk(R)->clk(F)	1.571    -2.827/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.827/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.826/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_53_/D    1
clk(R)->clk(F)	1.572    -2.826/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_61_/D    1
clk(R)->clk(F)	1.571    -2.826/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_59_/D    1
clk(R)->clk(F)	1.572    -2.826/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_21_/D    1
clk(R)->clk(F)	1.572    -2.826/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.572    -2.826/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_42_/D    1
clk(R)->clk(R)	2.768    */-2.826        */0.132         cpu1/myEXMEM_WB/WB_ALUresult_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.825/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_50_/D    1
clk(R)->clk(F)	1.572    -2.825/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_33_/D    1
clk(R)->clk(F)	1.572    -2.824/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_43_/D    1
clk(R)->clk(R)	1.400    -2.824/*        1.000/*         node2_d_out[21]    1
clk(R)->clk(F)	1.572    -2.823/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_34_/D    1
clk(R)->clk(F)	1.572    -2.823/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_40_/D    1
clk(R)->clk(F)	1.570    -2.823/*        0.130/*         nr/router_ring/r3/cwo/cwdo_reg_3_/D    1
clk(R)->clk(F)	1.572    -2.823/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_49_/D    1
clk(R)->clk(F)	1.572    -2.822/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_48_/D    1
clk(R)->clk(F)	1.571    -2.822/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_22_/D    1
clk(R)->clk(R)	1.400    -2.821/*        1.000/*         node2_d_out[42]    1
clk(R)->clk(F)	1.572    -2.820/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_60_/D    1
clk(R)->clk(R)	1.400    -2.819/*        1.000/*         node3_d_out[12]    1
clk(R)->clk(F)	1.571    -2.817/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_16_/D    1
clk(R)->clk(R)	1.400    -2.817/*        1.000/*         node3_d_out[0]    1
clk(R)->clk(F)	1.571    -2.813/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.812/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -2.812/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_2_/D    1
clk(R)->clk(F)	1.572    -2.810/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_23_/D    1
clk(R)->clk(R)	2.765    */-2.809        */0.135         cpu1/myEXMEM_WB/WB_opcode_reg_5_/D    1
clk(R)->clk(F)	1.572    -2.809/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_56_/D    1
clk(R)->clk(R)	1.400    -2.808/*        1.000/*         node2_d_out[0]    1
clk(R)->clk(R)	2.753    */-2.808        */0.147         cpu2/myEXMEM_WB/WB_instr_type_reg_2_/D    1
clk(R)->clk(R)	2.751    */-2.808        */0.149         cpu2/myEXMEM_WB/WB_instr_type_reg_4_/D    1
clk(R)->clk(R)	2.755    */-2.807        */0.145         cpu2/myEXMEM_WB/WB_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.751    */-2.807        */0.149         cpu2/myEXMEM_WB/WB_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.751    */-2.807        */0.149         cpu2/myEXMEM_WB/WB_instr_type_reg_5_/D    1
clk(R)->clk(R)	2.750    */-2.807        */0.150         cpu2/myEXMEM_WB/WB_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.757    */-2.806        */0.143         cpu2/myEXMEM_WB/WB_ppp_reg_2_/D    1
clk(R)->clk(R)	2.755    */-2.806        */0.145         cpu2/myEXMEM_WB/WB_ppp_reg_1_/D    1
clk(R)->clk(R)	2.752    */-2.805        */0.148         cpu2/myEXMEM_WB/WB_ppp_reg_0_/D    1
clk(R)->clk(R)	2.768    */-2.805        */0.132         cpu1/myEXMEM_WB/WB_ALUresult_reg_33_/D    1
clk(R)->clk(R)	2.751    */-2.805        */0.149         cpu2/myEXMEM_WB/WB_Wreg_en_reg/D    1
clk(R)->clk(R)	2.750    */-2.805        */0.150         cpu2/myEXMEM_WB/WB_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.750    */-2.805        */0.150         cpu2/myEXMEM_WB/WB_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.750    */-2.804        */0.150         cpu2/myEXMEM_WB/WB_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.754    */-2.803        */0.146         cpu2/myEXMEM_WB/WB_Wreg_reg_4_/D    1
clk(R)->clk(R)	2.751    */-2.802        */0.149         cpu2/myEXMEM_WB/WB_Wreg_reg_2_/D    1
clk(R)->clk(R)	1.400    -2.800/*        1.000/*         node1_d_out[18]    1
clk(R)->clk(F)	1.571    -2.799/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_15_/D    1
clk(R)->clk(F)	1.572    -2.799/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_31_/D    1
clk(R)->clk(R)	2.828    */-2.797        */0.072         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_2_/D    1
clk(R)->clk(R)	2.843    */-2.797        */0.057         nr/router_ring/r1/ccwi/even_tail_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.796/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_10_/D    1
clk(R)->clk(R)	1.400    -2.796/*        1.000/*         node3_d_out[16]    1
clk(R)->clk(F)	1.571    -2.796/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.794/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_8_/D    1
clk(R)->clk(R)	1.400    -2.793/*        1.000/*         node2_d_out[18]    1
clk(R)->clk(F)	1.582    -2.792/*        0.118/*         nr/router_ring/r3/cwo/cwdo_reg_30_/D    1
clk(R)->clk(R)	2.759    */-2.792        */0.141         cpu2/myEXMEM_WB/WB_MEMout_reg_18_/D    1
clk(R)->clk(R)	2.762    */-2.792        */0.138         cpu2/myEXMEM_WB/WB_MEMout_reg_16_/D    1
clk(R)->clk(R)	2.761    */-2.792        */0.139         cpu2/myEXMEM_WB/WB_MEMout_reg_20_/D    1
clk(R)->clk(R)	2.754    */-2.792        */0.146         cpu2/myEXMEM_WB/WB_MEMout_reg_4_/D    1
clk(R)->clk(R)	2.757    */-2.792        */0.143         cpu2/myEXMEM_WB/WB_MEMout_reg_0_/D    1
clk(R)->clk(R)	2.759    */-2.791        */0.141         cpu2/myEXMEM_WB/WB_MEMout_reg_17_/D    1
clk(R)->clk(R)	2.756    */-2.791        */0.144         cpu2/myEXMEM_WB/WB_MEMout_reg_23_/D    1
clk(R)->clk(R)	2.763    */-2.791        */0.137         cpu2/myEXMEM_WB/WB_MEMout_reg_22_/D    1
clk(R)->clk(R)	2.761    */-2.791        */0.139         cpu2/myEXMEM_WB/WB_MEMout_reg_19_/D    1
clk(R)->clk(R)	2.758    */-2.791        */0.142         cpu2/myEXMEM_WB/WB_MEMout_reg_1_/D    1
clk(R)->clk(R)	2.752    */-2.791        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_5_/D    1
clk(R)->clk(R)	2.758    */-2.791        */0.142         cpu2/myEXMEM_WB/WB_MEMout_reg_29_/D    1
clk(R)->clk(F)	1.572    -2.791/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_9_/D    1
clk(R)->clk(R)	2.757    */-2.791        */0.143         cpu2/myEXMEM_WB/WB_MEMout_reg_25_/D    1
clk(R)->clk(R)	2.761    */-2.791        */0.139         cpu2/myEXMEM_WB/WB_MEMout_reg_21_/D    1
clk(R)->clk(R)	2.756    */-2.790        */0.144         cpu2/myEXMEM_WB/WB_MEMout_reg_27_/D    1
clk(R)->clk(R)	2.760    */-2.790        */0.140         cpu2/myEXMEM_WB/WB_MEMout_reg_30_/D    1
clk(R)->clk(R)	2.761    */-2.790        */0.139         cpu2/myEXMEM_WB/WB_MEMout_reg_26_/D    1
clk(R)->clk(R)	2.780    */-2.789        */0.120         cpu2/myEXMEM_WB/WB_ALUresult_reg_11_/D    1
clk(R)->clk(R)	2.763    */-2.789        */0.137         cpu2/myEXMEM_WB/WB_MEMout_reg_24_/D    1
clk(R)->clk(R)	2.769    */-2.789        */0.131         cpu2/myEXMEM_WB/WB_MEMout_reg_28_/D    1
clk(R)->clk(R)	2.768    */-2.788        */0.132         cpu1/myEXMEM_WB/WB_ALUresult_reg_32_/D    1
clk(R)->clk(R)	1.400    -2.788/*        1.000/*         node0_d_out[32]    1
clk(R)->clk(F)	1.572    -2.786/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_12_/D    1
clk(R)->clk(F)	1.592    -2.786/*        0.108/*         nr/router_ring/r3/cwo/cwdo_reg_17_/D    1
clk(R)->clk(R)	2.872    */-2.786        */0.028         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_26_/D    1
clk(R)->clk(F)	1.572    -2.785/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_14_/D    1
clk(R)->clk(R)	2.825    */-2.784        */0.075         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_31_/D    1
clk(R)->clk(F)	1.571    -2.783/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_11_/D    1
clk(R)->clk(F)	1.590    -2.783/*        0.110/*         nr/router_ring/r3/cwo/cwdo_reg_7_/D    1
clk(R)->clk(F)	1.571    -2.782/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_27_/D    1
clk(R)->clk(F)	1.572    -2.780/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_26_/D    1
clk(R)->clk(R)	1.400    -2.778/*        1.000/*         node3_d_out[33]    1
clk(R)->clk(R)	1.400    -2.778/*        1.000/*         node2_d_out[31]    1
clk(R)->clk(F)	1.571    -2.778/*        0.129/*         nr/router_ring/r3/cwo/cwdo_reg_13_/D    1
clk(R)->clk(R)	1.400    -2.777/*        1.000/*         node3_d_out[54]    1
clk(R)->clk(F)	1.572    -2.777/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_28_/D    1
clk(R)->clk(F)	1.572    -2.776/*        0.128/*         nr/router_ring/r3/cwo/cwdo_reg_25_/D    1
clk(R)->clk(F)	1.592    -2.776/*        0.108/*         nr/router_ring/r3/cwo/cwdo_reg_63_/D    1
clk(R)->clk(R)	2.764    */-2.776        */0.136         cpu2/myEXMEM_WB/WB_MEMout_reg_31_/D    1
clk(R)->clk(R)	1.400    -2.776/*        1.000/*         node3_d_out[23]    1
clk(R)->clk(R)	2.765    */-2.775        */0.135         cpu1/myEXMEM_WB/WB_opcode_reg_1_/D    1
clk(R)->clk(F)	1.589    -2.773/*        0.111/*         nr/router_ring/r3/cwo/cwdo_reg_29_/D    1
clk(R)->clk(R)	2.761    */-2.773        */0.139         cpu2/myEXMEM_WB/WB_ALUresult_reg_15_/D    1
clk(R)->clk(R)	2.762    */-2.773        */0.138         cpu2/myEXMEM_WB/WB_ALUresult_reg_12_/D    1
clk(R)->clk(R)	2.764    */-2.773        */0.136         cpu2/myEXMEM_WB/WB_ALUresult_reg_13_/D    1
clk(R)->clk(R)	2.763    */-2.772        */0.137         cpu2/myEXMEM_WB/WB_ALUresult_reg_14_/D    1
clk(R)->clk(R)	1.400    -2.767/*        1.000/*         node3_d_out[5]    1
clk(R)->clk(R)	2.766    */-2.766        */0.134         cpu2/myEXMEM_WB/WB_MEMout_reg_2_/D    1
clk(R)->clk(R)	1.400    -2.765/*        1.000/*         node3_d_out[22]    1
clk(R)->clk(R)	1.400    -2.762/*        1.000/*         node2_d_out[29]    1
clk(R)->clk(R)	1.400    -2.759/*        1.000/*         node2_d_out[26]    1
clk(R)->clk(R)	1.400    -2.756/*        1.000/*         node2_d_out[24]    1
clk(R)->clk(R)	2.757    */-2.755        */0.143         cpu2/myEXMEM_WB/WB_ALUresult_reg_59_/D    1
clk(R)->clk(R)	2.757    */-2.755        */0.143         cpu2/myEXMEM_WB/WB_ALUresult_reg_57_/D    1
clk(R)->clk(R)	2.757    */-2.755        */0.143         cpu2/myEXMEM_WB/WB_ALUresult_reg_56_/D    1
clk(R)->clk(R)	2.751    */-2.755        */0.149         cpu2/myEXMEM_WB/WB_ALUresult_reg_58_/D    1
clk(R)->clk(R)	2.842    */-2.755        */0.058         nr/router_ring/r4/ccwo/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.752    */-2.755        */0.148         cpu2/myEXMEM_WB/WB_ALUresult_reg_45_/D    1
clk(R)->clk(R)	2.755    */-2.754        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_44_/D    1
clk(R)->clk(R)	2.758    */-2.754        */0.142         cpu2/myEXMEM_WB/WB_ALUresult_reg_42_/D    1
clk(R)->clk(R)	2.753    */-2.754        */0.147         cpu2/myEXMEM_WB/WB_ALUresult_reg_41_/D    1
clk(R)->clk(R)	2.755    */-2.754        */0.145         cpu2/myEXMEM_WB/WB_ALUresult_reg_47_/D    1
clk(R)->clk(R)	2.776    */-2.754        */0.124         cpu2/myEXMEM_WB/WB_MEMout_reg_3_/D    1
clk(R)->clk(R)	2.765    */-2.753        */0.135         cpu1/myEXMEM_WB/WB_opcode_reg_3_/D    1
clk(R)->clk(R)	1.400    -2.751/*        1.000/*         node1_d_out[38]    1
clk(R)->clk(R)	1.400    -2.751/*        1.000/*         node2_d_out[30]    1
clk(R)->clk(R)	2.765    */-2.751        */0.135         cpu1/myEXMEM_WB/WB_opcode_reg_4_/D    1
clk(R)->clk(R)	1.400    -2.750/*        1.000/*         node1_d_out[53]    1
clk(R)->clk(R)	1.400    -2.750/*        1.000/*         node2_d_out[28]    1
clk(R)->clk(R)	2.841    */-2.749        */0.059         nr/router_ring/r4/ccwo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.765    */-2.749        */0.135         cpu1/myEXMEM_WB/WB_opcode_reg_2_/D    1
clk(R)->clk(R)	2.857    -2.747/*        0.043/*         nr/router_ring/r4/ccwi/odd_tail_reg_0_/D    1
clk(R)->clk(R)	1.400    -2.746/*        1.000/*         node3_d_out[11]    1
clk(R)->clk(R)	1.400    -2.744/*        1.000/*         node3_d_out[36]    1
clk(R)->clk(R)	2.756    */-2.744        */0.144         cpu2/myEXMEM_WB/WB_MEMout_reg_7_/D    1
clk(R)->clk(R)	2.782    */-2.743        */0.118         cpu2/myEXMEM_WB/WB_ALUresult_reg_35_/D    1
clk(R)->clk(R)	1.400    -2.742/*        1.000/*         node3_d_out[21]    1
clk(R)->clk(R)	1.400    -2.741/*        1.000/*         node3_d_out[3]    1
clk(R)->clk(F)	2.274    -2.739/*        -0.574/*        nr/router_ring/r4/peo/peso_reg/D    1
clk(R)->clk(R)	2.756    */-2.737        */0.144         cpu2/myEXMEM_WB/WB_MEMout_reg_6_/D    1
clk(R)->clk(R)	2.782    */-2.736        */0.118         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_63_/D    1
clk(R)->clk(R)	1.400    -2.731/*        1.000/*         node2_d_out[57]    1
clk(R)->clk(R)	2.755    */-2.728        */0.145         cpu2/myEXMEM_WB/WB_MEMout_reg_56_/D    1
clk(R)->clk(R)	3.473    -2.727/*        -0.573/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_55_/D    1
clk(R)->clk(R)	1.400    -2.726/*        1.000/*         node3_d_out[2]    1
clk(R)->clk(R)	1.400    -2.725/*        1.000/*         node3_d_out[9]    1
clk(R)->clk(R)	2.759    */-2.725        */0.141         cpu2/myEXMEM_WB/WB_MEMout_reg_57_/D    1
clk(R)->clk(R)	1.400    -2.725/*        1.000/*         node1_d_out[23]    1
clk(R)->clk(R)	2.754    */-2.714        */0.146         cpu2/myEXMEM_WB/WB_MEMout_reg_9_/D    1
clk(R)->clk(R)	2.759    */-2.714        */0.141         cpu2/myEXMEM_WB/WB_MEMout_reg_41_/D    1
clk(R)->clk(R)	1.400    -2.712/*        1.000/*         node3_d_out[19]    1
clk(R)->clk(R)	1.400    -2.712/*        1.000/*         node3_d_out[10]    1
clk(R)->clk(R)	2.748    */-2.711        */0.152         nr/router_ring/r4/cwi/odd_head_reg_1_/D    1
clk(R)->clk(R)	2.753    */-2.711        */0.147         cpu2/myEXMEM_WB/WB_MEMout_reg_8_/D    1
clk(R)->clk(R)	2.747    */-2.710        */0.153         nr/router_ring/r4/cwi/odd_head_reg_0_/D    1
clk(R)->clk(R)	2.748    */-2.709        */0.152         nr/router_ring/r4/cwi/odd_head_reg_3_/D    1
clk(R)->clk(R)	2.748    */-2.708        */0.152         nr/router_ring/r4/cwi/odd_head_reg_2_/D    1
clk(R)->clk(R)	2.747    */-2.708        */0.153         nr/router_ring/r4/cwi/odd_head_reg_4_/D    1
clk(R)->clk(R)	2.755    */-2.707        */0.145         cpu2/myEXMEM_WB/WB_MEMout_reg_45_/D    1
clk(R)->clk(R)	1.400    -2.706/*        1.000/*         node1_d_out[19]    1
clk(R)->clk(R)	2.748    */-2.704        */0.152         nr/router_ring/r4/cwi/odd_head_reg_6_/D    1
clk(R)->clk(F)	1.571    -2.704/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_30_/D    1
clk(R)->clk(F)	1.571    -2.703/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_26_/D    1
clk(R)->clk(R)	2.749    */-2.703        */0.151         nr/router_ring/r4/cwi/odd_head_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.703/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_28_/D    1
clk(R)->clk(R)	2.752    */-2.702        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_37_/D    1
clk(R)->clk(R)	2.749    */-2.702        */0.151         nr/router_ring/r4/cwi/odd_head_reg_7_/D    1
clk(R)->clk(R)	2.752    */-2.702        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_49_/D    1
clk(R)->clk(F)	1.571    -2.702/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_27_/D    1
clk(R)->clk(R)	2.752    */-2.702        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_55_/D    1
clk(R)->clk(R)	2.752    */-2.702        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_35_/D    1
clk(R)->clk(R)	2.751    */-2.702        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.702/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_29_/D    1
clk(R)->clk(R)	2.750    */-2.702        */0.150         cpu2/myEXMEM_WB/WB_MEMout_reg_39_/D    1
clk(R)->clk(R)	2.752    */-2.701        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_33_/D    1
clk(R)->clk(R)	2.750    */-2.701        */0.150         cpu2/myEXMEM_WB/WB_MEMout_reg_32_/D    1
clk(R)->clk(R)	2.752    */-2.701        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_38_/D    1
clk(R)->clk(R)	2.752    */-2.701        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_36_/D    1
clk(R)->clk(R)	2.751    */-2.701        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_52_/D    1
clk(R)->clk(R)	2.751    */-2.701        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_50_/D    1
clk(R)->clk(R)	2.750    */-2.700        */0.150         cpu2/myEXMEM_WB/WB_MEMout_reg_48_/D    1
clk(R)->clk(R)	2.751    */-2.700        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_54_/D    1
clk(R)->clk(R)	2.751    */-2.700        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_53_/D    1
clk(R)->clk(R)	2.751    */-2.700        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_44_/D    1
clk(R)->clk(R)	2.751    */-2.699        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_61_/D    1
clk(R)->clk(R)	2.751    */-2.698        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_63_/D    1
clk(R)->clk(R)	2.751    */-2.698        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_51_/D    1
clk(R)->clk(R)	2.751    */-2.697        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.696/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_31_/D    1
clk(R)->clk(R)	2.753    */-2.696        */0.147         cpu2/myEXMEM_WB/WB_MEMout_reg_43_/D    1
clk(R)->clk(R)	2.750    */-2.694        */0.150         cpu2/myEXMEM_WB/WB_MEMout_reg_62_/D    1
clk(R)->clk(R)	2.752    */-2.693        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_40_/D    1
clk(R)->clk(R)	3.504    -2.693/*        -0.604/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_53_/D    1
clk(R)->clk(R)	2.751    */-2.692        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_46_/D    1
clk(R)->clk(F)	1.570    -2.691/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_2_/D    1
clk(R)->clk(F)	1.570    -2.690/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.690/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_24_/D    1
clk(R)->clk(F)	1.570    -2.690/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_7_/D    1
clk(R)->clk(F)	1.570    -2.690/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_11_/D    1
clk(R)->clk(F)	1.571    -2.689/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_25_/D    1
clk(R)->clk(R)	2.755    */-2.689        */0.145         cpu2/myEXMEM_WB/WB_MEMout_reg_47_/D    1
clk(R)->clk(R)	2.752    */-2.689        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_14_/D    1
clk(R)->clk(F)	1.570    -2.689/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_14_/D    1
clk(R)->clk(R)	2.752    */-2.689        */0.148         cpu2/myEXMEM_WB/WB_MEMout_reg_58_/D    1
clk(R)->clk(R)	3.361    -2.688/*        -0.461/*        nr/router_ring/r4/ccwi/even_head_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.688/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_10_/D    1
clk(R)->clk(R)	2.753    */-2.688        */0.147         cpu2/myEXMEM_WB/WB_MEMout_reg_13_/D    1
clk(R)->clk(F)	1.570    -2.687/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.687/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_8_/D    1
clk(R)->clk(F)	1.570    -2.687/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_9_/D    1
clk(R)->clk(F)	1.570    -2.686/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_15_/D    1
clk(R)->clk(R)	2.839    */-2.685        */0.061         nr/router_ring/r4/ccwi/even_tail_reg_1_/D    1
clk(R)->clk(R)	1.400    -2.685/*        1.000/*         node3_d_out[18]    1
clk(R)->clk(R)	2.753    */-2.685        */0.147         cpu2/myEXMEM_WB/WB_MEMout_reg_15_/D    1
clk(R)->clk(F)	1.573    -2.684/*        0.127/*         nr/router_ring/r3/peo/pedo_reg_35_/D    1
clk(R)->clk(F)	1.572    -2.684/*        0.128/*         nr/router_ring/r3/peo/pedo_reg_36_/D    1
clk(R)->clk(R)	2.751    */-2.683        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.683/*        0.127/*         nr/router_ring/r3/peo/pedo_reg_34_/D    1
clk(R)->clk(F)	1.570    -2.683/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.682/*        0.127/*         nr/router_ring/r3/peo/pedo_reg_37_/D    1
clk(R)->clk(R)	2.751    */-2.682        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_10_/D    1
clk(R)->clk(R)	2.766    */-2.681        */0.134         cpu2/myEXMEM_WB/WB_MEMout_reg_42_/D    1
clk(R)->clk(F)	1.572    -2.681/*        0.128/*         nr/router_ring/r3/peo/pedo_reg_33_/D    1
clk(R)->clk(R)	2.764    */-2.680        */0.136         cpu2/myEXMEM_WB/WB_MEMout_reg_11_/D    1
clk(R)->clk(F)	1.570    -2.678/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_4_/D    1
clk(R)->clk(F)	1.570    -2.676/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_19_/D    1
clk(R)->clk(F)	1.570    -2.676/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_6_/D    1
clk(R)->clk(F)	1.570    -2.676/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_18_/D    1
clk(R)->clk(F)	1.570    -2.676/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_5_/D    1
clk(R)->clk(F)	1.570    -2.676/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_22_/D    1
clk(R)->clk(F)	1.571    -2.675/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_32_/D    1
clk(R)->clk(F)	1.570    -2.675/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_21_/D    1
clk(R)->clk(F)	1.570    -2.674/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_49_/D    1
clk(R)->clk(F)	1.570    -2.674/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_16_/D    1
clk(R)->clk(R)	2.802    */-2.673        */0.098         nr/router_ring/r4/ccwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	2.751    */-2.673        */0.149         cpu2/myEXMEM_WB/WB_MEMout_reg_59_/D    1
clk(R)->clk(F)	1.571    -2.671/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_45_/D    1
clk(R)->clk(F)	1.571    -2.670/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_40_/D    1
clk(R)->clk(F)	1.570    -2.670/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_20_/D    1
clk(R)->clk(F)	1.571    -2.669/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_41_/D    1
clk(R)->clk(F)	1.570    -2.669/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_43_/D    1
clk(R)->clk(F)	1.571    -2.669/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_42_/D    1
clk(R)->clk(F)	1.571    -2.668/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_59_/D    1
clk(R)->clk(F)	1.570    -2.668/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_44_/D    1
clk(R)->clk(R)	2.843    */-2.667        */0.057         nr/router_ring/r4/polarity_reg/D    1
clk(R)->clk(R)	1.400    -2.666/*        1.000/*         node1_d_out[3]    1
clk(R)->clk(F)	1.571    -2.666/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_47_/D    1
clk(R)->clk(F)	1.570    -2.666/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_48_/D    1
clk(R)->clk(F)	1.570    -2.665/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_3_/D    1
clk(R)->clk(F)	1.570    -2.665/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_46_/D    1
clk(R)->clk(R)	2.841    */-2.664        */0.059         nr/router_ring/r1/cwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.840    */-2.664        */0.060         nr/router_ring/r1/cwi/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.570    -2.663/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_17_/D    1
clk(R)->clk(F)	1.570    -2.663/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_39_/D    1
clk(R)->clk(R)	3.533    -2.663/*        -0.633/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_43_/D    1
clk(R)->clk(F)	1.570    -2.662/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_51_/D    1
clk(R)->clk(F)	1.570    -2.661/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.661/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_57_/D    1
clk(R)->clk(F)	1.570    -2.661/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_38_/D    1
clk(R)->clk(F)	1.570    -2.661/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_61_/D    1
clk(R)->clk(R)	1.400    -2.659/*        1.000/*         node3_d_out[20]    1
clk(R)->clk(F)	1.570    -2.659/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_60_/D    1
clk(R)->clk(F)	1.570    -2.658/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_53_/D    1
clk(R)->clk(F)	1.570    -2.657/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_62_/D    1
clk(R)->clk(F)	1.571    -2.657/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_0_/D    1
clk(R)->clk(F)	1.570    -2.657/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_56_/D    1
clk(R)->clk(R)	1.400    -2.657/*        1.000/*         node1_d_out[20]    1
clk(R)->clk(F)	1.571    -2.656/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_50_/D    1
clk(R)->clk(F)	1.570    -2.656/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.653/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_63_/D    1
clk(R)->clk(F)	1.570    -2.649/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_52_/D    1
clk(R)->clk(R)	1.400    -2.648/*        1.000/*         node3_d_out[1]    1
clk(R)->clk(F)	1.571    -2.647/*        0.129/*         nr/router_ring/r3/peo/pedo_reg_54_/D    1
clk(R)->clk(F)	1.570    -2.645/*        0.130/*         nr/router_ring/r3/peo/pedo_reg_23_/D    1
clk(R)->clk(R)	3.596    -2.639/*        -0.696/*        cpu1/myEXMEM_WB/WB_ppp_reg_0_/D    1
clk(R)->clk(R)	1.400    -2.638/*        1.000/*         node3_d_out[4]    1
clk(R)->clk(R)	1.400    */-2.632        */1.000         node2_d_out[23]    1
clk(R)->clk(R)	2.782    */-2.629        */0.118         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_62_/D    1
clk(R)->clk(R)	3.568    -2.625/*        -0.668/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_40_/D    1
clk(R)->clk(R)	3.570    -2.622/*        -0.670/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_54_/D    1
clk(R)->clk(R)	2.860    -2.617/*        0.040/*         nr/router_ring/r4/peo/state_even_reg_2_/D    1
clk(R)->clk(R)	1.400    */-2.616        */1.000         node2_d_out[22]    1
clk(R)->clk(R)	2.860    -2.615/*        0.040/*         nr/router_ring/r4/peo/state_even_reg_4_/D    1
clk(R)->clk(R)	1.400    */-2.612        */1.000         node1_d_out[7]    1
clk(R)->clk(F)	1.573    -2.607/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(R)	1.400    -2.607/*        1.000/*         node2_d_out[1]    1
clk(R)->clk(R)	2.860    -2.605/*        0.040/*         nr/router_ring/r4/peo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.955    -2.604/*        -0.055/*        nr/nic2/output_buffer_reg_53_/D    1
clk(R)->clk(F)	1.577    -2.602/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(R)	3.588    -2.602/*        -0.688/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_39_/D    1
clk(R)->clk(F)	1.577    -2.602/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.577    -2.602/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.577    -2.601/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.577    -2.601/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.578    -2.601/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.578    -2.600/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(R)	2.860    -2.600/*        0.040/*         nr/router_ring/r4/peo/state_odd_reg_4_/D    1
clk(R)->clk(F)	1.578    -2.600/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(R)	2.784    */-2.600        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_16_/D    1
clk(R)->clk(F)	1.578    -2.599/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.578    -2.599/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(R)	1.400    -2.599/*        1.000/*         node1_d_out[50]    1
clk(R)->clk(F)	1.577    -2.598/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(R)	2.843    */-2.597        */0.057         nr/router_ring/r4/cwi/cwri_even_reg/D    1
clk(R)->clk(R)	2.789    */-2.597        */0.111         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_45_/D    1
clk(R)->clk(F)	1.577    -2.597/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.573    -2.597/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(R)	1.400    -2.595/*        1.000/*         node1_d_out[21]    1
clk(R)->clk(F)	1.573    -2.595/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.578    -2.595/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.577    -2.595/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(R)	2.800    */-2.594        */0.100         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_5_/D    1
clk(R)->clk(F)	1.576    -2.594/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.576    -2.594/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.573    -2.594/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.578    -2.594/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.577    -2.594/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.577    -2.593/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.593/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.576    -2.593/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.573    -2.592/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.578    -2.592/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.577    -2.592/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.577    -2.592/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.592/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.573    -2.591/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.572    -2.590/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.590/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.573    -2.590/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.577    -2.590/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.573    -2.590/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.574    -2.590/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.577    -2.589/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.573    -2.589/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.573    -2.589/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.573    -2.587/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.573    -2.587/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.587/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.573    -2.587/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(R)	1.400    */-2.586        */1.000         node2_d_out[20]    1
clk(R)->clk(R)	2.811    */-2.586        */0.089         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_21_/D    1
clk(R)->clk(F)	1.573    -2.586/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.578    -2.586/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.573    -2.585/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.578    -2.585/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.574    -2.584/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.578    -2.584/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.577    -2.584/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.576    -2.583/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(R)	2.816    */-2.583        */0.084         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_6_/D    1
clk(R)->clk(F)	1.573    -2.582/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.577    -2.582/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.577    -2.581/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.573    -2.580/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(R)	3.610    -2.579/*        -0.710/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_36_/D    1
clk(R)->clk(R)	1.400    */-2.579        */1.000         node2_d_out[2]    1
clk(R)->clk(F)	1.573    -2.579/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.573    -2.578/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(R)	2.822    */-2.578        */0.078         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_17_/D    1
clk(R)->clk(F)	1.577    -2.578/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.575    -2.578/*        0.125/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(R)	2.825    */-2.576        */0.075         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_0_/D    1
clk(R)->clk(R)	2.825    */-2.576        */0.075         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_1_/D    1
clk(R)->clk(F)	1.576    -2.576/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.573    -2.576/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(R)	2.826    */-2.576        */0.074         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_20_/D    1
clk(R)->clk(F)	1.576    -2.576/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.574    -2.575/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.575    -2.575/*        0.125/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.577    -2.575/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.574    -2.572/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.577    -2.572/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.574    -2.572/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.577    -2.571/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.574    -2.571/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.576    -2.570/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.576    -2.569/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(R)	2.832    */-2.569        */0.068         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_23_/D    1
clk(R)->clk(F)	1.577    -2.569/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.575    -2.569/*        0.125/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.576    -2.569/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.577    -2.569/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.575    -2.568/*        0.125/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.577    -2.568/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.576    -2.568/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.577    -2.567/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.577    -2.567/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.578    -2.566/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.577    -2.566/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.576    -2.565/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(R)	2.844    */-2.565        */0.056         nr/router_ring/r4/cwi/cwri_odd_reg/D    1
clk(R)->clk(F)	1.577    -2.565/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.578    -2.564/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.579    -2.563/*        0.121/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.578    -2.562/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.577    -2.562/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(R)	1.400    -2.559/*        1.000/*         node1_d_out[22]    1
clk(R)->clk(R)	3.367    -2.559/*        -0.467/*        cpu1/myID_EXMEM/EXMEM_reg1_out_reg_20_/D    1
clk(R)->clk(F)	1.577    -2.556/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(R)	2.782    */-2.556        */0.118         cpu1/myID_EXMEM/EXMEM_reg1_reg_4_/D    1
clk(R)->clk(F)	1.577    -2.556/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.578    -2.555/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.576    -2.555/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.578    -2.554/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(F)	1.577    -2.554/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(R)	2.974    -2.553/*        -0.074/*        nr/nic2/output_buffer_reg_56_/D    1
clk(R)->clk(R)	2.783    */-2.553        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_9_/D    1
clk(R)->clk(R)	2.783    */-2.553        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_8_/D    1
clk(R)->clk(R)	2.783    */-2.552        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_7_/D    1
clk(R)->clk(R)	2.784    */-2.552        */0.116         cpu1/myID_EXMEM/EXMEM_immediate_reg_13_/D    1
clk(R)->clk(R)	2.783    */-2.552        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_10_/D    1
clk(R)->clk(R)	2.783    */-2.552        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_6_/D    1
clk(R)->clk(R)	2.783    */-2.552        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_4_/D    1
clk(R)->clk(R)	2.785    */-2.552        */0.115         cpu1/myID_EXMEM/EXMEM_immediate_reg_11_/D    1
clk(R)->clk(R)	2.784    */-2.552        */0.116         cpu1/myID_EXMEM/EXMEM_immediate_reg_12_/D    1
clk(R)->clk(R)	2.784    */-2.552        */0.116         cpu1/myID_EXMEM/EXMEM_immediate_reg_5_/D    1
clk(R)->clk(R)	3.637    -2.551/*        -0.737/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_46_/D    1
clk(R)->clk(R)	2.858    */-2.551        */0.042         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_3_/D    1
clk(R)->clk(F)	1.577    -2.551/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(R)	2.841    */-2.551        */0.059         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_22_/D    1
clk(R)->clk(R)	2.782    */-2.551        */0.118         cpu1/myID_EXMEM/EXMEM_immediate_reg_0_/D    1
clk(R)->clk(R)	2.784    */-2.550        */0.116         cpu1/myID_EXMEM/EXMEM_immediate_reg_1_/D    1
clk(R)->clk(F)	1.576    -2.550/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.577    -2.550/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_61_/D    1
clk(R)->clk(F)	1.576    -2.549/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_42_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_44_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_41_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_43_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_60_/D    1
clk(R)->clk(F)	1.578    -2.549/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(R)	2.861    */-2.549        */0.039         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_4_/D    1
clk(R)->clk(R)	2.784    */-2.549        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_45_/D    1
clk(R)->clk(R)	2.783    */-2.549        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_59_/D    1
clk(R)->clk(R)	2.784    */-2.549        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_58_/D    1
clk(R)->clk(F)	1.577    -2.549/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(R)	2.783    */-2.548        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_40_/D    1
clk(R)->clk(R)	2.789    */-2.548        */0.111         cpu1/myID_EXMEM/EXMEM_reg1_reg_3_/D    1
clk(R)->clk(R)	2.782    */-2.548        */0.118         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_47_/D    1
clk(R)->clk(R)	2.783    */-2.548        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_57_/D    1
clk(R)->clk(F)	1.578    -2.548/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(R)	2.788    */-2.548        */0.112         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_62_/D    1
clk(R)->clk(R)	2.784    */-2.547        */0.116         cpu1/myID_EXMEM/EXMEM_mem_en_reg/D    1
clk(R)->clk(R)	2.785    */-2.547        */0.115         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_46_/D    1
clk(R)->clk(F)	1.577    -2.546/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.577    -2.546/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(R)	2.782    */-2.546        */0.118         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_53_/D    1
clk(R)->clk(F)	1.578    -2.546/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(R)	2.820    */-2.545        */0.080         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_24_/D    1
clk(R)->clk(R)	2.783    */-2.545        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_2_/D    1
clk(R)->clk(R)	2.783    */-2.545        */0.117         cpu1/myID_EXMEM/EXMEM_Wmem_en_reg/D    1
clk(R)->clk(R)	2.784    */-2.545        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_35_/D    1
clk(R)->clk(R)	2.785    */-2.545        */0.115         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_36_/D    1
clk(R)->clk(R)	2.782    */-2.545        */0.118         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_56_/D    1
clk(R)->clk(F)	1.577    -2.544/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(R)	1.400    -2.543/*        1.000/*         node1_d_out[6]    1
clk(R)->clk(R)	2.788    */-2.543        */0.112         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_54_/D    1
clk(R)->clk(R)	2.783    */-2.543        */0.117         cpu1/myID_EXMEM/EXMEM_immediate_reg_3_/D    1
clk(R)->clk(F)	1.576    -2.542/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(R)	2.841    */-2.542        */0.059         nr/router_ring/r1/ccwi/state_odd_reg_1_/D    1
clk(R)->clk(R)	3.644    -2.542/*        -0.744/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_38_/D    1
clk(R)->clk(R)	2.784    */-2.542        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_48_/D    1
clk(R)->clk(F)	1.578    -2.542/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(R)	2.794    */-2.542        */0.106         cpu1/myID_EXMEM/EXMEM_reg1_reg_2_/D    1
clk(R)->clk(R)	2.783    */-2.542        */0.117         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_50_/D    1
clk(R)->clk(R)	3.633    -2.542/*        -0.733/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_34_/D    1
clk(R)->clk(R)	2.788    */-2.542        */0.112         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_49_/D    1
clk(R)->clk(F)	1.577    -2.541/*        0.123/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.578    -2.540/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.578    -2.540/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(R)	2.784    */-2.539        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_52_/D    1
clk(R)->clk(F)	1.634    -2.539/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(R)	2.862    */-2.539        */0.038         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_18_/D    1
clk(R)->clk(F)	1.634    -2.538/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(R)	2.785    */-2.537        */0.115         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_51_/D    1
clk(R)->clk(R)	3.357    */-2.537        */-0.457        nr/router_ring/r4/pei/state_odd_reg_0_/D    1
clk(R)->clk(F)	1.634    -2.537/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(F)	1.634    -2.536/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(F)	1.576    -2.535/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(R)	2.597    -2.535/*        0.303/*         nr/router_ring/r3/ccwi/odd_head_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.535/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(R)	2.841    */-2.535        */0.059         nr/router_ring/r1/ccwi/state_even_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.534/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.576    -2.534/*        0.124/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(R)	2.817    */-2.534        */0.083         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_29_/D    1
clk(R)->clk(F)	1.572    -2.533/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.634    -2.533/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.634    -2.533/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.575    -2.533/*        0.125/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(R)	2.792    */-2.532        */0.108         cpu1/myID_EXMEM/EXMEM_reg1_reg_0_/D    1
clk(R)->clk(F)	1.634    -2.532/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.573    -2.531/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.578    -2.531/*        0.122/*         nr/router_ring/r3/ccwo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.634    -2.531/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(R)	3.361    */-2.530        */-0.461        nr/router_ring/r4/pei/state_even_reg_0_/D    1
clk(R)->clk(R)	2.791    */-2.529        */0.109         cpu1/myID_EXMEM/EXMEM_reg1_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.529/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.634    -2.529/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.528/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(R)	1.400    -2.528/*        1.000/*         node3_d_out[17]    1
clk(R)->clk(F)	1.572    -2.528/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.634    -2.528/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.572    -2.527/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.572    -2.527/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.574    -2.527/*        0.126/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.634    -2.527/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.634    -2.526/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.634    -2.526/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.634    -2.525/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.572    -2.525/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.634    -2.525/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(F)	1.634    -2.525/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(F)	1.573    -2.525/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.525/*        0.127/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.634    -2.524/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.634    -2.524/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(F)	1.634    -2.523/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(F)	1.634    -2.523/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.634    -2.522/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.522/*        0.128/*         nr/router_ring/r3/ccwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.634    -2.521/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(R)	3.664    -2.521/*        -0.764/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_37_/D    1
clk(R)->clk(F)	1.634    -2.518/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(F)	1.634    -2.517/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(F)	1.634    -2.516/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(R)	3.668    -2.516/*        -0.768/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_63_/D    1
clk(R)->clk(F)	1.634    -2.516/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.634    -2.515/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.634    -2.514/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(F)	1.634    -2.513/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(R)	2.781    */-2.512        */0.119         cpu1/myID_EXMEM/EXMEM_reg2_reg_2_/D    1
clk(R)->clk(R)	2.796    */-2.512        */0.104         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_34_/D    1
clk(R)->clk(R)	2.785    */-2.511        */0.115         cpu1/myID_EXMEM/EXMEM_ppp_reg_2_/D    1
clk(R)->clk(R)	2.782    */-2.510        */0.118         cpu1/myID_EXMEM/EXMEM_reg2_reg_0_/D    1
clk(R)->clk(R)	2.813    */-2.509        */0.087         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_25_/D    1
clk(R)->clk(R)	1.400    -2.508/*        1.000/*         node1_d_out[36]    1
clk(R)->clk(R)	2.782    */-2.507        */0.118         cpu1/myID_EXMEM/EXMEM_reg2_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.506/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(R)	3.678    -2.506/*        -0.778/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_52_/D    1
clk(R)->clk(F)	1.634    -2.503/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(R)	2.818    */-2.503        */0.082         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_26_/D    1
clk(R)->clk(R)	3.682    -2.502/*        -0.782/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_61_/D    1
clk(R)->clk(R)	2.809    */-2.502        */0.091         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_33_/D    1
clk(R)->clk(R)	1.400    -2.501/*        1.000/*         node1_d_out[4]    1
clk(R)->clk(R)	2.792    */-2.501        */0.108         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_37_/D    1
clk(R)->clk(F)	1.634    -2.501/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(R)	2.793    */-2.498        */0.107         cpu1/myID_EXMEM/EXMEM_Wreg_en_reg/D    1
clk(R)->clk(R)	2.774    */-2.498        */0.126         cpu1/myEXMEM_WB/WB_ALUresult_reg_19_/D    1
clk(R)->clk(R)	2.782    */-2.498        */0.118         cpu1/myID_EXMEM/EXMEM_reg2_reg_4_/D    1
clk(R)->clk(R)	2.452    */-2.498        */0.448         nr/router_ring/r1/peo/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.789    */-2.495        */0.111         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_56_/D    1
clk(R)->clk(R)	2.776    */-2.494        */0.124         cpu1/myEXMEM_WB/WB_ALUresult_reg_15_/D    1
clk(R)->clk(R)	2.799    */-2.494        */0.101         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_31_/D    1
clk(R)->clk(R)	2.784    */-2.493        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.493/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.492/*        0.129/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(R)	2.452    */-2.492        */0.448         nr/router_ring/r1/peo/state_odd_reg_3_/D    1
clk(R)->clk(R)	2.784    */-2.492        */0.116         cpu1/myID_EXMEM/EXMEM_Wreg_reg_3_/D    1
clk(R)->clk(R)	2.788    */-2.491        */0.112         cpu1/myID_EXMEM/EXMEM_Wreg_reg_1_/D    1
clk(R)->clk(R)	2.785    */-2.491        */0.115         cpu1/myID_EXMEM/EXMEM_Wreg_reg_0_/D    1
clk(R)->clk(R)	2.788    */-2.491        */0.112         cpu1/myID_EXMEM/EXMEM_Wreg_reg_4_/D    1
clk(R)->clk(F)	1.634    -2.490/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.634    -2.490/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(R)	1.400    -2.489/*        1.000/*         node1_d_out[35]    1
clk(R)->clk(R)	2.804    */-2.489        */0.096         cpu1/myID_EXMEM/EXMEM_ppp_reg_1_/D    1
clk(R)->clk(R)	2.795    */-2.488        */0.105         cpu1/myID_EXMEM/EXMEM_Wreg_reg_2_/D    1
clk(R)->clk(F)	1.572    -2.487/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.572    -2.487/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.572    -2.487/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.572    -2.486/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(R)	2.789    */-2.486        */0.111         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_41_/D    1
clk(R)->clk(F)	1.572    -2.486/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(R)	3.694    -2.486/*        -0.794/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_32_/D    1
clk(R)->clk(F)	1.572    -2.486/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.634    -2.486/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(R)	2.786    */-2.485        */0.114         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_42_/D    1
clk(R)->clk(F)	1.572    -2.485/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.572    -2.485/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(R)	2.934    -2.485/*        -0.034/*        nr/nic2/output_buffer_reg_61_/D    1
clk(R)->clk(R)	3.698    -2.484/*        -0.798/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.484/*        0.129/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.573    -2.484/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.572    -2.484/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.572    -2.484/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.571    -2.484/*        0.129/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.572    -2.483/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(R)	2.774    */-2.483        */0.126         cpu1/myEXMEM_WB/WB_ALUresult_reg_13_/D    1
clk(R)->clk(F)	1.572    -2.483/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.634    -2.483/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(R)	2.827    */-2.482        */0.073         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_32_/D    1
clk(R)->clk(F)	1.573    -2.482/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.573    -2.482/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.634    -2.482/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.572    -2.481/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.574    -2.481/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(R)	2.452    */-2.481        */0.448         nr/router_ring/r1/cwo/state_even_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.480/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.634    -2.480/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.634    -2.480/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.572    -2.480/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(R)	2.775    */-2.479        */0.125         cpu1/myEXMEM_WB/WB_ALUresult_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.479/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.572    -2.479/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.573    -2.478/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.573    -2.478/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.572    -2.478/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.573    -2.478/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.573    -2.478/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(R)	2.938    -2.478/*        -0.038/*        nr/nic2/output_buffer_reg_43_/D    1
clk(R)->clk(F)	1.573    -2.477/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.572    -2.477/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(R)	3.705    -2.477/*        -0.805/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_50_/D    1
clk(R)->clk(F)	1.574    -2.477/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.573    -2.477/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.572    -2.476/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.573    -2.476/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.572    -2.475/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(R)	2.840    */-2.475        */0.060         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_38_/D    1
clk(R)->clk(R)	2.795    */-2.475        */0.105         cpu1/myEXMEM_WB/WB_ALUresult_reg_8_/D    1
clk(R)->clk(F)	1.572    -2.475/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.573    -2.475/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(R)	3.706    -2.474/*        -0.806/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_49_/D    1
clk(R)->clk(F)	1.572    -2.474/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.474/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.573    -2.474/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(R)	2.452    */-2.474        */0.448         nr/router_ring/r1/cwo/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.474/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.573    -2.474/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.573    -2.473/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.574    -2.473/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.473/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.573    -2.473/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.574    -2.472/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(F)	1.572    -2.472/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.573    -2.472/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.472/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	2.935    -2.472/*        -0.035/*        nr/nic2/output_buffer_reg_40_/D    1
clk(R)->clk(F)	1.572    -2.471/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(F)	1.573    -2.471/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(F)	1.634    -2.471/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(R)	2.835    */-2.471        */0.065         cpu1/myID_EXMEM/EXMEM_ppp_reg_0_/D    1
clk(R)->clk(R)	2.779    */-2.471        */0.121         cpu1/myEXMEM_WB/WB_ALUresult_reg_11_/D    1
clk(R)->clk(F)	1.572    -2.471/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.634    -2.471/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(R)	2.944    -2.471/*        -0.044/*        nr/nic2/output_buffer_reg_46_/D    1
clk(R)->clk(F)	1.573    -2.471/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.634    -2.470/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.575    -2.470/*        0.125/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.573    -2.470/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.572    -2.470/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(R)	2.784    */-2.470        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_59_/D    1
clk(R)->clk(R)	2.860    */-2.470        */0.040         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_39_/D    1
clk(R)->clk(R)	2.452    */-2.470        */0.448         nr/router_ring/r1/cwo/state_odd_reg_3_/D    1
clk(R)->clk(F)	1.574    -2.470/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.573    -2.470/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.573    -2.469/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(R)	2.783    */-2.469        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_34_/D    1
clk(R)->clk(R)	2.802    */-2.469        */0.098         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_15_/D    1
clk(R)->clk(F)	1.574    -2.469/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(F)	1.573    -2.469/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.634    -2.469/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.573    -2.468/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.573    -2.468/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.573    -2.468/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.468/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.573    -2.467/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.634    -2.466/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.634    -2.466/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(R)	2.452    */-2.466        */0.448         nr/router_ring/r1/cwo/state_even_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.466/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.634    -2.465/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(R)	2.452    */-2.465        */0.448         nr/router_ring/r1/peo/state_even_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.465/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.465/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.634    -2.464/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(R)	2.788    */-2.463        */0.112         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_13_/D    1
clk(R)->clk(F)	1.634    -2.463/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.634    -2.463/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.634    -2.463/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(R)	2.792    */-2.463        */0.108         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_9_/D    1
clk(R)->clk(F)	1.634    -2.461/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.634    -2.461/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.634    -2.461/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(R)	2.783    */-2.460        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_47_/D    1
clk(R)->clk(F)	1.634    -2.460/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.634    -2.460/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.634    -2.460/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.573    -2.460/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_41_/D    1
clk(R)->clk(F)	1.573    -2.460/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_59_/D    1
clk(R)->clk(F)	1.572    -2.459/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_61_/D    1
clk(R)->clk(F)	1.634    -2.459/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.572    -2.459/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_39_/D    1
clk(R)->clk(F)	1.634    -2.459/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.573    -2.459/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_44_/D    1
clk(R)->clk(F)	1.572    -2.459/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_62_/D    1
clk(R)->clk(F)	1.634    -2.459/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.634    -2.458/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -2.458/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.573    -2.458/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_46_/D    1
clk(R)->clk(F)	1.572    -2.458/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_63_/D    1
clk(R)->clk(F)	1.573    -2.458/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_42_/D    1
clk(R)->clk(F)	1.634    -2.458/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.573    -2.458/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_40_/D    1
clk(R)->clk(F)	1.573    -2.458/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_45_/D    1
clk(R)->clk(F)	1.634    -2.458/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.458/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_37_/D    1
clk(R)->clk(F)	1.572    -2.458/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.573    -2.457/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_34_/D    1
clk(R)->clk(R)	2.794    */-2.457        */0.106         cpu1/myEXMEM_WB/WB_ALUresult_reg_14_/D    1
clk(R)->clk(R)	2.784    */-2.457        */0.116         cpu1/myEXMEM_WB/WB_ALUresult_reg_9_/D    1
clk(R)->clk(F)	1.572    -2.457/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.571    -2.457/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.571    -2.457/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.573    -2.457/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.457/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.634    -2.457/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.457/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.573    -2.457/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_43_/D    1
clk(R)->clk(F)	1.571    -2.457/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.457/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.573    -2.456/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_35_/D    1
clk(R)->clk(F)	1.571    -2.456/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.573    -2.456/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.455/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(R)	2.950    -2.455/*        -0.050/*        nr/nic2/output_buffer_reg_41_/D    1
clk(R)->clk(F)	1.571    -2.455/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.634    -2.455/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.573    -2.454/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_33_/D    1
clk(R)->clk(F)	1.571    -2.454/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.573    -2.454/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_36_/D    1
clk(R)->clk(F)	1.573    -2.454/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_58_/D    1
clk(R)->clk(F)	1.572    -2.454/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_57_/D    1
clk(R)->clk(F)	1.571    -2.454/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.634    -2.454/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.453/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.571    -2.453/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.571    -2.453/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.572    -2.453/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.573    -2.452/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_60_/D    1
clk(R)->clk(F)	1.634    -2.452/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.634    -2.452/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(R)	2.965    -2.452/*        -0.065/*        nr/nic2/output_buffer_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.452/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.573    -2.451/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_56_/D    1
clk(R)->clk(F)	1.571    -2.451/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.634    -2.451/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -2.451/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(R)	3.729    -2.451/*        -0.829/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_51_/D    1
clk(R)->clk(R)	2.804    */-2.451        */0.096         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_36_/D    1
clk(R)->clk(R)	2.825    */-2.451        */0.075         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_22_/D    1
clk(R)->clk(R)	2.941    -2.451/*        -0.041/*        nr/nic2/output_buffer_reg_59_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r2/ccwo/ccwdo_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.450/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.449/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.634    -2.449/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.572    -2.449/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_48_/D    1
clk(R)->clk(R)	2.811    */-2.448        */0.089         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_32_/D    1
clk(R)->clk(F)	1.571    -2.448/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.448/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_32_/D    1
clk(R)->clk(F)	1.634    -2.448/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.634    -2.447/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.634    -2.447/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(R)	2.826    */-2.446        */0.074         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_50_/D    1
clk(R)->clk(R)	2.963    -2.446/*        -0.063/*        nr/nic2/output_buffer_reg_45_/D    1
clk(R)->clk(R)	2.800    */-2.446        */0.100         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_35_/D    1
clk(R)->clk(R)	3.735    -2.445/*        -0.835/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_48_/D    1
clk(R)->clk(R)	2.452    */-2.445        */0.448         nr/router_ring/r1/peo/state_even_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.444/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -2.444/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.573    -2.444/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.634    -2.444/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.634    -2.443/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(R)	2.843    */-2.442        */0.057         nr/nic3/output_statue_reg_reg/D    1
clk(R)->clk(R)	2.973    -2.442/*        -0.073/*        nr/nic2/output_buffer_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.442/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_54_/D    1
clk(R)->clk(F)	1.634    -2.442/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.634    -2.442/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(R)	2.816    */-2.441        */0.084         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_33_/D    1
clk(R)->clk(F)	1.634    -2.440/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.573    -2.440/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.572    -2.440/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.634    -2.440/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(R)	3.642    */-2.439        */-0.742        cpu1/myID_EXMEM/EXMEM_reg2_out_reg_9_/D    1
clk(R)->clk(F)	1.572    -2.439/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_31_/D    1
clk(R)->clk(R)	2.970    -2.439/*        -0.070/*        nr/nic2/output_buffer_reg_44_/D    1
clk(R)->clk(F)	1.634    -2.437/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.573    -2.437/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.572    -2.437/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.572    -2.436/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(R)	2.973    -2.436/*        -0.073/*        nr/nic2/output_buffer_reg_42_/D    1
clk(R)->clk(R)	2.804    */-2.436        */0.096         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_19_/D    1
clk(R)->clk(F)	1.571    -2.435/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.571    -2.435/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.572    -2.435/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_53_/D    1
clk(R)->clk(F)	1.573    -2.435/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.571    -2.435/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.634    -2.435/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.435/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(R)	2.955    -2.434/*        -0.055/*        nr/nic2/output_buffer_reg_50_/D    1
clk(R)->clk(F)	1.634    -2.434/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.573    -2.434/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_52_/D    1
clk(R)->clk(F)	1.572    -2.434/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.572    -2.434/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(R)	2.798    */-2.434        */0.102         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_30_/D    1
clk(R)->clk(F)	1.634    -2.433/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(R)	2.965    -2.433/*        -0.065/*        nr/nic2/output_buffer_reg_63_/D    1
clk(R)->clk(F)	1.573    -2.433/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.433/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.433/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_13_/D    1
clk(R)->clk(R)	3.394    */-2.432        */-0.494        nr/nic3/net_ri_reg/D    1
clk(R)->clk(R)	2.959    -2.432/*        -0.059/*        nr/nic2/output_buffer_reg_48_/D    1
clk(R)->clk(F)	1.572    -2.431/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.572    -2.431/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.634    -2.431/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.634    -2.430/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.572    -2.429/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.634    -2.429/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.571    -2.428/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.573    -2.428/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_49_/D    1
clk(R)->clk(F)	1.572    -2.428/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(R)	3.750    -2.427/*        -0.850/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_33_/D    1
clk(R)->clk(F)	1.572    -2.427/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.572    -2.427/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.572    -2.427/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.572    -2.427/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.572    -2.427/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.573    -2.426/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.572    -2.426/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(R)	2.452    */-2.426        */0.448         nr/router_ring/r1/ccwo/state_odd_reg_3_/D    1
clk(R)->clk(F)	1.572    -2.425/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.634    -2.425/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.572    -2.425/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.573    -2.424/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.573    -2.424/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(R)	2.809    */-2.424        */0.091         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_28_/D    1
clk(R)->clk(R)	2.974    */-2.423        */-0.074        nr/nic2/output_buffer_reg_49_/D    1
clk(R)->clk(F)	1.573    -2.423/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.572    -2.423/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.572    -2.423/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.573    -2.423/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_51_/D    1
clk(R)->clk(F)	1.573    -2.423/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_50_/D    1
clk(R)->clk(R)	2.831    */-2.423        */0.069         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_27_/D    1
clk(R)->clk(F)	1.634    -2.422/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.573    -2.422/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.634    -2.422/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.634    -2.422/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.634    -2.422/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.573    -2.422/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.573    -2.422/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.422/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(R)	2.452    */-2.421        */0.448         nr/router_ring/r1/ccwo/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.421/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.572    -2.420/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.573    -2.420/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -2.420/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.420/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.573    -2.419/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.572    -2.419/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.572    -2.419/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.572    -2.419/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.634    -2.419/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.419/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_27_/D    1
clk(R)->clk(F)	1.572    -2.418/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.573    -2.418/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(R)	3.761    -2.418/*        -0.861/*        cpu2/myEXMEM_WB/WB_ALUresult_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.418/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.572    -2.418/*        0.128/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.574    -2.418/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.573    -2.418/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.573    -2.418/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.418/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.634    -2.417/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.573    -2.417/*        0.127/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(R)	2.968    -2.417/*        -0.068/*        nr/nic2/output_buffer_reg_52_/D    1
clk(R)->clk(F)	1.633    -2.417/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.634    -2.416/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.573    -2.416/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(R)	2.807    */-2.416        */0.093         cpu1/myEXMEM_WB/WB_ALUresult_reg_23_/D    1
clk(R)->clk(F)	1.573    -2.416/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.634    -2.416/*        0.066/*         nr/router_ring/r3/ccwo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.573    -2.416/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(F)	1.634    -2.416/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(R)	2.783    */-2.416        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_55_/D    1
clk(R)->clk(F)	1.633    -2.416/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.571    -2.415/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.415/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.573    -2.415/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.634    -2.415/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.573    -2.415/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(R)	2.791    */-2.415        */0.109         cpu1/myEXMEM_WB/WB_ALUresult_reg_22_/D    1
clk(R)->clk(F)	1.572    -2.415/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(R)	2.783    */-2.415        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_52_/D    1
clk(R)->clk(F)	1.634    -2.415/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.571    -2.415/*        0.129/*         nr/router_ring/r2/ccwo/ccwdo_reg_1_/D    1
clk(R)->clk(R)	2.784    */-2.415        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_49_/D    1
clk(R)->clk(F)	1.634    -2.415/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.633    -2.415/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.633    -2.415/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.414/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.414/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.572    -2.414/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_30_/D    1
clk(R)->clk(F)	1.633    -2.414/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.574    -2.414/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.634    -2.413/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.571    -2.413/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.573    -2.413/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.413/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.572    -2.413/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.413/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.413/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.571    -2.413/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.572    -2.412/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.412/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -2.412/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.634    -2.412/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.572    -2.412/*        0.128/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.573    -2.412/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.411/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.572    -2.411/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.411/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.411/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.410/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.571    -2.410/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.571    -2.410/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -2.410/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.633    -2.410/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(R)	2.784    */-2.409        */0.116         cpu1/myEXMEM_WB/WB_ALUresult_reg_10_/D    1
clk(R)->clk(F)	1.571    -2.409/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.571    -2.408/*        0.129/*         nr/router_ring/r3/cwo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.633    -2.408/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(R)	2.784    */-2.408        */0.116         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_48_/D    1
clk(R)->clk(R)	2.786    */-2.408        */0.114         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_51_/D    1
clk(R)->clk(F)	1.572    -2.408/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_8_/D    1
clk(R)->clk(F)	1.634    -2.408/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.408/*        0.127/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.634    -2.408/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.574    -2.407/*        0.126/*         nr/router_ring/r3/cwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.634    -2.406/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.633    -2.406/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(R)	2.784    */-2.405        */0.116         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_10_/D    1
clk(R)->clk(R)	2.786    */-2.405        */0.114         cpu1/myEXMEM_WB/WB_ALUresult_reg_18_/D    1
clk(R)->clk(R)	2.782    */-2.405        */0.118         cpu1/myID_EXMEM/EXMEM_immediate_reg_14_/D    1
clk(R)->clk(F)	1.633    -2.405/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.633    -2.404/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.572    -2.403/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_6_/D    1
clk(R)->clk(R)	2.788    */-2.403        */0.112         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_38_/D    1
clk(R)->clk(R)	2.852    */-2.403        */0.048         cpu1/myID_EXMEM/EXMEM_opcode_reg_3_/D    1
clk(R)->clk(R)	2.791    */-2.403        */0.109         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_23_/D    1
clk(R)->clk(F)	1.634    -2.403/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.633    -2.402/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.633    -2.402/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.402/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.633    -2.401/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(R)	2.795    */-2.401        */0.105         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_8_/D    1
clk(R)->clk(F)	1.633    -2.401/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(F)	1.572    -2.400/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_24_/D    1
clk(R)->clk(R)	2.783    */-2.399        */0.117         cpu1/myEXMEM_WB/WB_ALUresult_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.399/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_29_/D    1
clk(R)->clk(F)	1.634    -2.398/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(F)	1.572    -2.397/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_23_/D    1
clk(R)->clk(R)	2.801    */-2.397        */0.099         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_17_/D    1
clk(R)->clk(F)	1.634    -2.396/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.634    -2.395/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(R)	2.842    */-2.395        */0.058         cpu1/myID_EXMEM/EXMEM_ww_reg_0_/D    1
clk(R)->clk(R)	2.791    */-2.395        */0.109         cpu1/myEXMEM_WB/WB_ALUresult_reg_0_/D    1
clk(R)->clk(R)	2.813    */-2.395        */0.087         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_12_/D    1
clk(R)->clk(R)	2.792    */-2.394        */0.108         cpu1/myEXMEM_WB/WB_ALUresult_reg_6_/D    1
clk(R)->clk(R)	2.787    */-2.394        */0.113         cpu1/myEXMEM_WB/WB_ALUresult_reg_7_/D    1
clk(R)->clk(R)	2.453    */-2.394        */0.447         nr/router_ring/r1/ccwo/state_even_reg_3_/D    1
clk(R)->clk(R)	2.818    */-2.394        */0.082         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_39_/D    1
clk(R)->clk(R)	2.785    */-2.393        */0.115         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_54_/D    1
clk(R)->clk(R)	2.784    */-2.393        */0.116         cpu1/myEXMEM_WB/WB_ALUresult_reg_21_/D    1
clk(R)->clk(R)	2.783    */-2.393        */0.117         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_53_/D    1
clk(R)->clk(R)	2.785    */-2.392        */0.115         cpu1/myID_EXMEM/EXMEM_reg2_out_reg_37_/D    1
clk(R)->clk(F)	1.634    -2.392/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(R)	2.790    */-2.391        */0.110         cpu1/myEXMEM_WB/WB_ALUresult_reg_31_/D    1
clk(R)->clk(F)	1.634    -2.391/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.572    -2.391/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_14_/D    1
clk(R)->clk(R)	2.804    */-2.391        */0.096         cpu1/myEXMEM_WB/WB_ALUresult_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.391/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.634    -2.390/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(R)	2.851    */-2.390        */0.049         cpu1/myID_EXMEM/EXMEM_ww_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.390/*        0.129/*         nr/router_ring/r2/ccwo/ccwdo_reg_22_/D    1
clk(R)->clk(F)	1.634    -2.390/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.633    -2.390/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.633    -2.390/*        0.067/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(R)	2.789    */-2.389        */0.111         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.389/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(R)	2.786    */-2.389        */0.114         cpu1/myEXMEM_WB/WB_ALUresult_reg_25_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(R)	2.799    */-2.388        */0.101         cpu1/myEXMEM_WB/WB_ALUresult_reg_26_/D    1
clk(R)->clk(F)	1.573    -2.388/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_9_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.634    -2.388/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.634    -2.387/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(R)	2.798    */-2.387        */0.102         cpu1/myEXMEM_WB/WB_ALUresult_reg_27_/D    1
clk(R)->clk(R)	2.789    */-2.387        */0.111         cpu1/myEXMEM_WB/WB_ALUresult_reg_24_/D    1
clk(R)->clk(F)	1.634    -2.387/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(R)	2.810    */-2.386        */0.090         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_14_/D    1
clk(R)->clk(R)	2.810    */-2.385        */0.090         cpu1/myEXMEM_WB/WB_ALUresult_reg_3_/D    1
clk(R)->clk(R)	2.860    */-2.384        */0.040         cpu1/myID_EXMEM/EXMEM_opcode_reg_2_/D    1
clk(R)->clk(F)	1.573    -2.384/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_10_/D    1
clk(R)->clk(R)	2.810    */-2.384        */0.090         cpu1/myEXMEM_WB/WB_ALUresult_reg_16_/D    1
clk(R)->clk(R)	2.785    */-2.383        */0.115         cpu1/myID_EXMEM/EXMEM_instr_type_reg_0_/D    1
clk(R)->clk(R)	2.825    */-2.383        */0.075         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_11_/D    1
clk(R)->clk(R)	2.809    */-2.382        */0.091         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_7_/D    1
clk(R)->clk(R)	2.798    */-2.382        */0.102         cpu1/myEXMEM_WB/WB_ALUresult_reg_20_/D    1
clk(R)->clk(F)	1.634    -2.380/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(R)	2.826    */-2.379        */0.074         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_4_/D    1
clk(R)->clk(R)	2.784    */-2.377        */0.116         cpu1/myID_EXMEM/EXMEM_instr_type_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.377/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(R)	2.862    */-2.376        */0.038         cpu1/myID_EXMEM/EXMEM_opcode_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.376/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_17_/D    1
clk(R)->clk(R)	2.779    */-2.376        */0.121         cpu1/myEXMEM_WB/WB_MEMout_reg_19_/D    1
clk(R)->clk(R)	2.810    */-2.376        */0.090         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_16_/D    1
clk(R)->clk(R)	2.453    */-2.374        */0.447         nr/router_ring/r1/ccwo/state_even_reg_1_/D    1
clk(R)->clk(R)	2.803    */-2.374        */0.097         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_3_/D    1
clk(R)->clk(R)	2.819    */-2.374        */0.081         cpu1/myEXMEM_WB/WB_ALUresult_reg_28_/D    1
clk(R)->clk(R)	2.793    */-2.374        */0.107         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.373/*        0.129/*         nr/router_ring/r2/ccwo/ccwdo_reg_7_/D    1
clk(R)->clk(R)	2.806    */-2.372        */0.094         cpu1/myEXMEM_WB/WB_ALUresult_reg_30_/D    1
clk(R)->clk(R)	2.788    */-2.372        */0.112         cpu1/myID_EXMEM/EXMEM_instr_type_reg_5_/D    1
clk(R)->clk(F)	1.634    -2.369/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.634    -2.368/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(R)	2.795    */-2.367        */0.105         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_6_/D    1
clk(R)->clk(F)	1.572    -2.367/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_20_/D    1
clk(R)->clk(R)	2.784    */-2.366        */0.116         cpu1/myID_EXMEM/EXMEM_instr_type_reg_1_/D    1
clk(R)->clk(R)	2.794    */-2.365        */0.106         cpu1/myID_EXMEM/EXMEM_instr_type_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.365/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_16_/D    1
clk(R)->clk(F)	1.634    -2.365/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(F)	1.573    -2.362/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_21_/D    1
clk(R)->clk(F)	1.571    -2.360/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_36_/D    1
clk(R)->clk(F)	1.634    -2.360/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.634    -2.359/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(R)	2.786    */-2.358        */0.114         cpu1/myID_EXMEM/EXMEM_instr_type_reg_3_/D    1
clk(R)->clk(F)	1.570    -2.358/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_0_/D    1
clk(R)->clk(F)	1.570    -2.358/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_9_/D    1
clk(R)->clk(F)	1.573    -2.356/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_18_/D    1
clk(R)->clk(R)	2.784    */-2.356        */0.116         cpu1/myEXMEM_WB/WB_ALUresult_reg_1_/D    1
clk(R)->clk(F)	1.570    -2.356/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_32_/D    1
clk(R)->clk(R)	2.828    */-2.356        */0.072         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.355/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_63_/D    1
clk(R)->clk(F)	1.570    -2.355/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_4_/D    1
clk(R)->clk(F)	1.570    -2.355/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_31_/D    1
clk(R)->clk(F)	1.570    -2.354/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_12_/D    1
clk(R)->clk(F)	1.634    -2.354/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.570    -2.354/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_15_/D    1
clk(R)->clk(F)	1.570    -2.354/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.354/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_27_/D    1
clk(R)->clk(F)	1.573    -2.353/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_19_/D    1
clk(R)->clk(F)	1.570    -2.353/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_8_/D    1
clk(R)->clk(F)	1.570    -2.352/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_25_/D    1
clk(R)->clk(F)	1.571    -2.351/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_29_/D    1
clk(R)->clk(F)	1.570    -2.351/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_14_/D    1
clk(R)->clk(F)	1.572    -2.351/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_26_/D    1
clk(R)->clk(F)	1.570    -2.350/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_18_/D    1
clk(R)->clk(F)	1.634    -2.349/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.570    -2.349/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_11_/D    1
clk(R)->clk(R)	3.630    -2.349/*        -0.730/*        cpu1/myID_EXMEM/EXMEM_reg2_out_reg_11_/D    1
clk(R)->clk(F)	1.570    -2.348/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_21_/D    1
clk(R)->clk(F)	1.570    -2.348/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_10_/D    1
clk(R)->clk(F)	1.571    -2.348/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_30_/D    1
clk(R)->clk(F)	1.571    -2.348/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_17_/D    1
clk(R)->clk(F)	1.571    -2.348/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.347/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_26_/D    1
clk(R)->clk(F)	1.570    -2.346/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.346/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_20_/D    1
clk(R)->clk(F)	1.571    -2.346/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.346/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_7_/D    1
clk(R)->clk(F)	1.571    -2.345/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_16_/D    1
clk(R)->clk(F)	1.571    -2.345/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_48_/D    1
clk(R)->clk(R)	2.842    */-2.344        */0.058         nr/router_ring/r4/ccwi/odd_tail_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.344/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_23_/D    1
clk(R)->clk(F)	1.573    -2.343/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_15_/D    1
clk(R)->clk(F)	1.571    -2.343/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_22_/D    1
clk(R)->clk(F)	1.572    -2.342/*        0.128/*         nr/router_ring/r2/ccwo/ccwdo_reg_25_/D    1
clk(R)->clk(F)	1.570    -2.342/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.341/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_5_/D    1
clk(R)->clk(F)	1.570    -2.341/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_6_/D    1
clk(R)->clk(F)	1.634    -2.340/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(F)	1.570    -2.340/*        0.130/*         nr/router_ring/r2/peo/pedo_reg_19_/D    1
clk(R)->clk(R)	2.849    */-2.340        */0.051         cpu1/myID_EXMEM/EXMEM_reg1_out_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.339/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_11_/D    1
clk(R)->clk(R)	3.559    -2.338/*        -0.659/*        cpu1/myID_EXMEM/EXMEM_reg1_out_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.337/*        0.129/*         nr/router_ring/r2/peo/pedo_reg_2_/D    1
clk(R)->clk(F)	1.634    -2.337/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(R)	2.806    */-2.337        */0.094         cpu1/myEXMEM_WB/WB_ALUresult_reg_5_/D    1
clk(R)->clk(R)	2.591    -2.335/*        0.309/*         nr/router_ring/r3/ccwi/odd_tail_reg_1_/D    1
clk(R)->clk(F)	1.634    -2.335/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(R)	2.785    */-2.335        */0.115         cpu1/myID_EXMEM/EXMEM_immediate_reg_15_/D    1
clk(R)->clk(F)	1.573    -2.332/*        0.127/*         nr/router_ring/r2/ccwo/ccwdo_reg_12_/D    1
clk(R)->clk(F)	1.634    -2.332/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(R)	2.792    */-2.331        */0.108         cpu1/myEXMEM_WB/WB_ALUresult_reg_29_/D    1
clk(R)->clk(R)	2.973    -2.331/*        -0.073/*        nr/nic2/output_buffer_reg_37_/D    1
clk(R)->clk(R)	2.785    */-2.330        */0.115         cpu1/myEXMEM_WB/WB_ALUresult_reg_17_/D    1
clk(R)->clk(R)	2.790    */-2.328        */0.110         cpu1/myEXMEM_WB/WB_MEMout_reg_15_/D    1
clk(R)->clk(F)	1.634    -2.328/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.634    -2.327/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(R)	2.833    */-2.326        */0.067         cpu3/myIF_ID/ID_instr_type_reg_3_/D    1
clk(R)->clk(F)	1.634    -2.324/*        0.066/*         nr/router_ring/r3/cwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(R)	2.939    -2.322/*        -0.039/*        nr/nic2/output_buffer_reg_39_/D    1
clk(R)->clk(R)	2.789    */-2.319        */0.111         cpu1/myEXMEM_WB/WB_MEMout_reg_13_/D    1
clk(R)->clk(R)	2.950    -2.315/*        -0.050/*        nr/nic2/output_buffer_reg_38_/D    1
clk(R)->clk(R)	2.956    -2.304/*        -0.056/*        nr/nic2/output_buffer_reg_35_/D    1
clk(R)->clk(R)	2.795    */-2.301        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_12_/D    1
clk(R)->clk(R)	2.957    -2.299/*        -0.057/*        nr/nic2/output_buffer_reg_34_/D    1
clk(R)->clk(R)	2.801    */-2.292        */0.099         cpu1/myEXMEM_WB/WB_MEMout_reg_11_/D    1
clk(R)->clk(R)	2.795    */-2.292        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_14_/D    1
clk(R)->clk(R)	2.843    */-2.288        */0.057         nr/router_ring/r4/ccwi/even_tail_reg_2_/D    1
clk(R)->clk(R)	3.643    -2.288/*        -0.743/*        cpu1/myID_EXMEM/EXMEM_reg1_out_reg_55_/D    1
clk(R)->clk(R)	2.793    */-2.286        */0.107         cpu1/myEXMEM_WB/WB_MEMout_reg_10_/D    1
clk(R)->clk(R)	2.973    -2.286/*        -0.073/*        nr/nic2/output_buffer_reg_36_/D    1
clk(R)->clk(R)	2.973    -2.285/*        -0.073/*        nr/nic2/output_buffer_reg_33_/D    1
clk(R)->clk(R)	2.957    -2.278/*        -0.057/*        nr/nic2/output_buffer_reg_21_/D    1
clk(R)->clk(R)	2.970    -2.276/*        -0.070/*        nr/nic2/output_buffer_reg_23_/D    1
clk(R)->clk(R)	2.954    -2.269/*        -0.054/*        nr/nic2/output_buffer_reg_2_/D    1
clk(R)->clk(R)	2.784    */-2.267        */0.116         cpu1/myEXMEM_WB/WB_MEMout_reg_2_/D    1
clk(R)->clk(R)	2.815    */-2.261        */0.085         cpu1/myEXMEM_WB/WB_MEMout_reg_9_/D    1
clk(R)->clk(R)	2.790    */-2.240        */0.110         cpu1/myEXMEM_WB/WB_MEMout_reg_31_/D    1
clk(R)->clk(R)	2.941    -2.236/*        -0.041/*        nr/nic2/output_buffer_reg_10_/D    1
clk(R)->clk(R)	2.788    */-2.231        */0.112         cpu1/myEXMEM_WB/WB_MEMout_reg_24_/D    1
clk(R)->clk(R)	3.740    -2.228/*        -0.840/*        cpu1/myID_EXMEM/EXMEM_reg2_out_reg_19_/D    1
clk(R)->clk(F)	1.570    -2.225/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.570    -2.225/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.570    -2.223/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.570    -2.222/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.570    -2.222/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_1_/D    1
clk(R)->clk(R)	2.791    */-2.222        */0.109         cpu1/myEXMEM_WB/WB_MEMout_reg_23_/D    1
clk(R)->clk(F)	1.570    -2.221/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_5_/D    1
clk(R)->clk(R)	2.795    */-2.221        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_22_/D    1
clk(R)->clk(F)	1.577    -2.218/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.570    -2.218/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_4_/D    1
clk(R)->clk(R)	2.795    */-2.218        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_6_/D    1
clk(R)->clk(R)	2.800    */-2.218        */0.100         cpu1/myEXMEM_WB/WB_MEMout_reg_21_/D    1
clk(R)->clk(R)	2.801    */-2.216        */0.099         cpu1/myEXMEM_WB/WB_MEMout_reg_18_/D    1
clk(R)->clk(F)	1.577    -2.216/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_18_/D    1
clk(R)->clk(R)	2.792    */-2.216        */0.108         cpu1/myEXMEM_WB/WB_MEMout_reg_7_/D    1
clk(R)->clk(F)	1.577    -2.215/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.577    -2.215/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.577    -2.215/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.577    -2.215/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.577    -2.214/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.577    -2.212/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.576    -2.212/*        0.124/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_39_/D    1
clk(R)->clk(R)	2.789    */-2.209        */0.111         cpu1/myEXMEM_WB/WB_MEMout_reg_17_/D    1
clk(R)->clk(F)	1.578    -2.209/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_37_/D    1
clk(R)->clk(R)	2.959    -2.209/*        -0.059/*        nr/nic2/output_buffer_reg_31_/D    1
clk(R)->clk(R)	2.958    -2.207/*        -0.058/*        nr/nic2/output_buffer_reg_27_/D    1
clk(R)->clk(F)	1.578    -2.206/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.578    -2.205/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.578    -2.204/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.577    -2.204/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.577    -2.203/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.578    -2.201/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_43_/D    1
clk(R)->clk(R)	2.794    */-2.199        */0.106         cpu1/myEXMEM_WB/WB_MEMout_reg_26_/D    1
clk(R)->clk(F)	1.577    -2.199/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.577    -2.198/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.578    -2.197/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.578    -2.194/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_49_/D    1
clk(R)->clk(R)	2.801    */-2.193        */0.099         cpu1/myEXMEM_WB/WB_MEMout_reg_25_/D    1
clk(R)->clk(R)	2.804    */-2.192        */0.096         cpu1/myEXMEM_WB/WB_MEMout_reg_3_/D    1
clk(R)->clk(F)	1.578    -2.191/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.577    -2.190/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.577    -2.189/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.578    -2.188/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.578    -2.188/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.577    -2.188/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.577    -2.187/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.577    -2.187/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.577    -2.187/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.577    -2.186/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.578    -2.185/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.577    -2.185/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.578    -2.185/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.577    -2.185/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.576    -2.185/*        0.124/*         nr/router_ring/r3/pei/data_out_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.578    -2.184/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_35_/D    1
clk(R)->clk(R)	2.964    -2.183/*        -0.064/*        nr/nic2/output_buffer_reg_51_/D    1
clk(R)->clk(F)	1.578    -2.183/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.578    -2.182/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.578    -2.181/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.578    -2.181/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.576    -2.181/*        0.124/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.578    -2.181/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.577    -2.181/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.578    -2.180/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.578    -2.180/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.578    -2.180/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.579    -2.179/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.577    -2.178/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.570    -2.178/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.579    -2.178/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_50_/D    1
clk(R)->clk(R)	2.795    */-2.177        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_30_/D    1
clk(R)->clk(F)	1.577    -2.177/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.570    -2.177/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.579    -2.177/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.578    -2.176/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.577    -2.176/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_18_/D    1
clk(R)->clk(R)	2.791    */-2.176        */0.109         cpu1/myEXMEM_WB/WB_MEMout_reg_20_/D    1
clk(R)->clk(F)	1.577    -2.175/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.570    -2.175/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.578    -2.175/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.577    -2.175/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.576    -2.175/*        0.124/*         nr/router_ring/r3/pei/data_out_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.577    -2.175/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.577    -2.174/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.578    -2.174/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.578    -2.174/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.576    -2.173/*        0.124/*         nr/router_ring/r3/pei/data_out_even_cw_reg_51_/D    1
clk(R)->clk(R)	2.795    */-2.173        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_16_/D    1
clk(R)->clk(F)	1.575    -2.173/*        0.125/*         nr/router_ring/r3/pei/data_out_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.570    -2.173/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.570    -2.173/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.570    -2.173/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -2.173/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.578    -2.173/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.570    -2.173/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.576    -2.173/*        0.124/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.571    -2.173/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.578    -2.173/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.570    -2.172/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.570    -2.172/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_23_/D    1
clk(R)->clk(R)	2.826    */-2.172        */0.074         cpu1/myEXMEM_WB/WB_MEMout_reg_4_/D    1
clk(R)->clk(F)	1.570    -2.172/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.578    -2.172/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -2.172/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.172/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.578    -2.172/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.578    -2.172/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.578    -2.172/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.576    -2.172/*        0.124/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.570    -2.172/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.570    -2.171/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.578    -2.171/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.577    -2.171/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.571    -2.171/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.570    -2.171/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.577    -2.171/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.570    -2.171/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.570    -2.171/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.577    -2.171/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.570    -2.170/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -2.170/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.577    -2.170/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.571    -2.170/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.577    -2.170/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_56_/D    1
clk(R)->clk(F)	1.570    -2.170/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.170/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.570    -2.170/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.170/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.570    -2.169/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.578    -2.169/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.169/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.576    -2.169/*        0.124/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.577    -2.169/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.579    -2.169/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.571    -2.169/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.570    -2.168/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.577    -2.168/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.570    -2.168/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.578    -2.168/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.168/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -2.167/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.570    -2.167/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.570    -2.167/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.570    -2.167/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.577    -2.167/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.578    -2.166/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.166/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.570    -2.166/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.571    -2.166/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.577    -2.166/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.570    -2.166/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.576    -2.166/*        0.124/*         nr/router_ring/r3/pei/data_out_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.570    -2.166/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.570    -2.166/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.166/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -2.166/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_8_/D    1
clk(R)->clk(R)	2.901    -2.165/*        -0.001/*        nr/nic2/output_buffer_reg_15_/D    1
clk(R)->clk(F)	1.570    -2.164/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.570    -2.164/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.570    -2.164/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.577    -2.163/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.163/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -2.163/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.570    -2.163/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_32_/D    1
clk(R)->clk(R)	2.955    -2.162/*        -0.055/*        nr/nic2/output_buffer_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.162/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.570    -2.162/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -2.162/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.162/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.570    -2.162/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.578    -2.162/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.570    -2.161/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.161/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.571    -2.161/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_12_/D    1
clk(R)->clk(R)	2.961    -2.161/*        -0.061/*        nr/nic2/output_buffer_reg_54_/D    1
clk(R)->clk(F)	1.570    -2.161/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -2.160/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.570    -2.159/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_44_/D    1
clk(R)->clk(R)	2.794    */-2.159        */0.106         cpu1/myEXMEM_WB/WB_MEMout_reg_27_/D    1
clk(R)->clk(F)	1.571    -2.158/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.570    -2.158/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.570    -2.158/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.570    -2.158/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_0_/D    1
clk(R)->clk(R)	2.796    */-2.158        */0.104         cpu1/myEXMEM_WB/WB_MEMout_reg_5_/D    1
clk(R)->clk(R)	2.796    */-2.158        */0.104         cpu1/myEXMEM_WB/WB_MEMout_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.158/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_0_/D    1
clk(R)->clk(R)	2.797    */-2.157        */0.103         cpu1/myEXMEM_WB/WB_MEMout_reg_29_/D    1
clk(R)->clk(F)	1.570    -2.157/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -2.156/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.570    -2.156/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.156/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -2.156/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.570    -2.155/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.571    -2.155/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.155/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.155/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.577    -2.154/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.570    -2.154/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.570    -2.154/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.153/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.577    -2.153/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_8_/D    1
clk(R)->clk(R)	2.964    -2.153/*        -0.064/*        nr/nic2/output_buffer_reg_55_/D    1
clk(R)->clk(F)	1.580    -2.152/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.579    -2.152/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.579    -2.152/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.579    -2.151/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.579    -2.151/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.579    -2.151/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.580    -2.150/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.570    -2.150/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.579    -2.150/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.580    -2.149/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(F)	1.582    -2.149/*        0.118/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.576    -2.149/*        0.124/*         nr/router_ring/r3/pei/data_out_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.149/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.580    -2.149/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.580    -2.149/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.570    -2.149/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.579    -2.149/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(F)	1.580    -2.149/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(R)	2.961    -2.149/*        -0.061/*        nr/nic2/output_buffer_reg_57_/D    1
clk(R)->clk(F)	1.580    -2.148/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.581    -2.148/*        0.119/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.148/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.579    -2.148/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(R)	2.454    */-2.147        */0.446         nr/router_ring/r4/cwo/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.578    -2.147/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.580    -2.147/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(R)	2.960    -2.147/*        -0.060/*        nr/nic2/output_buffer_reg_32_/D    1
clk(R)->clk(F)	1.579    -2.146/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(R)	2.454    */-2.146        */0.446         nr/router_ring/r4/ccwo/state_even_reg_3_/D    1
clk(R)->clk(R)	2.923    -2.146/*        -0.023/*        nr/nic2/output_buffer_reg_14_/D    1
clk(R)->clk(F)	1.579    -2.146/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.570    -2.146/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.570    -2.145/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.570    -2.145/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_45_/D    1
clk(R)->clk(R)	2.454    */-2.145        */0.446         nr/router_ring/r4/ccwo/state_even_reg_1_/D    1
clk(R)->clk(F)	1.579    -2.145/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(F)	1.577    -2.145/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.570    -2.145/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_34_/D    1
clk(R)->clk(R)	2.946    -2.144/*        -0.046/*        nr/nic2/output_buffer_reg_60_/D    1
clk(R)->clk(F)	1.577    -2.144/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_14_/D    1
clk(R)->clk(R)	2.921    -2.143/*        -0.021/*        nr/nic2/output_buffer_reg_29_/D    1
clk(R)->clk(F)	1.581    -2.143/*        0.119/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.578    -2.143/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_29_/D    1
clk(R)->clk(R)	2.454    */-2.142        */0.446         nr/router_ring/r4/ccwo/state_odd_reg_3_/D    1
clk(R)->clk(F)	1.578    -2.142/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.637    -2.142/*        0.063/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.580    -2.141/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.578    -2.141/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.570    -2.141/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.570    -2.140/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_39_/D    1
clk(R)->clk(R)	2.925    -2.140/*        -0.025/*        nr/nic2/output_buffer_reg_26_/D    1
clk(R)->clk(F)	1.577    -2.140/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.637    -2.140/*        0.063/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.570    -2.138/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.570    -2.137/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.580    -2.137/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(R)	2.454    */-2.137        */0.446         nr/router_ring/r4/cwo/state_even_reg_3_/D    1
clk(R)->clk(F)	1.578    -2.137/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.579    -2.135/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(R)	2.454    */-2.135        */0.446         nr/router_ring/r4/ccwo/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.134/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.577    -2.134/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.578    -2.134/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.133/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_35_/D    1
clk(R)->clk(R)	2.454    */-2.132        */0.446         nr/router_ring/r4/cwo/state_odd_reg_3_/D    1
clk(R)->clk(F)	1.578    -2.132/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_12_/D    1
clk(R)->clk(R)	2.798    */-2.132        */0.102         cpu1/myEXMEM_WB/WB_MEMout_reg_1_/D    1
clk(R)->clk(F)	1.579    -2.131/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.578    -2.131/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_12_/D    1
clk(R)->clk(R)	2.947    -2.131/*        -0.047/*        nr/nic2/output_buffer_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.130/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.130/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.574    -2.129/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.574    -2.129/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.575    -2.128/*        0.125/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.573    -2.127/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.573    -2.127/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.573    -2.127/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.573    -2.127/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.574    -2.127/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.574    -2.127/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.579    -2.127/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.574    -2.127/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.577    -2.127/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.574    -2.127/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.574    -2.126/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(R)	2.454    */-2.126        */0.446         nr/router_ring/r4/cwo/state_even_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.574    -2.126/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.573    -2.126/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.575    -2.125/*        0.125/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.573    -2.125/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.574    -2.125/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.573    -2.125/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.573    -2.125/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(R)	2.793    */-2.124        */0.107         cpu1/myEXMEM_WB/WB_MEMout_reg_0_/D    1
clk(R)->clk(F)	1.579    -2.124/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.577    -2.124/*        0.123/*         nr/router_ring/r3/pei/data_out_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.573    -2.124/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.573    -2.124/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.573    -2.123/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.573    -2.123/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.571    -2.123/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.575    -2.123/*        0.125/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.572    -2.123/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.122/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.572    -2.122/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.579    -2.122/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.570    -2.122/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.578    -2.121/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.573    -2.121/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(R)	2.941    -2.121/*        -0.041/*        nr/nic2/output_buffer_reg_25_/D    1
clk(R)->clk(F)	1.572    -2.121/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.570    -2.121/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -2.121/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.572    -2.120/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.570    -2.120/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.578    -2.120/*        0.122/*         nr/router_ring/r3/pei/data_out_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.572    -2.120/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(R)	2.940    -2.119/*        -0.040/*        nr/nic2/output_buffer_reg_11_/D    1
clk(R)->clk(R)	2.776    */-2.119        */0.124         nr/router_ring/r4/cwi/even_head_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.119/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.579    -2.119/*        0.121/*         nr/router_ring/r2/peo/pedo_reg_56_/D    1
clk(R)->clk(F)	1.573    -2.119/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.573    -2.119/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(R)	2.937    -2.119/*        -0.037/*        nr/nic2/output_buffer_reg_13_/D    1
clk(R)->clk(F)	1.572    -2.118/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.580    -2.118/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.574    -2.118/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(R)	2.959    -2.118/*        -0.059/*        nr/nic2/output_buffer_reg_24_/D    1
clk(R)->clk(R)	2.777    */-2.118        */0.123         nr/router_ring/r4/cwi/even_head_reg_3_/D    1
clk(R)->clk(F)	1.573    -2.118/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.579    -2.118/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.574    -2.118/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.573    -2.118/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.573    -2.118/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.570    -2.117/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_6_/D    1
clk(R)->clk(R)	2.779    */-2.117        */0.121         nr/router_ring/r4/cwi/even_head_reg_1_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.581    -2.117/*        0.119/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.573    -2.117/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.573    -2.116/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.573    -2.116/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.579    -2.116/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.573    -2.116/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.579    -2.116/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(F)	1.573    -2.116/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.570    -2.116/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.572    -2.116/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.583    -2.116/*        0.117/*         nr/router_ring/r2/peo/pedo_reg_40_/D    1
clk(R)->clk(F)	1.579    -2.116/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_13_/D    1
clk(R)->clk(R)	2.778    */-2.116        */0.122         nr/router_ring/r4/cwi/even_head_reg_0_/D    1
clk(R)->clk(F)	1.579    -2.116/*        0.121/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_25_/D    1
clk(R)->clk(R)	2.777    */-2.116        */0.123         nr/router_ring/r4/cwi/even_head_reg_5_/D    1
clk(R)->clk(F)	1.573    -2.115/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.115/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_4_/D    1
clk(R)->clk(R)	2.779    */-2.115        */0.121         nr/router_ring/r4/cwi/even_head_reg_2_/D    1
clk(R)->clk(R)	2.777    */-2.115        */0.123         nr/router_ring/r4/cwi/even_head_reg_7_/D    1
clk(R)->clk(F)	1.574    -2.115/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.578    -2.115/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.573    -2.115/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(R)	2.779    */-2.115        */0.121         nr/router_ring/r4/cwi/even_head_reg_6_/D    1
clk(R)->clk(F)	1.573    -2.115/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.573    -2.115/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(R)	2.795    */-2.114        */0.105         cpu1/myEXMEM_WB/WB_MEMout_reg_8_/D    1
clk(R)->clk(F)	1.572    -2.114/*        0.128/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.578    -2.114/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.573    -2.114/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.573    -2.114/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -2.114/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.573    -2.114/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.571    -2.114/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -2.113/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -2.113/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.573    -2.113/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.576    -2.113/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.572    -2.112/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.570    -2.112/*        0.130/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.573    -2.112/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.574    -2.112/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.573    -2.112/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.571    -2.112/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.573    -2.112/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.111/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -2.111/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(R)	2.952    -2.111/*        -0.052/*        nr/nic2/output_buffer_reg_12_/D    1
clk(R)->clk(F)	1.571    -2.111/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -2.111/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -2.110/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.577    -2.110/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.110/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -2.110/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.572    -2.110/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -2.110/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.573    -2.110/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.570    -2.109/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.573    -2.109/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.572    -2.109/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.578    -2.109/*        0.122/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.574    -2.109/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.573    -2.109/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.580    -2.109/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.109/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.580    -2.108/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.579    -2.108/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.574    -2.108/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.578    -2.108/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(F)	1.573    -2.108/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.573    -2.108/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.573    -2.108/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.572    -2.108/*        0.128/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.573    -2.108/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.572    -2.108/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.579    -2.108/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.108/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.108/*        0.129/*         nr/router_ring/r3/pei/data_out_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.572    -2.107/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.579    -2.107/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.571    -2.107/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.574    -2.107/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.573    -2.107/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.578    -2.107/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.572    -2.107/*        0.128/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.573    -2.107/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.573    -2.107/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -2.107/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -2.107/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.579    -2.107/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.571    -2.107/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.573    -2.106/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.571    -2.106/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.587    -2.106/*        0.113/*         nr/router_ring/r2/peo/pedo_reg_41_/D    1
clk(R)->clk(F)	1.571    -2.106/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.578    -2.106/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.572    -2.106/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.572    -2.106/*        0.128/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.579    -2.106/*        0.121/*         nr/router_ring/r3/pei/data_out_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.578    -2.105/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.573    -2.105/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.573    -2.105/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.573    -2.105/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.579    -2.105/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.572    -2.105/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.573    -2.105/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.105/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.573    -2.104/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.104/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.577    -2.104/*        0.123/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.104/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -2.104/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.573    -2.104/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.571    -2.104/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.573    -2.104/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.573    -2.104/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.579    -2.103/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.590    -2.103/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_59_/D    1
clk(R)->clk(F)	1.589    -2.103/*        0.111/*         nr/router_ring/r2/peo/pedo_reg_33_/D    1
clk(R)->clk(F)	1.579    -2.103/*        0.121/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.571    -2.103/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -2.103/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.573    -2.103/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -2.103/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.579    -2.102/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.102/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.570    -2.102/*        0.130/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -2.102/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.583    -2.101/*        0.117/*         nr/router_ring/r2/peo/pedo_reg_57_/D    1
clk(R)->clk(F)	1.571    -2.101/*        0.129/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.101/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.574    -2.101/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.101/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.100/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -2.100/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.589    -2.100/*        0.111/*         nr/router_ring/r2/peo/pedo_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.100/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.573    -2.100/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.571    -2.100/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_48_/D    1
clk(R)->clk(R)	2.959    -2.099/*        -0.059/*        nr/nic2/output_buffer_reg_8_/D    1
clk(R)->clk(F)	1.574    -2.099/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.571    -2.099/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.571    -2.099/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.580    -2.099/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.099/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -2.099/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.573    -2.098/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.585    -2.098/*        0.115/*         nr/router_ring/r2/peo/pedo_reg_58_/D    1
clk(R)->clk(F)	1.571    -2.098/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.572    -2.097/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.571    -2.097/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.574    -2.096/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.096/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.571    -2.095/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.571    -2.095/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.571    -2.095/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.095/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.572    -2.095/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.571    -2.095/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.580    -2.094/*        0.120/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.573    -2.094/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.571    -2.094/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.572    -2.093/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.570    -2.093/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.570    -2.093/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(F)	1.571    -2.093/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.571    -2.092/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.635    -2.092/*        0.065/*         nr/router_ring/r3/pei/data_out_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.578    -2.092/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.571    -2.092/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.584    -2.092/*        0.116/*         nr/router_ring/r2/peo/pedo_reg_60_/D    1
clk(R)->clk(F)	1.571    -2.091/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.573    -2.091/*        0.127/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.091/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.590    -2.091/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_39_/D    1
clk(R)->clk(F)	1.573    -2.091/*        0.127/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.571    -2.090/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.572    -2.090/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.090/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -2.089/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.578    -2.088/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(R)	2.969    -2.088/*        -0.069/*        nr/nic2/output_buffer_reg_30_/D    1
clk(R)->clk(F)	1.571    -2.088/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.571    -2.088/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.571    -2.088/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.571    -2.087/*        0.129/*         nr/router_ring/r3/peo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.571    -2.087/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.579    -2.087/*        0.121/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.590    -2.087/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_42_/D    1
clk(R)->clk(F)	1.571    -2.086/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(R)	3.742    -2.086/*        -0.842/*        cpu1/myID_EXMEM/EXMEM_opcode_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.086/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.589    -2.085/*        0.111/*         nr/router_ring/r2/peo/pedo_reg_43_/D    1
clk(R)->clk(F)	1.571    -2.085/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -2.085/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.591    -2.085/*        0.109/*         nr/router_ring/r2/peo/pedo_reg_62_/D    1
clk(R)->clk(F)	1.571    -2.085/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.571    -2.085/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.586    -2.085/*        0.114/*         nr/router_ring/r2/peo/pedo_reg_34_/D    1
clk(R)->clk(F)	1.571    -2.085/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.591    -2.084/*        0.109/*         nr/router_ring/r2/peo/pedo_reg_38_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.084/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.571    -2.083/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.591    -2.083/*        0.109/*         nr/router_ring/r2/peo/pedo_reg_53_/D    1
clk(R)->clk(F)	1.573    -2.083/*        0.127/*         nr/router_ring/r3/pei/data_out_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.571    -2.083/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.588    -2.083/*        0.112/*         nr/router_ring/r2/peo/pedo_reg_54_/D    1
clk(R)->clk(F)	1.572    -2.082/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.590    -2.082/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_47_/D    1
clk(R)->clk(F)	1.571    -2.082/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.571    -2.082/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.587    -2.081/*        0.113/*         nr/router_ring/r2/peo/pedo_reg_52_/D    1
clk(R)->clk(F)	1.578    -2.081/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.578    -2.081/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.578    -2.081/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.570    -2.081/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.590    -2.081/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_49_/D    1
clk(R)->clk(F)	1.590    -2.080/*        0.110/*         nr/router_ring/r2/peo/pedo_reg_44_/D    1
clk(R)->clk(F)	1.571    -2.080/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(F)	1.571    -2.080/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.588    -2.080/*        0.112/*         nr/router_ring/r2/peo/pedo_reg_50_/D    1
clk(R)->clk(F)	1.589    -2.079/*        0.111/*         nr/router_ring/r2/peo/pedo_reg_46_/D    1
clk(R)->clk(F)	1.571    -2.079/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(R)	2.941    -2.079/*        -0.041/*        nr/nic2/output_buffer_reg_28_/D    1
clk(R)->clk(F)	1.574    -2.079/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.571    -2.078/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.591    -2.078/*        0.109/*         nr/router_ring/r2/peo/pedo_reg_37_/D    1
clk(R)->clk(F)	1.592    -2.078/*        0.108/*         nr/router_ring/r2/peo/pedo_reg_61_/D    1
clk(R)->clk(F)	1.577    -2.077/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.573    -2.075/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.591    -2.075/*        0.109/*         nr/router_ring/r2/peo/pedo_reg_51_/D    1
clk(R)->clk(F)	1.571    -2.074/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.577    -2.074/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.592    -2.073/*        0.108/*         nr/router_ring/r2/peo/pedo_reg_35_/D    1
clk(R)->clk(F)	1.571    -2.072/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -2.071/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.592    -2.071/*        0.108/*         nr/router_ring/r2/peo/pedo_reg_45_/D    1
clk(R)->clk(F)	1.578    -2.070/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.069/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_3_/D    1
clk(R)->clk(F)	1.571    -2.069/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.635    -2.069/*        0.065/*         nr/router_ring/r3/pei/data_out_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.574    -2.069/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -2.069/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -2.068/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_4_/D    1
clk(R)->clk(F)	1.571    -2.067/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_5_/D    1
clk(R)->clk(F)	1.571    -2.066/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_2_/D    1
clk(R)->clk(F)	1.571    -2.065/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_1_/D    1
clk(R)->clk(R)	2.841    */-2.064        */0.059         nr/router_ring/r4/peo/state_even_reg_0_/D    1
clk(R)->clk(F)	1.573    -2.064/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.577    -2.064/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.571    -2.063/*        0.129/*         nr/router_ring/r2/cwo/cwdo_reg_6_/D    1
clk(R)->clk(F)	1.573    -2.063/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.573    -2.063/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.577    -2.062/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.573    -2.062/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.571    -2.062/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.572    -2.061/*        0.128/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.574    -2.061/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.574    -2.061/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -2.059/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.571    -2.058/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.571    -2.057/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.571    -2.057/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.571    -2.057/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -2.056/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -2.056/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(R)	2.841    */-2.055        */0.059         nr/router_ring/r4/ccwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.924    -2.055/*        -0.024/*        nr/nic2/output_buffer_reg_18_/D    1
clk(R)->clk(F)	1.577    -2.054/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.576    -2.053/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(R)	2.841    */-2.053        */0.059         nr/router_ring/r4/peo/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.841    */-2.051        */0.059         nr/router_ring/r4/ccwi/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.944    -2.045/*        -0.044/*        nr/nic2/output_buffer_reg_19_/D    1
clk(R)->clk(F)	1.574    -2.043/*        0.126/*         nr/router_ring/r2/cwo/cwdo_reg_47_/D    1
clk(R)->clk(F)	1.575    -2.042/*        0.125/*         nr/router_ring/r2/cwo/cwdo_reg_61_/D    1
clk(R)->clk(R)	2.937    -2.037/*        -0.037/*        nr/nic2/output_buffer_reg_5_/D    1
clk(R)->clk(R)	2.937    -2.037/*        -0.037/*        nr/nic2/output_buffer_reg_6_/D    1
clk(R)->clk(R)	2.944    -2.036/*        -0.044/*        nr/nic2/output_buffer_reg_4_/D    1
clk(R)->clk(F)	1.574    -2.034/*        0.126/*         nr/router_ring/r2/cwo/cwdo_reg_22_/D    1
clk(R)->clk(F)	1.575    -2.033/*        0.125/*         nr/router_ring/r2/cwo/cwdo_reg_44_/D    1
clk(R)->clk(R)	2.931    -2.033/*        -0.031/*        nr/nic2/output_buffer_reg_3_/D    1
clk(R)->clk(F)	1.579    -2.032/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_42_/D    1
clk(R)->clk(F)	1.580    -2.029/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_45_/D    1
clk(R)->clk(F)	1.580    -2.027/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_43_/D    1
clk(R)->clk(F)	1.580    -2.027/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_46_/D    1
clk(R)->clk(R)	2.958    -2.027/*        -0.058/*        nr/nic2/output_buffer_reg_22_/D    1
clk(R)->clk(F)	1.577    -2.026/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_59_/D    1
clk(R)->clk(R)	2.952    -2.026/*        -0.052/*        nr/nic2/output_buffer_reg_0_/D    1
clk(R)->clk(F)	1.578    -2.026/*        0.122/*         nr/router_ring/r2/cwo/cwdo_reg_41_/D    1
clk(R)->clk(F)	1.581    -2.025/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_35_/D    1
clk(R)->clk(F)	1.575    -2.024/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(F)	1.580    -2.024/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_33_/D    1
clk(R)->clk(F)	1.576    -2.023/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(F)	1.575    -2.023/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.576    -2.023/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.576    -2.023/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.575    -2.023/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(F)	1.575    -2.023/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.579    -2.022/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_57_/D    1
clk(R)->clk(F)	1.575    -2.021/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.578    -2.021/*        0.122/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(F)	1.582    -2.021/*        0.118/*         nr/router_ring/r2/cwo/cwdo_reg_34_/D    1
clk(R)->clk(F)	1.575    -2.021/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.575    -2.021/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.580    -2.020/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_58_/D    1
clk(R)->clk(F)	1.583    -2.020/*        0.117/*         nr/router_ring/r2/cwo/cwdo_reg_38_/D    1
clk(R)->clk(F)	1.576    -2.019/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.580    -2.019/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_23_/D    1
clk(R)->clk(F)	1.576    -2.019/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(R)	2.954    -2.019/*        -0.054/*        nr/nic2/output_buffer_reg_20_/D    1
clk(R)->clk(F)	1.576    -2.019/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.577    -2.019/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.581    -2.018/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_40_/D    1
clk(R)->clk(F)	1.576    -2.018/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.580    -2.018/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_56_/D    1
clk(R)->clk(F)	1.581    -2.017/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_32_/D    1
clk(R)->clk(F)	1.576    -2.016/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.582    -2.016/*        0.118/*         nr/router_ring/r2/cwo/cwdo_reg_63_/D    1
clk(R)->clk(F)	1.576    -2.015/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.576    -2.015/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.576    -2.014/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.578    -2.014/*        0.122/*         nr/router_ring/r2/cwo/cwdo_reg_27_/D    1
clk(R)->clk(F)	1.575    -2.013/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.576    -2.010/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.576    -2.009/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.577    -2.009/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_16_/D    1
clk(R)->clk(F)	1.575    -2.007/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.577    -2.007/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_20_/D    1
clk(R)->clk(F)	1.576    -2.007/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.573    -2.006/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.575    -2.006/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.576    -2.006/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.581    -2.006/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_28_/D    1
clk(R)->clk(F)	1.575    -2.005/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(F)	1.574    -2.005/*        0.126/*         nr/router_ring/r2/cwo/cwdo_reg_24_/D    1
clk(R)->clk(R)	2.954    -2.005/*        -0.054/*        nr/nic2/output_buffer_reg_16_/D    1
clk(R)->clk(F)	1.576    -2.004/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.577    -2.004/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.574    -2.003/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.576    -2.003/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(R)	2.950    -2.003/*        -0.050/*        nr/nic2/output_buffer_reg_7_/D    1
clk(R)->clk(F)	1.576    -2.002/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.573    -2.002/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.576    -2.002/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(F)	1.578    -2.002/*        0.122/*         nr/router_ring/r2/cwo/cwdo_reg_17_/D    1
clk(R)->clk(F)	1.574    -2.002/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.574    -2.001/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.574    -2.000/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.579    -2.000/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_60_/D    1
clk(R)->clk(F)	1.576    -2.000/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.579    -2.000/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_19_/D    1
clk(R)->clk(F)	1.574    -1.999/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.574    -1.999/*        0.126/*         nr/router_ring/r2/cwo/cwdo_reg_29_/D    1
clk(R)->clk(F)	1.577    -1.999/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_49_/D    1
clk(R)->clk(F)	1.580    -1.999/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_54_/D    1
clk(R)->clk(F)	1.576    -1.998/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.574    -1.997/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.574    -1.997/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.580    -1.997/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_53_/D    1
clk(R)->clk(F)	1.581    -1.997/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_31_/D    1
clk(R)->clk(F)	1.574    -1.996/*        0.126/*         nr/router_ring/r2/cwo/cwdo_reg_26_/D    1
clk(R)->clk(F)	1.575    -1.995/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.577    -1.995/*        0.123/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.581    -1.995/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_48_/D    1
clk(R)->clk(F)	1.581    -1.995/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_50_/D    1
clk(R)->clk(F)	1.574    -1.995/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.579    -1.994/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_36_/D    1
clk(R)->clk(F)	1.579    -1.994/*        0.121/*         nr/router_ring/r2/cwo/cwdo_reg_37_/D    1
clk(R)->clk(F)	1.576    -1.993/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_47_/D    1
clk(R)->clk(R)	2.970    -1.993/*        -0.070/*        nr/nic2/output_buffer_reg_1_/D    1
clk(R)->clk(F)	1.575    -1.992/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_56_/D    1
clk(R)->clk(F)	1.576    -1.992/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(F)	1.582    -1.992/*        0.118/*         nr/router_ring/r2/cwo/cwdo_reg_51_/D    1
clk(R)->clk(F)	1.575    -1.992/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.581    -1.992/*        0.119/*         nr/router_ring/r2/cwo/cwdo_reg_39_/D    1
clk(R)->clk(F)	1.574    -1.992/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.576    -1.991/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.575    -1.991/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.572    -1.991/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(R)	2.969    -1.990/*        -0.069/*        nr/nic2/output_buffer_reg_17_/D    1
clk(R)->clk(F)	1.575    -1.989/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.576    -1.989/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.572    -1.989/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.576    -1.988/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.576    -1.987/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.575    -1.987/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.573    -1.987/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.572    -1.986/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.572    -1.986/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.576    -1.986/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.580    -1.986/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_13_/D    1
clk(R)->clk(F)	1.576    -1.986/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.572    -1.985/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.573    -1.985/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.580    -1.985/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_30_/D    1
clk(R)->clk(F)	1.573    -1.985/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.575    -1.985/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.582    -1.985/*        0.118/*         nr/router_ring/r2/cwo/cwdo_reg_52_/D    1
clk(R)->clk(F)	1.580    -1.985/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_21_/D    1
clk(R)->clk(F)	1.573    -1.984/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.575    -1.983/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.574    -1.983/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.574    -1.983/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.572    -1.983/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.574    -1.982/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.573    -1.982/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.574    -1.982/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_38_/D    1
clk(R)->clk(F)	1.573    -1.982/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.572    -1.982/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.574    -1.981/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.573    -1.981/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.572    -1.981/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.573    -1.981/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.576    -1.981/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.576    -1.981/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(F)	1.573    -1.980/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.573    -1.980/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.574    -1.980/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_46_/D    1
clk(R)->clk(F)	1.573    -1.979/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.574    -1.979/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.576    -1.979/*        0.124/*         nr/router_ring/r2/cwo/cwdo_reg_15_/D    1
clk(R)->clk(F)	1.576    -1.979/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.573    -1.979/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.573    -1.979/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.573    -1.979/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.573    -1.979/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.573    -1.978/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.573    -1.978/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.573    -1.978/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.574    -1.978/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.575    -1.978/*        0.125/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.573    -1.978/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.574    -1.977/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.574    -1.977/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.572    -1.977/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.573    -1.976/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.573    -1.976/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.573    -1.976/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.576    -1.976/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.573    -1.976/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_61_/D    1
clk(R)->clk(F)	1.573    -1.976/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.574    -1.976/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.574    -1.976/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.574    -1.976/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.573    -1.975/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.575    -1.975/*        0.125/*         nr/router_ring/r2/cwo/cwdo_reg_25_/D    1
clk(R)->clk(F)	1.574    -1.975/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.575    -1.975/*        0.125/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.574    -1.974/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.574    -1.974/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.572    -1.974/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.574    -1.974/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.574    -1.973/*        0.126/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.573    -1.973/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.573    -1.972/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.576    -1.972/*        0.124/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.574    -1.972/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.575    -1.972/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.573    -1.972/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.573    -1.972/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.574    -1.972/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.574    -1.971/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.573    -1.971/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.572    -1.971/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.573    -1.971/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.575    -1.971/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.574    -1.971/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.572    -1.971/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	2.746    */-1.971        */0.154         nr/nic2/d_out_reg_63_/D    1
clk(R)->clk(F)	1.575    -1.970/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.572    -1.970/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.573    -1.970/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.573    -1.970/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.575    -1.970/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.576    -1.970/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.572    -1.970/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.572    -1.970/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.574    -1.970/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.572    -1.969/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_46_/D    1
clk(R)->clk(F)	1.575    -1.969/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.572    -1.969/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.635    -1.969/*        0.065/*         nr/router_ring/r3/ccwo/ccwdo_reg_55_/D    1
clk(R)->clk(F)	1.571    -1.969/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.575    -1.969/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.572    -1.969/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.572    -1.968/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.572    -1.968/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_47_/D    1
clk(R)->clk(F)	1.574    -1.968/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.576    -1.968/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.574    -1.968/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.572    -1.968/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.571    -1.968/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_45_/D    1
clk(R)->clk(F)	1.572    -1.968/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.576    -1.968/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.571    -1.968/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -1.968/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.575    -1.968/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.571    -1.967/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.575    -1.967/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.575    -1.967/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.573    -1.967/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.572    -1.967/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_35_/D    1
clk(R)->clk(F)	1.576    -1.967/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.574    -1.967/*        0.126/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.573    -1.966/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(R)	3.668    */-1.966        */-0.768        nr/router_ring/r1/cwi/state_even_reg_0_/D    1
clk(R)->clk(F)	1.575    -1.966/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(F)	1.576    -1.966/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.573    -1.966/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.574    -1.966/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.571    -1.966/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.572    -1.965/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.575    -1.965/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.637    -1.965/*        0.063/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.576    -1.964/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.573    -1.964/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.573    -1.964/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.571    -1.964/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(R)	3.670    */-1.964        */-0.770        nr/router_ring/r1/cwi/state_odd_reg_0_/D    1
clk(R)->clk(F)	1.573    -1.964/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(F)	1.572    -1.964/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.575    -1.964/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.575    -1.964/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.572    -1.964/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.571    -1.963/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_39_/D    1
clk(R)->clk(F)	1.571    -1.963/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -1.963/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.575    -1.963/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.574    -1.963/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.571    -1.963/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.575    -1.962/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.575    -1.962/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.575    -1.962/*        0.125/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.571    -1.962/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_36_/D    1
clk(R)->clk(F)	1.571    -1.962/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.575    -1.962/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.575    -1.962/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.575    -1.961/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.573    -1.961/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.580    -1.960/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_62_/D    1
clk(R)->clk(F)	1.572    -1.960/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(R)	2.906    */-1.960        */-0.006        nr/nic1/net_do_reg_5_/D    1
clk(R)->clk(F)	1.575    -1.960/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.574    -1.960/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.576    -1.959/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.572    -1.959/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.573    -1.959/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_29_/D    1
clk(R)->clk(R)	2.911    */-1.959        */-0.011        nr/nic1/net_do_reg_50_/D    1
clk(R)->clk(F)	1.576    -1.958/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.571    -1.958/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.572    -1.958/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.572    -1.958/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_32_/D    1
clk(R)->clk(R)	2.912    */-1.958        */-0.012        nr/nic1/net_do_reg_45_/D    1
clk(R)->clk(F)	1.575    -1.958/*        0.125/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.575    -1.957/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.573    -1.957/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_8_/D    1
clk(R)->clk(R)	2.910    */-1.957        */-0.010        nr/nic1/net_do_reg_0_/D    1
clk(R)->clk(R)	2.911    */-1.957        */-0.011        nr/nic1/net_do_reg_3_/D    1
clk(R)->clk(R)	2.913    */-1.957        */-0.013        nr/nic1/net_do_reg_44_/D    1
clk(R)->clk(F)	1.575    -1.957/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_60_/D    1
clk(R)->clk(R)	2.916    */-1.957        */-0.016        nr/nic1/net_do_reg_33_/D    1
clk(R)->clk(R)	2.916    */-1.957        */-0.016        nr/nic1/net_do_reg_34_/D    1
clk(R)->clk(R)	2.916    */-1.957        */-0.016        nr/nic1/net_do_reg_36_/D    1
clk(R)->clk(R)	3.811    -1.957/*        -0.911/*        nr/nic0/net_so_reg/D    1
clk(R)->clk(R)	2.912    */-1.957        */-0.012        nr/nic1/net_do_reg_2_/D    1
clk(R)->clk(R)	2.912    */-1.957        */-0.012        nr/nic1/net_do_reg_4_/D    1
clk(R)->clk(R)	2.914    */-1.957        */-0.014        nr/nic1/net_do_reg_32_/D    1
clk(R)->clk(F)	1.572    -1.957/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(R)	2.912    */-1.956        */-0.012        nr/nic1/net_do_reg_41_/D    1
clk(R)->clk(F)	1.571    -1.956/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.574    -1.956/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -1.956/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.576    -1.956/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_49_/D    1
clk(R)->clk(R)	2.911    */-1.955        */-0.011        nr/nic1/net_do_reg_60_/D    1
clk(R)->clk(F)	1.574    -1.955/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.571    -1.955/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(R)	2.914    */-1.955        */-0.014        nr/nic1/net_do_reg_52_/D    1
clk(R)->clk(F)	1.573    -1.955/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(R)	2.911    */-1.955        */-0.011        nr/nic1/net_do_reg_61_/D    1
clk(R)->clk(F)	1.572    -1.955/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_63_/D    1
clk(R)->clk(R)	2.916    */-1.955        */-0.016        nr/nic1/net_do_reg_53_/D    1
clk(R)->clk(F)	1.571    -1.955/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.575    -1.955/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_48_/D    1
clk(R)->clk(R)	2.914    */-1.954        */-0.014        nr/nic1/net_do_reg_31_/D    1
clk(R)->clk(F)	1.573    -1.954/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_22_/D    1
clk(R)->clk(R)	2.916    */-1.954        */-0.016        nr/nic1/net_do_reg_28_/D    1
clk(R)->clk(R)	2.906    */-1.954        */-0.006        nr/nic1/net_do_reg_9_/D    1
clk(R)->clk(F)	1.572    -1.954/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.572    -1.954/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.571    -1.954/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.575    -1.954/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.573    -1.954/*        0.127/*         nr/router_ring/r2/pei/data_out_even_cw_reg_20_/D    1
clk(R)->clk(R)	2.915    */-1.954        */-0.015        nr/nic1/net_do_reg_54_/D    1
clk(R)->clk(F)	1.573    -1.954/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_9_/D    1
clk(R)->clk(R)	2.914    */-1.954        */-0.014        nr/nic1/net_do_reg_27_/D    1
clk(R)->clk(F)	1.571    -1.953/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(R)	2.921    */-1.953        */-0.021        nr/nic1/net_do_reg_57_/D    1
clk(R)->clk(R)	2.911    */-1.953        */-0.011        nr/nic1/net_do_reg_13_/D    1
clk(R)->clk(F)	1.572    -1.953/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_0_/D    1
clk(R)->clk(R)	2.915    */-1.953        */-0.015        nr/nic1/net_do_reg_47_/D    1
clk(R)->clk(F)	1.575    -1.952/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -1.952/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.572    -1.952/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.573    -1.952/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -1.952/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_50_/D    1
clk(R)->clk(R)	2.920    */-1.952        */-0.020        nr/nic1/net_do_reg_55_/D    1
clk(R)->clk(F)	1.572    -1.952/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.576    -1.952/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.571    -1.951/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.572    -1.951/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.571    -1.951/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_0_/D    1
clk(R)->clk(R)	2.915    */-1.951        */-0.015        nr/nic1/net_do_reg_59_/D    1
clk(R)->clk(R)	2.923    */-1.951        */-0.023        nr/nic1/net_do_reg_37_/D    1
clk(R)->clk(R)	2.918    */-1.951        */-0.018        nr/nic1/net_do_reg_51_/D    1
clk(R)->clk(F)	1.572    -1.950/*        0.128/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_51_/D    1
clk(R)->clk(R)	2.922    */-1.950        */-0.022        nr/nic1/net_do_reg_42_/D    1
clk(R)->clk(R)	2.923    */-1.950        */-0.023        nr/nic1/net_do_reg_20_/D    1
clk(R)->clk(F)	1.573    -1.950/*        0.127/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(F)	1.571    -1.950/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(R)	2.923    */-1.949        */-0.023        nr/nic1/net_do_reg_40_/D    1
clk(R)->clk(F)	1.571    -1.949/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.571    -1.949/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(R)	2.926    */-1.949        */-0.026        nr/nic1/net_do_reg_38_/D    1
clk(R)->clk(R)	2.924    */-1.949        */-0.024        nr/nic1/net_do_reg_46_/D    1
clk(R)->clk(F)	1.571    -1.949/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.571    -1.949/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_52_/D    1
clk(R)->clk(F)	1.571    -1.949/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_5_/D    1
clk(R)->clk(R)	2.928    */-1.948        */-0.028        nr/nic1/net_do_reg_35_/D    1
clk(R)->clk(F)	1.573    -1.948/*        0.127/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.572    -1.948/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(R)	2.926    */-1.948        */-0.026        nr/nic1/net_do_reg_58_/D    1
clk(R)->clk(F)	1.571    -1.947/*        0.129/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.572    -1.947/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.572    -1.947/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.572    -1.947/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.575    -1.947/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.573    -1.947/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.574    -1.947/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_17_/D    1
clk(R)->clk(R)	2.930    */-1.946        */-0.030        nr/nic1/net_do_reg_39_/D    1
clk(R)->clk(R)	2.930    */-1.946        */-0.030        nr/nic1/net_do_reg_56_/D    1
clk(R)->clk(F)	1.572    -1.946/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.570    -1.946/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_4_/D    1
clk(R)->clk(R)	2.930    */-1.946        */-0.030        nr/nic1/net_do_reg_49_/D    1
clk(R)->clk(F)	1.573    -1.946/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -1.945/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_54_/D    1
clk(R)->clk(R)	2.929    */-1.945        */-0.029        nr/nic1/net_do_reg_30_/D    1
clk(R)->clk(R)	2.924    */-1.945        */-0.024        nr/nic1/net_do_reg_43_/D    1
clk(R)->clk(F)	1.574    -1.945/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.572    -1.945/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.572    -1.945/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.572    -1.945/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.574    -1.945/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.572    -1.944/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -1.944/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_4_/D    1
clk(R)->clk(R)	2.920    */-1.944        */-0.020        nr/nic1/net_do_reg_8_/D    1
clk(R)->clk(R)	2.909    */-1.944        */-0.009        nr/nic1/net_do_reg_19_/D    1
clk(R)->clk(R)	2.909    */-1.944        */-0.009        nr/nic1/net_do_reg_17_/D    1
clk(R)->clk(F)	1.576    -1.944/*        0.124/*         nr/router_ring/r2/pei/data_out_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.571    -1.944/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.571    -1.944/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.570    -1.944/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.578    -1.943/*        0.122/*         nr/router_ring/r2/cwo/cwdo_reg_18_/D    1
clk(R)->clk(F)	1.572    -1.943/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.574    -1.943/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_19_/D    1
clk(R)->clk(R)	2.911    */-1.943        */-0.011        nr/nic1/net_do_reg_18_/D    1
clk(R)->clk(R)	2.916    */-1.943        */-0.016        nr/nic1/net_do_reg_22_/D    1
clk(R)->clk(F)	1.574    -1.943/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -1.943/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(R)	2.910    */-1.943        */-0.010        nr/nic1/net_do_reg_7_/D    1
clk(R)->clk(F)	1.572    -1.942/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.571    -1.942/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.575    -1.942/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.573    -1.942/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_17_/D    1
clk(R)->clk(R)	2.911    */-1.942        */-0.011        nr/nic1/net_do_reg_15_/D    1
clk(R)->clk(F)	1.576    -1.942/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.570    -1.942/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.572    -1.942/*        0.128/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.575    -1.941/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.571    -1.941/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_27_/D    1
clk(R)->clk(F)	1.580    -1.940/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_7_/D    1
clk(R)->clk(F)	1.637    -1.940/*        0.063/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_62_/D    1
clk(R)->clk(F)	1.573    -1.940/*        0.127/*         nr/router_ring/r3/peo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.575    -1.940/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.575    -1.940/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.634    -1.939/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.574    -1.939/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.574    -1.939/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_22_/D    1
clk(R)->clk(F)	1.571    -1.939/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_28_/D    1
clk(R)->clk(R)	2.914    */-1.938        */-0.014        nr/nic1/net_do_reg_1_/D    1
clk(R)->clk(F)	1.571    -1.938/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(R)	2.913    */-1.938        */-0.013        nr/nic1/net_do_reg_26_/D    1
clk(R)->clk(R)	2.918    */-1.938        */-0.018        nr/nic1/net_do_reg_14_/D    1
clk(R)->clk(F)	1.573    -1.938/*        0.127/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_17_/D    1
clk(R)->clk(R)	2.918    */-1.938        */-0.018        nr/nic1/net_do_reg_21_/D    1
clk(R)->clk(F)	1.575    -1.937/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_18_/D    1
clk(R)->clk(R)	2.913    */-1.937        */-0.013        nr/nic1/net_do_reg_25_/D    1
clk(R)->clk(F)	1.571    -1.937/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(F)	1.573    -1.937/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -1.937/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(R)	2.915    */-1.937        */-0.015        nr/nic1/net_do_reg_6_/D    1
clk(R)->clk(F)	1.571    -1.937/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(R)	2.914    */-1.937        */-0.014        nr/nic1/net_do_reg_12_/D    1
clk(R)->clk(F)	1.572    -1.937/*        0.128/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -1.936/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.575    -1.936/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.575    -1.936/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.574    -1.936/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.634    -1.936/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(R)	2.917    */-1.936        */-0.017        nr/nic1/net_do_reg_23_/D    1
clk(R)->clk(F)	1.571    -1.935/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(R)	2.925    */-1.935        */-0.025        nr/nic1/net_do_reg_10_/D    1
clk(R)->clk(F)	1.578    -1.935/*        0.122/*         nr/router_ring/r2/cwo/cwdo_reg_10_/D    1
clk(R)->clk(F)	1.573    -1.935/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.571    -1.935/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.571    -1.934/*        0.129/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.634    -1.934/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.634    -1.934/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.575    -1.934/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.571    -1.933/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.577    -1.933/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_11_/D    1
clk(R)->clk(F)	1.634    -1.933/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(R)	2.921    */-1.932        */-0.021        nr/nic1/net_do_reg_48_/D    1
clk(R)->clk(F)	1.574    -1.932/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.577    -1.932/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_14_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(R)	2.912    */-1.932        */-0.012        nr/nic1/net_do_reg_63_/D    1
clk(R)->clk(R)	2.926    */-1.932        */-0.026        nr/nic1/net_do_reg_16_/D    1
clk(R)->clk(F)	1.634    -1.932/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.634    -1.931/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(R)	2.915    */-1.931        */-0.015        nr/nic1/net_do_reg_11_/D    1
clk(R)->clk(F)	1.575    -1.931/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.634    -1.930/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(F)	1.634    -1.930/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.570    -1.929/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(R)	2.918    */-1.929        */-0.018        nr/nic1/net_do_reg_62_/D    1
clk(R)->clk(F)	1.570    -1.929/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.929/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.575    -1.929/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.574    -1.929/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.571    -1.928/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_1_/D    1
clk(R)->clk(F)	1.570    -1.928/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.927/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.634    -1.927/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.634    -1.927/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.634    -1.927/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.634    -1.927/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.570    -1.927/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(R)	2.931    */-1.926        */-0.031        nr/nic1/net_do_reg_29_/D    1
clk(R)->clk(F)	1.634    -1.926/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(R)	2.930    */-1.926        */-0.030        nr/nic1/net_do_reg_24_/D    1
clk(R)->clk(F)	1.634    -1.925/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.574    -1.925/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.634    -1.925/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.634    -1.924/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(F)	1.571    -1.924/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.574    -1.924/*        0.126/*         nr/router_ring/r2/pei/data_out_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.634    -1.923/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(F)	1.570    -1.922/*        0.130/*         nr/router_ring/r2/ccwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(F)	1.634    -1.922/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.572    -1.922/*        0.128/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.634    -1.922/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.634    -1.922/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.573    -1.922/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.572    -1.921/*        0.128/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.575    -1.921/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.571    -1.919/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.571    -1.918/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.574    -1.917/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_18_/D    1
clk(R)->clk(R)	2.456    */-1.917        */0.444         nr/router_ring/r4/peo/state_even_reg_3_/D    1
clk(R)->clk(F)	1.571    -1.917/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_6_/D    1
clk(R)->clk(F)	1.634    -1.917/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.575    -1.917/*        0.125/*         nr/router_ring/r2/pei/data_out_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.916/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.634    -1.916/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(R)	2.456    */-1.916        */0.444         nr/router_ring/r4/peo/state_even_reg_1_/D    1
clk(R)->clk(F)	1.573    -1.916/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.916/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.571    -1.915/*        0.129/*         nr/router_ring/r2/pei/data_out_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.634    -1.915/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.573    -1.914/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.914/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.575    -1.914/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.577    -1.914/*        0.123/*         nr/router_ring/r2/cwo/cwdo_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.914/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.634    -1.914/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.580    -1.914/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_9_/D    1
clk(R)->clk(F)	1.634    -1.914/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.574    -1.913/*        0.126/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.634    -1.912/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.571    -1.912/*        0.129/*         nr/router_ring/r2/pei/data_out_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -1.911/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.634    -1.911/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.634    -1.911/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.571    -1.911/*        0.129/*         nr/router_ring/r2/pei/data_out_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -1.910/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.634    -1.910/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.910/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.575    -1.910/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.634    -1.909/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.573    -1.908/*        0.127/*         nr/router_ring/r2/pei/data_out_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.580    -1.908/*        0.120/*         nr/router_ring/r2/cwo/cwdo_reg_8_/D    1
clk(R)->clk(F)	1.571    -1.908/*        0.129/*         nr/router_ring/r2/pei/data_out_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.634    -1.908/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.634    -1.908/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.634    -1.907/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.574    -1.907/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.634    -1.906/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(R)	2.456    */-1.906        */0.444         nr/router_ring/r4/peo/state_odd_reg_3_/D    1
clk(R)->clk(F)	1.576    -1.906/*        0.124/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.634    -1.906/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -1.905/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_8_/D    1
clk(R)->clk(F)	1.634    -1.905/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.570    -1.905/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.634    -1.905/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.634    -1.904/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.634    -1.904/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.634    -1.904/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.903/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.634    -1.903/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.571    -1.902/*        0.129/*         nr/router_ring/r2/pei/data_out_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.575    -1.901/*        0.125/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.571    -1.900/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.634    -1.899/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.571    -1.898/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.574    -1.897/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.571    -1.897/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -1.897/*        0.128/*         nr/router_ring/r2/pei/data_out_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.896/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.570    -1.896/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.574    -1.895/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.895/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.634    -1.894/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.637    -1.893/*        0.063/*         nr/router_ring/r2/cwo/cwdo_reg_0_/D    1
clk(R)->clk(F)	1.634    -1.893/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.574    -1.893/*        0.126/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.634    -1.891/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(R)	3.629    */-1.891        */-0.729        nr/router_ring/r1/ccwi/state_odd_reg_0_/D    1
clk(R)->clk(F)	1.634    -1.891/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.634    -1.891/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.634    -1.889/*        0.066/*         nr/router_ring/r3/peo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(R)	2.456    */-1.889        */0.444         nr/router_ring/r4/peo/state_odd_reg_1_/D    1
clk(R)->clk(F)	1.571    -1.889/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -1.887/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_7_/D    1
clk(R)->clk(R)	3.630    */-1.885        */-0.730        nr/router_ring/r1/ccwi/state_even_reg_0_/D    1
clk(R)->clk(F)	1.571    -1.883/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.571    -1.881/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -1.881/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.570    -1.879/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.570    -1.879/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.570    -1.878/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.570    -1.878/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.571    -1.876/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.570    -1.875/*        0.130/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.571    -1.870/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.571    -1.868/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.571    -1.868/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.571    -1.864/*        0.129/*         nr/router_ring/r2/pei/data_out_odd_ccw_reg_11_/D    1
clk(R)->clk(R)	2.762    */-1.861        */0.138         nr/nic1/d_out_reg_63_/D    1
clk(R)->clk(F)	1.635    -1.841/*        0.065/*         nr/router_ring/r2/pei/data_out_even_cw_reg_62_/D    1
clk(R)->clk(R)	2.928    -1.837/*        -0.028/*        nr/nic2/d_out_reg_58_/D    1
clk(R)->clk(R)	2.959    -1.823/*        -0.059/*        nr/nic2/d_out_reg_28_/D    1
clk(R)->clk(F)	1.635    -1.822/*        0.065/*         nr/router_ring/r2/pei/data_out_odd_cw_reg_62_/D    1
clk(R)->clk(R)	2.944    -1.820/*        -0.044/*        nr/nic2/d_out_reg_47_/D    1
clk(R)->clk(R)	2.958    -1.815/*        -0.058/*        nr/nic2/d_out_reg_17_/D    1
clk(R)->clk(R)	2.950    -1.812/*        -0.050/*        nr/nic2/d_out_reg_45_/D    1
clk(R)->clk(R)	2.970    -1.811/*        -0.070/*        nr/nic2/d_out_reg_14_/D    1
clk(R)->clk(R)	2.946    -1.810/*        -0.046/*        nr/nic2/d_out_reg_60_/D    1
clk(R)->clk(F)	1.572    -1.803/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_8_/D    1
clk(R)->clk(R)	2.978    -1.802/*        -0.078/*        nr/nic2/d_out_reg_8_/D    1
clk(R)->clk(F)	1.572    -1.802/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_29_/D    1
clk(R)->clk(F)	1.572    -1.802/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_9_/D    1
clk(R)->clk(F)	1.572    -1.802/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_36_/D    1
clk(R)->clk(R)	2.979    -1.801/*        -0.079/*        nr/nic2/d_out_reg_26_/D    1
clk(R)->clk(F)	1.573    -1.801/*        0.127/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_41_/D    1
clk(R)->clk(F)	1.572    -1.801/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_31_/D    1
clk(R)->clk(F)	1.572    -1.800/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_32_/D    1
clk(R)->clk(F)	1.572    -1.800/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_40_/D    1
clk(R)->clk(F)	1.571    -1.800/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_27_/D    1
clk(R)->clk(R)	2.961    -1.799/*        -0.061/*        nr/nic2/d_out_reg_36_/D    1
clk(R)->clk(R)	2.961    -1.799/*        -0.061/*        nr/nic2/d_out_reg_37_/D    1
clk(R)->clk(F)	1.572    -1.798/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_63_/D    1
clk(R)->clk(R)	2.963    -1.798/*        -0.063/*        nr/nic2/d_out_reg_42_/D    1
clk(R)->clk(F)	1.572    -1.797/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_42_/D    1
clk(R)->clk(F)	1.571    -1.796/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_56_/D    1
clk(R)->clk(F)	1.571    -1.796/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_59_/D    1
clk(R)->clk(F)	1.572    -1.795/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_43_/D    1
clk(R)->clk(F)	1.572    -1.795/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_33_/D    1
clk(R)->clk(F)	1.571    -1.795/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_57_/D    1
clk(R)->clk(F)	1.572    -1.794/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_39_/D    1
clk(R)->clk(R)	2.967    -1.794/*        -0.067/*        nr/nic2/d_out_reg_44_/D    1
clk(R)->clk(F)	1.571    -1.793/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_38_/D    1
clk(R)->clk(F)	1.572    -1.793/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_46_/D    1
clk(R)->clk(R)	2.967    -1.793/*        -0.067/*        nr/nic2/d_out_reg_59_/D    1
clk(R)->clk(F)	1.571    -1.792/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_37_/D    1
clk(R)->clk(F)	1.572    -1.791/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_34_/D    1
clk(R)->clk(F)	1.572    -1.791/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_47_/D    1
clk(R)->clk(R)	2.975    -1.791/*        -0.075/*        nr/nic2/d_out_reg_16_/D    1
clk(R)->clk(F)	1.572    -1.790/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_58_/D    1
clk(R)->clk(F)	1.571    -1.790/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_44_/D    1
clk(R)->clk(F)	1.572    -1.790/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_45_/D    1
clk(R)->clk(R)	2.988    -1.789/*        -0.088/*        nr/nic2/d_out_reg_30_/D    1
clk(R)->clk(R)	2.991    -1.786/*        -0.091/*        nr/nic2/d_out_reg_31_/D    1
clk(R)->clk(R)	2.991    -1.786/*        -0.091/*        nr/nic2/d_out_reg_12_/D    1
clk(R)->clk(R)	2.985    -1.786/*        -0.085/*        nr/nic2/d_out_reg_20_/D    1
clk(R)->clk(R)	2.992    -1.785/*        -0.092/*        nr/nic2/d_out_reg_24_/D    1
clk(R)->clk(F)	1.571    -1.785/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_35_/D    1
clk(R)->clk(R)	2.982    -1.785/*        -0.082/*        nr/nic2/d_out_reg_21_/D    1
clk(R)->clk(R)	2.973    -1.784/*        -0.073/*        nr/nic2/d_out_reg_34_/D    1
clk(R)->clk(R)	2.970    -1.784/*        -0.070/*        nr/nic2/d_out_reg_61_/D    1
clk(R)->clk(F)	1.571    -1.784/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.572    -1.783/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_61_/D    1
clk(R)->clk(F)	1.571    -1.783/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.571    -1.782/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(R)	2.977    -1.782/*        -0.077/*        nr/nic2/d_out_reg_38_/D    1
clk(R)->clk(F)	1.572    -1.782/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_60_/D    1
clk(R)->clk(F)	1.570    -1.781/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.570    -1.781/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(R)	2.973    -1.781/*        -0.073/*        nr/nic2/d_out_reg_32_/D    1
clk(R)->clk(F)	1.570    -1.780/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(F)	1.570    -1.780/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(F)	1.571    -1.780/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.570    -1.779/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(F)	1.570    -1.779/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(F)	1.570    -1.779/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(R)	2.998    -1.779/*        -0.098/*        nr/nic2/d_out_reg_15_/D    1
clk(R)->clk(F)	1.572    -1.779/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_10_/D    1
clk(R)->clk(F)	1.572    -1.778/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_1_/D    1
clk(R)->clk(R)	2.994    -1.778/*        -0.094/*        nr/nic2/d_out_reg_1_/D    1
clk(R)->clk(F)	1.570    -1.778/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(F)	1.572    -1.777/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_16_/D    1
clk(R)->clk(F)	1.572    -1.777/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_5_/D    1
clk(R)->clk(F)	1.572    -1.777/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_24_/D    1
clk(R)->clk(F)	1.572    -1.777/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_30_/D    1
clk(R)->clk(F)	1.570    -1.777/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(R)	2.997    -1.776/*        -0.097/*        nr/nic2/d_out_reg_2_/D    1
clk(R)->clk(F)	1.571    -1.776/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_21_/D    1
clk(R)->clk(F)	1.571    -1.776/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_0_/D    1
clk(R)->clk(F)	1.570    -1.776/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_13_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_18_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_14_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_7_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_28_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_20_/D    1
clk(R)->clk(F)	1.571    -1.775/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(F)	1.571    -1.774/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_15_/D    1
clk(R)->clk(F)	1.572    -1.774/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_11_/D    1
clk(R)->clk(F)	1.571    -1.774/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_25_/D    1
clk(R)->clk(F)	1.570    -1.774/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.570    -1.773/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.571    -1.773/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_26_/D    1
clk(R)->clk(F)	1.571    -1.772/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_12_/D    1
clk(R)->clk(F)	1.570    -1.772/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(F)	1.571    -1.772/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_17_/D    1
clk(R)->clk(F)	1.572    -1.772/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_62_/D    1
clk(R)->clk(R)	2.980    -1.771/*        -0.080/*        nr/nic2/d_out_reg_56_/D    1
clk(R)->clk(F)	1.571    -1.771/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_48_/D    1
clk(R)->clk(F)	1.570    -1.770/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(F)	1.571    -1.770/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_4_/D    1
clk(R)->clk(F)	1.571    -1.770/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_48_/D    1
clk(R)->clk(F)	1.573    -1.769/*        0.127/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_23_/D    1
clk(R)->clk(F)	1.571    -1.769/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(R)	2.982    -1.769/*        -0.082/*        nr/nic2/d_out_reg_57_/D    1
clk(R)->clk(F)	1.570    -1.768/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(F)	1.572    -1.768/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_53_/D    1
clk(R)->clk(F)	1.570    -1.768/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.571    -1.768/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_55_/D    1
clk(R)->clk(F)	1.572    -1.768/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_22_/D    1
clk(R)->clk(F)	1.572    -1.767/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_2_/D    1
clk(R)->clk(F)	1.571    -1.766/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_54_/D    1
clk(R)->clk(F)	1.571    -1.766/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(F)	1.571    -1.766/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_50_/D    1
clk(R)->clk(F)	1.572    -1.766/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_3_/D    1
clk(R)->clk(F)	1.570    -1.766/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.570    -1.766/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.570    -1.766/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(F)	1.570    -1.766/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.572    -1.766/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_19_/D    1
clk(R)->clk(F)	1.570    -1.765/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.570    -1.765/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(R)	2.993    -1.765/*        -0.093/*        nr/nic2/d_out_reg_46_/D    1
clk(R)->clk(F)	1.570    -1.765/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.571    -1.765/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.571    -1.764/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_6_/D    1
clk(R)->clk(R)	2.994    -1.764/*        -0.094/*        nr/nic2/d_out_reg_22_/D    1
clk(R)->clk(F)	1.571    -1.764/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_51_/D    1
clk(R)->clk(R)	3.006    -1.763/*        -0.106/*        nr/nic2/d_out_reg_3_/D    1
clk(R)->clk(R)	2.985    -1.763/*        -0.085/*        nr/nic2/d_out_reg_53_/D    1
clk(R)->clk(F)	1.572    -1.763/*        0.128/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_49_/D    1
clk(R)->clk(F)	1.571    -1.762/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_ccw_reg_52_/D    1
clk(R)->clk(R)	2.995    -1.762/*        -0.095/*        nr/nic2/d_out_reg_7_/D    1
clk(R)->clk(R)	3.012    -1.761/*        -0.112/*        nr/nic2/d_out_reg_10_/D    1
clk(R)->clk(F)	1.570    -1.761/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(R)	3.008    -1.760/*        -0.108/*        nr/nic2/d_out_reg_23_/D    1
clk(R)->clk(F)	1.571    -1.760/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(R)	2.999    -1.758/*        -0.099/*        nr/nic2/d_out_reg_41_/D    1
clk(R)->clk(R)	2.999    -1.757/*        -0.099/*        nr/nic2/d_out_reg_50_/D    1
clk(R)->clk(R)	3.020    -1.755/*        -0.120/*        nr/nic2/d_out_reg_13_/D    1
clk(R)->clk(R)	3.021    -1.754/*        -0.121/*        nr/nic2/d_out_reg_25_/D    1
clk(R)->clk(F)	1.570    -1.754/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.570    -1.754/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(F)	1.570    -1.754/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.570    -1.753/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.570    -1.752/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(R)	3.005    -1.752/*        -0.105/*        nr/nic2/d_out_reg_43_/D    1
clk(R)->clk(R)	3.023    -1.752/*        -0.123/*        nr/nic2/d_out_reg_29_/D    1
clk(R)->clk(R)	3.013    -1.751/*        -0.113/*        nr/nic2/d_out_reg_5_/D    1
clk(R)->clk(R)	3.021    -1.751/*        -0.121/*        nr/nic2/d_out_reg_0_/D    1
clk(R)->clk(R)	3.022    -1.751/*        -0.122/*        nr/nic2/d_out_reg_9_/D    1
clk(R)->clk(F)	1.635    -1.751/*        0.065/*         nr/router_ring/r3/cwo/cwdo_reg_55_/D    1
clk(R)->clk(R)	2.998    -1.750/*        -0.098/*        nr/nic2/d_out_reg_55_/D    1
clk(R)->clk(F)	1.571    -1.748/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(F)	1.570    -1.747/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(F)	1.571    -1.747/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.570    -1.747/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(R)	3.010    -1.747/*        -0.110/*        nr/nic2/d_out_reg_6_/D    1
clk(R)->clk(F)	1.570    -1.747/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(F)	1.570    -1.746/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.570    -1.746/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(F)	1.571    -1.746/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.571    -1.745/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(F)	1.571    -1.745/*        0.129/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.570    -1.745/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.570    -1.744/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(F)	1.570    -1.744/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.570    -1.744/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(F)	1.570    -1.744/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.570    -1.744/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.570    -1.743/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(R)	3.012    -1.743/*        -0.112/*        nr/nic2/d_out_reg_18_/D    1
clk(R)->clk(F)	1.570    -1.743/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.570    -1.743/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(R)	3.009    -1.743/*        -0.109/*        nr/nic2/d_out_reg_62_/D    1
clk(R)->clk(F)	1.570    -1.743/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(R)	3.029    -1.743/*        -0.129/*        nr/nic2/d_out_reg_11_/D    1
clk(R)->clk(F)	1.570    -1.742/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(F)	1.570    -1.741/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.576    -1.741/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(R)	3.005    -1.741/*        -0.105/*        nr/nic2/d_out_reg_52_/D    1
clk(R)->clk(R)	3.010    -1.741/*        -0.110/*        nr/nic2/d_out_reg_35_/D    1
clk(R)->clk(F)	1.570    -1.740/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(R)	3.012    -1.739/*        -0.112/*        nr/nic2/d_out_reg_51_/D    1
clk(R)->clk(F)	1.577    -1.738/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.581    -1.738/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_46_/D    1
clk(R)->clk(F)	1.580    -1.738/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_41_/D    1
clk(R)->clk(F)	1.579    -1.738/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_45_/D    1
clk(R)->clk(F)	1.581    -1.738/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_43_/D    1
clk(R)->clk(F)	1.579    -1.737/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_42_/D    1
clk(R)->clk(F)	1.580    -1.737/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_44_/D    1
clk(R)->clk(F)	1.580    -1.737/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_61_/D    1
clk(R)->clk(R)	3.016    -1.737/*        -0.116/*        nr/nic2/d_out_reg_40_/D    1
clk(R)->clk(R)	3.022    -1.737/*        -0.122/*        nr/nic2/d_out_reg_4_/D    1
clk(R)->clk(F)	1.577    -1.736/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.579    -1.736/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_47_/D    1
clk(R)->clk(F)	1.570    -1.736/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(F)	1.579    -1.736/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_59_/D    1
clk(R)->clk(R)	3.017    -1.735/*        -0.117/*        nr/nic2/d_out_reg_33_/D    1
clk(R)->clk(F)	1.577    -1.735/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.570    -1.735/*        0.130/*         nr/router_ring/r2/peo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(F)	1.578    -1.735/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.579    -1.735/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_35_/D    1
clk(R)->clk(F)	1.581    -1.734/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_33_/D    1
clk(R)->clk(F)	1.579    -1.734/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_34_/D    1
clk(R)->clk(F)	1.578    -1.734/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.578    -1.734/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_61_/D    1
clk(R)->clk(F)	1.578    -1.733/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.579    -1.733/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.578    -1.733/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(F)	1.578    -1.733/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.578    -1.733/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.578    -1.732/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_38_/D    1
clk(R)->clk(F)	1.580    -1.732/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_40_/D    1
clk(R)->clk(F)	1.579    -1.732/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.578    -1.732/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.580    -1.731/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_39_/D    1
clk(R)->clk(F)	1.580    -1.731/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_60_/D    1
clk(R)->clk(R)	3.014    -1.731/*        -0.114/*        nr/nic2/d_out_reg_54_/D    1
clk(R)->clk(F)	1.578    -1.731/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.579    -1.731/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.041    -1.731/*        -0.141/*        nr/nic2/d_out_reg_27_/D    1
clk(R)->clk(F)	1.579    -1.731/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_49_/D    1
clk(R)->clk(F)	1.580    -1.731/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_58_/D    1
clk(R)->clk(F)	1.579    -1.731/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_32_/D    1
clk(R)->clk(F)	1.578    -1.731/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.579    -1.731/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_56_/D    1
clk(R)->clk(F)	1.580    -1.730/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_57_/D    1
clk(R)->clk(R)	3.018    -1.730/*        -0.118/*        nr/nic2/d_out_reg_39_/D    1
clk(R)->clk(F)	1.581    -1.730/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_51_/D    1
clk(R)->clk(R)	3.023    -1.730/*        -0.123/*        nr/nic2/d_out_reg_19_/D    1
clk(R)->clk(F)	1.578    -1.730/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_59_/D    1
clk(R)->clk(F)	1.580    -1.730/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_36_/D    1
clk(R)->clk(F)	1.577    -1.730/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.580    -1.730/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.579    -1.729/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.580    -1.729/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_37_/D    1
clk(R)->clk(F)	1.579    -1.729/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_52_/D    1
clk(R)->clk(F)	1.578    -1.729/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.579    -1.729/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.579    -1.729/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(F)	1.579    -1.728/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(F)	1.578    -1.728/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.578    -1.728/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.579    -1.728/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(R)	3.023    -1.728/*        -0.123/*        nr/nic2/d_out_reg_49_/D    1
clk(R)->clk(F)	1.580    -1.727/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(F)	1.579    -1.727/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_50_/D    1
clk(R)->clk(F)	1.578    -1.727/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(F)	1.578    -1.727/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.577    -1.726/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.577    -1.726/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.579    -1.726/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.579    -1.726/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.579    -1.726/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.578    -1.726/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.579    -1.725/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_48_/D    1
clk(R)->clk(F)	1.582    -1.725/*        0.118/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_4_/D    1
clk(R)->clk(F)	1.579    -1.725/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.579    -1.725/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.579    -1.725/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.578    -1.725/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.580    -1.724/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.575    -1.724/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_35_/D    1
clk(R)->clk(F)	1.580    -1.724/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_22_/D    1
clk(R)->clk(F)	1.579    -1.724/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(F)	1.580    -1.724/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.579    -1.723/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.577    -1.723/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.578    -1.723/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.578    -1.722/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(F)	1.580    -1.722/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.579    -1.722/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(F)	1.579    -1.721/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.575    -1.721/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_60_/D    1
clk(R)->clk(F)	1.579    -1.720/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.580    -1.720/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(F)	1.580    -1.720/*        0.120/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.577    -1.720/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_58_/D    1
clk(R)->clk(F)	1.579    -1.719/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.578    -1.719/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.578    -1.719/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_53_/D    1
clk(R)->clk(F)	1.575    -1.719/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_43_/D    1
clk(R)->clk(F)	1.581    -1.719/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_63_/D    1
clk(R)->clk(F)	1.577    -1.718/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_37_/D    1
clk(R)->clk(F)	1.581    -1.718/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_3_/D    1
clk(R)->clk(F)	1.578    -1.717/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_45_/D    1
clk(R)->clk(F)	1.578    -1.717/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_46_/D    1
clk(R)->clk(F)	1.578    -1.717/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_43_/D    1
clk(R)->clk(F)	1.577    -1.717/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_41_/D    1
clk(R)->clk(F)	1.574    -1.717/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_39_/D    1
clk(R)->clk(F)	1.577    -1.717/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_42_/D    1
clk(R)->clk(F)	1.577    -1.716/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_44_/D    1
clk(R)->clk(F)	1.576    -1.716/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_61_/D    1
clk(R)->clk(F)	1.576    -1.715/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_47_/D    1
clk(R)->clk(F)	1.581    -1.715/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_2_/D    1
clk(R)->clk(F)	1.579    -1.715/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.574    -1.715/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_42_/D    1
clk(R)->clk(F)	1.577    -1.715/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_34_/D    1
clk(R)->clk(F)	1.576    -1.715/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_59_/D    1
clk(R)->clk(F)	1.576    -1.715/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_45_/D    1
clk(R)->clk(F)	1.576    -1.715/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_35_/D    1
clk(R)->clk(F)	1.577    -1.714/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_38_/D    1
clk(R)->clk(F)	1.577    -1.714/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_33_/D    1
clk(R)->clk(R)	3.041    -1.713/*        -0.141/*        nr/nic2/d_out_reg_48_/D    1
clk(R)->clk(F)	1.576    -1.713/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_40_/D    1
clk(R)->clk(F)	1.580    -1.713/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_55_/D    1
clk(R)->clk(F)	1.581    -1.712/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_1_/D    1
clk(R)->clk(F)	1.577    -1.712/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_39_/D    1
clk(R)->clk(F)	1.578    -1.711/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.578    -1.711/*        0.122/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.576    -1.711/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_36_/D    1
clk(R)->clk(F)	1.578    -1.711/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_60_/D    1
clk(R)->clk(F)	1.578    -1.710/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_32_/D    1
clk(R)->clk(F)	1.577    -1.710/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_49_/D    1
clk(R)->clk(F)	1.575    -1.710/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_57_/D    1
clk(R)->clk(F)	1.577    -1.710/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_52_/D    1
clk(R)->clk(F)	1.577    -1.710/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_37_/D    1
clk(R)->clk(F)	1.576    -1.710/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_34_/D    1
clk(R)->clk(F)	1.578    -1.709/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_57_/D    1
clk(R)->clk(F)	1.577    -1.709/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_58_/D    1
clk(R)->clk(F)	1.574    -1.709/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_56_/D    1
clk(R)->clk(F)	1.576    -1.709/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_56_/D    1
clk(R)->clk(F)	1.579    -1.708/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.579    -1.707/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_54_/D    1
clk(R)->clk(F)	1.577    -1.706/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_51_/D    1
clk(R)->clk(F)	1.576    -1.704/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_44_/D    1
clk(R)->clk(F)	1.577    -1.703/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_50_/D    1
clk(R)->clk(F)	1.577    -1.702/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_47_/D    1
clk(R)->clk(F)	1.579    -1.702/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_5_/D    1
clk(R)->clk(F)	1.581    -1.702/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_31_/D    1
clk(R)->clk(F)	1.577    -1.701/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_4_/D    1
clk(R)->clk(F)	1.580    -1.701/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_27_/D    1
clk(R)->clk(F)	1.574    -1.701/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_63_/D    1
clk(R)->clk(F)	1.574    -1.699/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_59_/D    1
clk(R)->clk(F)	1.577    -1.699/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_3_/D    1
clk(R)->clk(F)	1.579    -1.698/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.578    -1.697/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_53_/D    1
clk(R)->clk(F)	1.578    -1.697/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_55_/D    1
clk(R)->clk(F)	1.576    -1.696/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_33_/D    1
clk(R)->clk(F)	1.576    -1.696/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_46_/D    1
clk(R)->clk(R)	2.844    */-1.695        */0.056         nr/router_ring/r3/ccwi/ccwri_odd_reg/D    1
clk(R)->clk(F)	1.579    -1.694/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_13_/D    1
clk(R)->clk(F)	1.574    -1.693/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_32_/D    1
clk(R)->clk(F)	1.580    -1.693/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_28_/D    1
clk(R)->clk(F)	1.577    -1.693/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_63_/D    1
clk(R)->clk(F)	1.577    -1.692/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_2_/D    1
clk(R)->clk(F)	1.576    -1.692/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_54_/D    1
clk(R)->clk(F)	1.576    -1.691/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_1_/D    1
clk(R)->clk(F)	1.576    -1.691/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_4_/D    1
clk(R)->clk(F)	1.576    -1.689/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_5_/D    1
clk(R)->clk(F)	1.579    -1.689/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_62_/D    1
clk(R)->clk(F)	1.577    -1.686/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_31_/D    1
clk(R)->clk(F)	1.574    -1.685/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_40_/D    1
clk(R)->clk(F)	1.579    -1.685/*        0.121/*         nr/router_ring/r2/peo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.579    -1.684/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_62_/D    1
clk(R)->clk(F)	1.574    -1.684/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_41_/D    1
clk(R)->clk(F)	1.575    -1.684/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_36_/D    1
clk(R)->clk(F)	1.576    -1.683/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_10_/D    1
clk(R)->clk(R)	2.844    */-1.683        */0.056         nr/router_ring/r3/ccwi/ccwri_even_reg/D    1
clk(R)->clk(F)	1.575    -1.683/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_24_/D    1
clk(R)->clk(F)	1.575    -1.682/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_28_/D    1
clk(R)->clk(F)	1.578    -1.681/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_0_/D    1
clk(R)->clk(F)	1.577    -1.681/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_27_/D    1
clk(R)->clk(F)	1.576    -1.681/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_14_/D    1
clk(R)->clk(F)	1.578    -1.680/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_22_/D    1
clk(R)->clk(F)	1.576    -1.679/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_13_/D    1
clk(R)->clk(F)	1.575    -1.679/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_8_/D    1
clk(R)->clk(F)	1.580    -1.678/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_6_/D    1
clk(R)->clk(F)	1.578    -1.678/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_13_/D    1
clk(R)->clk(F)	1.574    -1.677/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_9_/D    1
clk(R)->clk(F)	1.575    -1.677/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_30_/D    1
clk(R)->clk(F)	1.575    -1.676/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_31_/D    1
clk(R)->clk(F)	1.578    -1.676/*        0.122/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_62_/D    1
clk(R)->clk(F)	1.576    -1.675/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_0_/D    1
clk(R)->clk(F)	1.576    -1.675/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_28_/D    1
clk(R)->clk(F)	1.574    -1.674/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_29_/D    1
clk(R)->clk(F)	1.575    -1.674/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_0_/D    1
clk(R)->clk(F)	1.578    -1.672/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_23_/D    1
clk(R)->clk(F)	1.576    -1.672/*        0.124/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_53_/D    1
clk(R)->clk(F)	1.577    -1.671/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_6_/D    1
clk(R)->clk(F)	1.579    -1.670/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_30_/D    1
clk(R)->clk(F)	1.574    -1.668/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_27_/D    1
clk(R)->clk(F)	1.580    -1.668/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_20_/D    1
clk(R)->clk(F)	1.580    -1.668/*        0.120/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_16_/D    1
clk(R)->clk(F)	1.578    -1.668/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_18_/D    1
clk(R)->clk(F)	1.577    -1.668/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_23_/D    1
clk(R)->clk(F)	1.577    -1.667/*        0.123/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_7_/D    1
clk(R)->clk(F)	1.578    -1.667/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_19_/D    1
clk(R)->clk(F)	1.578    -1.667/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_21_/D    1
clk(R)->clk(F)	1.579    -1.667/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_17_/D    1
clk(R)->clk(F)	1.577    -1.662/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_30_/D    1
clk(R)->clk(F)	1.575    -1.659/*        0.125/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_52_/D    1
clk(R)->clk(F)	1.574    -1.658/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_49_/D    1
clk(R)->clk(F)	1.581    -1.658/*        0.119/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_26_/D    1
clk(R)->clk(F)	1.577    -1.657/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_22_/D    1
clk(R)->clk(F)	1.579    -1.657/*        0.121/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_25_/D    1
clk(R)->clk(F)	1.578    -1.656/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_29_/D    1
clk(R)->clk(F)	1.577    -1.656/*        0.123/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_24_/D    1
clk(R)->clk(F)	1.575    -1.653/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_16_/D    1
clk(R)->clk(F)	1.578    -1.653/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_15_/D    1
clk(R)->clk(F)	1.576    -1.651/*        0.124/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_10_/D    1
clk(R)->clk(F)	1.574    -1.650/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_50_/D    1
clk(R)->clk(F)	1.576    -1.648/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_17_/D    1
clk(R)->clk(F)	1.573    -1.647/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_11_/D    1
clk(R)->clk(F)	1.577    -1.646/*        0.123/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_14_/D    1
clk(R)->clk(F)	1.573    -1.645/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_15_/D    1
clk(R)->clk(F)	1.575    -1.645/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_20_/D    1
clk(R)->clk(F)	1.573    -1.644/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_48_/D    1
clk(R)->clk(F)	1.578    -1.644/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_11_/D    1
clk(R)->clk(F)	1.573    -1.643/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_12_/D    1
clk(R)->clk(F)	1.578    -1.641/*        0.122/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_9_/D    1
clk(R)->clk(F)	1.576    -1.641/*        0.124/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_18_/D    1
clk(R)->clk(F)	1.575    -1.640/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_7_/D    1
clk(R)->clk(F)	1.577    -1.639/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_21_/D    1
clk(R)->clk(F)	1.572    -1.637/*        0.128/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_21_/D    1
clk(R)->clk(F)	1.577    -1.637/*        0.123/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_19_/D    1
clk(R)->clk(F)	1.572    -1.637/*        0.128/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_26_/D    1
clk(R)->clk(F)	1.574    -1.636/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_23_/D    1
clk(R)->clk(F)	1.573    -1.636/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_25_/D    1
clk(R)->clk(F)	1.573    -1.636/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_20_/D    1
clk(R)->clk(F)	1.577    -1.636/*        0.123/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_12_/D    1
clk(R)->clk(F)	1.573    -1.632/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_18_/D    1
clk(R)->clk(F)	1.573    -1.632/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_16_/D    1
clk(R)->clk(F)	1.573    -1.631/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_22_/D    1
clk(R)->clk(F)	1.576    -1.630/*        0.124/*         nr/router_ring/r2/cwo/data_internal_even_pe_reg_8_/D    1
clk(R)->clk(F)	1.573    -1.628/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_17_/D    1
clk(R)->clk(F)	1.573    -1.625/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_1_/D    1
clk(R)->clk(F)	1.574    -1.625/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_5_/D    1
clk(R)->clk(F)	1.573    -1.624/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_2_/D    1
clk(R)->clk(F)	1.575    -1.623/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_24_/D    1
clk(R)->clk(F)	1.575    -1.621/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_29_/D    1
clk(R)->clk(F)	1.575    -1.621/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_25_/D    1
clk(R)->clk(F)	1.575    -1.620/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_26_/D    1
clk(R)->clk(F)	1.575    -1.620/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_15_/D    1
clk(R)->clk(F)	1.573    -1.620/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_7_/D    1
clk(R)->clk(F)	1.573    -1.618/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_3_/D    1
clk(R)->clk(F)	1.635    -1.618/*        0.065/*         nr/router_ring/r2/ccwo/ccwdo_reg_55_/D    1
clk(R)->clk(F)	1.574    -1.618/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_6_/D    1
clk(R)->clk(F)	1.574    -1.617/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_55_/D    1
clk(R)->clk(F)	1.573    -1.617/*        0.127/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_54_/D    1
clk(R)->clk(F)	1.574    -1.616/*        0.126/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_19_/D    1
clk(R)->clk(F)	1.575    -1.611/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_10_/D    1
clk(R)->clk(F)	1.574    -1.607/*        0.126/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_14_/D    1
clk(R)->clk(F)	1.577    -1.606/*        0.123/*         nr/router_ring/r2/peo/data_internal_even_ccw_reg_51_/D    1
clk(R)->clk(F)	1.574    -1.601/*        0.126/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_9_/D    1
clk(R)->clk(F)	1.570    -1.600/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_34_/D    1
clk(R)->clk(F)	1.575    -1.598/*        0.125/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_11_/D    1
clk(R)->clk(F)	1.571    -1.598/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_33_/D    1
clk(R)->clk(F)	1.573    -1.594/*        0.127/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_8_/D    1
clk(R)->clk(F)	1.570    -1.593/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_39_/D    1
clk(R)->clk(F)	1.570    -1.593/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_35_/D    1
clk(R)->clk(F)	1.570    -1.593/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_36_/D    1
clk(R)->clk(F)	1.573    -1.591/*        0.127/*         nr/router_ring/r2/cwo/data_internal_odd_pe_reg_12_/D    1
clk(R)->clk(R)	2.768    */-1.591        */0.132         nr/router_ring/r3/ccwi/odd_head_reg_0_/D    1
clk(R)->clk(F)	1.570    -1.590/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_38_/D    1
clk(R)->clk(R)	2.858    */-1.590        */0.042         nr/nic2/net_do_reg_13_/D    1
clk(R)->clk(R)	2.859    */-1.589        */0.041         nr/nic2/net_do_reg_25_/D    1
clk(R)->clk(R)	2.860    */-1.589        */0.040         nr/nic2/net_do_reg_27_/D    1
clk(R)->clk(F)	1.570    -1.589/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_37_/D    1
clk(R)->clk(R)	2.858    */-1.589        */0.042         nr/nic2/net_do_reg_10_/D    1
clk(R)->clk(R)	2.859    */-1.588        */0.041         nr/nic2/net_do_reg_30_/D    1
clk(R)->clk(R)	2.861    */-1.588        */0.039         nr/nic2/net_do_reg_14_/D    1
clk(R)->clk(R)	2.861    */-1.588        */0.039         nr/nic2/net_do_reg_26_/D    1
clk(R)->clk(R)	2.862    */-1.587        */0.038         nr/nic2/net_do_reg_28_/D    1
clk(R)->clk(R)	2.860    */-1.587        */0.040         nr/nic2/net_do_reg_15_/D    1
clk(R)->clk(R)	2.862    */-1.586        */0.038         nr/nic2/net_do_reg_29_/D    1
clk(R)->clk(F)	1.570    -1.585/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_43_/D    1
clk(R)->clk(R)	2.861    */-1.585        */0.039         nr/nic2/net_do_reg_9_/D    1
clk(R)->clk(F)	1.571    -1.584/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_46_/D    1
clk(R)->clk(R)	2.857    */-1.584        */0.043         nr/nic2/net_do_reg_41_/D    1
clk(R)->clk(R)	3.271    */-1.583        */-0.371        nr/nic1/d_out_reg_42_/D    1
clk(R)->clk(R)	2.866    */-1.583        */0.034         nr/nic2/net_do_reg_12_/D    1
clk(R)->clk(F)	1.570    -1.583/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_53_/D    1
clk(R)->clk(R)	2.858    */-1.583        */0.042         nr/nic2/net_do_reg_61_/D    1
clk(R)->clk(R)	2.858    */-1.583        */0.042         nr/nic2/net_do_reg_33_/D    1
clk(R)->clk(R)	3.271    */-1.582        */-0.371        nr/nic1/d_out_reg_59_/D    1
clk(R)->clk(R)	3.273    */-1.582        */-0.373        nr/nic1/d_out_reg_41_/D    1
clk(R)->clk(R)	3.273    */-1.581        */-0.373        nr/nic1/d_out_reg_43_/D    1
clk(R)->clk(R)	3.271    */-1.581        */-0.371        nr/nic1/d_out_reg_36_/D    1
clk(R)->clk(R)	2.859    */-1.581        */0.041         nr/nic2/net_do_reg_7_/D    1
clk(R)->clk(R)	2.861    */-1.580        */0.039         nr/nic2/net_do_reg_40_/D    1
clk(R)->clk(R)	3.275    */-1.580        */-0.375        nr/nic1/d_out_reg_60_/D    1
clk(R)->clk(R)	2.864    */-1.579        */0.036         nr/nic2/net_do_reg_46_/D    1
clk(R)->clk(R)	3.276    */-1.579        */-0.376        nr/nic1/d_out_reg_56_/D    1
clk(R)->clk(R)	3.277    */-1.579        */-0.377        nr/nic1/d_out_reg_40_/D    1
clk(R)->clk(R)	3.274    */-1.579        */-0.374        nr/nic1/d_out_reg_47_/D    1
clk(R)->clk(R)	2.863    */-1.579        */0.037         nr/nic2/net_do_reg_43_/D    1
clk(R)->clk(R)	2.862    */-1.579        */0.038         nr/nic2/net_do_reg_34_/D    1
clk(R)->clk(R)	3.278    */-1.578        */-0.378        nr/nic1/d_out_reg_46_/D    1
clk(R)->clk(R)	3.272    */-1.578        */-0.372        nr/nic1/d_out_reg_32_/D    1
clk(R)->clk(R)	3.274    */-1.578        */-0.374        nr/nic1/d_out_reg_35_/D    1
clk(R)->clk(R)	3.274    */-1.578        */-0.374        nr/nic1/d_out_reg_34_/D    1
clk(R)->clk(R)	2.861    */-1.578        */0.039         nr/nic2/net_do_reg_3_/D    1
clk(R)->clk(F)	1.570    -1.578/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_63_/D    1
clk(R)->clk(R)	2.861    */-1.578        */0.039         nr/nic2/net_do_reg_49_/D    1
clk(R)->clk(R)	2.863    */-1.578        */0.037         nr/nic2/net_do_reg_42_/D    1
clk(R)->clk(R)	2.866    */-1.578        */0.034         nr/nic2/net_do_reg_44_/D    1
clk(R)->clk(R)	2.866    */-1.577        */0.034         nr/nic2/net_do_reg_45_/D    1
clk(R)->clk(F)	1.571    -1.577/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_47_/D    1
clk(R)->clk(R)	2.860    */-1.577        */0.040         nr/nic2/net_do_reg_23_/D    1
clk(R)->clk(R)	2.866    */-1.577        */0.034         nr/nic2/net_do_reg_24_/D    1
clk(R)->clk(R)	2.861    */-1.577        */0.039         nr/nic2/net_do_reg_16_/D    1
clk(R)->clk(R)	2.866    */-1.577        */0.034         nr/nic2/net_do_reg_31_/D    1
clk(R)->clk(R)	2.875    */-1.577        */0.025         nr/nic2/net_do_reg_11_/D    1
clk(R)->clk(R)	2.870    */-1.577        */0.030         nr/nic2/net_do_reg_8_/D    1
clk(R)->clk(R)	3.276    */-1.577        */-0.376        nr/nic1/d_out_reg_39_/D    1
clk(R)->clk(R)	3.277    */-1.577        */-0.377        nr/nic1/d_out_reg_58_/D    1
clk(R)->clk(R)	3.279    */-1.576        */-0.379        nr/nic1/d_out_reg_38_/D    1
clk(R)->clk(R)	3.273    */-1.576        */-0.373        nr/nic1/d_out_reg_50_/D    1
clk(R)->clk(R)	2.864    */-1.576        */0.036         nr/nic2/net_do_reg_2_/D    1
clk(R)->clk(F)	1.571    -1.576/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_61_/D    1
clk(R)->clk(F)	1.570    -1.576/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_42_/D    1
clk(R)->clk(R)	3.278    */-1.576        */-0.378        nr/nic1/d_out_reg_37_/D    1
clk(R)->clk(R)	2.866    */-1.576        */0.034         nr/nic2/net_do_reg_35_/D    1
clk(R)->clk(R)	3.282    */-1.576        */-0.382        nr/nic1/d_out_reg_57_/D    1
clk(R)->clk(R)	3.271    */-1.575        */-0.371        nr/nic1/d_out_reg_33_/D    1
clk(R)->clk(R)	2.866    */-1.575        */0.034         nr/nic2/net_do_reg_37_/D    1
clk(R)->clk(R)	2.860    */-1.575        */0.040         nr/nic2/net_do_reg_51_/D    1
clk(R)->clk(R)	3.273    */-1.575        */-0.373        nr/nic1/d_out_reg_52_/D    1
clk(R)->clk(F)	1.570    -1.575/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_41_/D    1
clk(R)->clk(R)	2.867    */-1.575        */0.033         nr/nic2/net_do_reg_36_/D    1
clk(R)->clk(F)	1.570    -1.575/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_45_/D    1
clk(R)->clk(R)	3.281    */-1.574        */-0.381        nr/nic1/d_out_reg_45_/D    1
clk(R)->clk(R)	2.862    */-1.574        */0.038         nr/nic2/net_do_reg_52_/D    1
clk(R)->clk(F)	1.571    -1.574/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_51_/D    1
clk(R)->clk(R)	3.274    */-1.573        */-0.374        nr/nic1/d_out_reg_54_/D    1
clk(R)->clk(R)	2.869    */-1.573        */0.031         nr/nic2/net_do_reg_39_/D    1
clk(R)->clk(R)	2.869    */-1.573        */0.031         nr/nic2/net_do_reg_38_/D    1
clk(R)->clk(R)	3.272    */-1.573        */-0.372        nr/nic1/d_out_reg_61_/D    1
clk(R)->clk(R)	3.273    */-1.573        */-0.373        nr/nic1/d_out_reg_49_/D    1
clk(R)->clk(R)	3.279    */-1.573        */-0.379        nr/nic1/d_out_reg_51_/D    1
clk(R)->clk(R)	3.275    */-1.573        */-0.375        nr/nic1/d_out_reg_62_/D    1
clk(R)->clk(R)	3.281    */-1.573        */-0.381        nr/nic1/d_out_reg_44_/D    1
clk(R)->clk(R)	2.861    */-1.573        */0.039         nr/nic2/net_do_reg_0_/D    1
clk(R)->clk(R)	2.865    */-1.572        */0.035         nr/nic2/net_do_reg_50_/D    1
clk(R)->clk(R)	2.870    */-1.572        */0.030         nr/nic2/net_do_reg_47_/D    1
clk(R)->clk(R)	2.869    */-1.572        */0.031         nr/nic2/net_do_reg_17_/D    1
clk(R)->clk(R)	2.857    */-1.572        */0.043         nr/nic2/net_do_reg_22_/D    1
clk(R)->clk(R)	2.854    */-1.572        */0.046         nr/nic2/net_do_reg_63_/D    1
clk(R)->clk(R)	2.865    */-1.572        */0.035         nr/nic2/net_do_reg_1_/D    1
clk(R)->clk(R)	2.858    */-1.572        */0.042         nr/nic2/net_do_reg_48_/D    1
clk(R)->clk(R)	2.862    */-1.571        */0.038         nr/nic2/net_do_reg_55_/D    1
clk(R)->clk(R)	3.275    */-1.571        */-0.375        nr/nic1/d_out_reg_48_/D    1
clk(R)->clk(F)	1.570    -1.570/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_50_/D    1
clk(R)->clk(F)	1.570    -1.569/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_59_/D    1
clk(R)->clk(R)	2.861    */-1.569        */0.039         nr/nic2/net_do_reg_4_/D    1
clk(R)->clk(R)	2.862    */-1.569        */0.038         nr/nic2/net_do_reg_20_/D    1
clk(R)->clk(R)	2.868    */-1.569        */0.032         nr/nic2/net_do_reg_53_/D    1
clk(R)->clk(R)	2.866    */-1.568        */0.034         nr/nic2/net_do_reg_62_/D    1
clk(R)->clk(R)	2.865    */-1.568        */0.035         nr/nic2/net_do_reg_58_/D    1
clk(R)->clk(R)	3.271    */-1.568        */-0.371        nr/nic1/d_out_reg_53_/D    1
clk(R)->clk(R)	2.864    */-1.568        */0.036         nr/nic2/net_do_reg_54_/D    1
clk(R)->clk(R)	2.869    */-1.567        */0.031         nr/nic2/net_do_reg_59_/D    1
clk(R)->clk(F)	1.571    -1.567/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_54_/D    1
clk(R)->clk(R)	2.863    */-1.567        */0.037         nr/nic2/net_do_reg_21_/D    1
clk(R)->clk(R)	3.277    */-1.566        */-0.377        nr/nic1/d_out_reg_55_/D    1
clk(R)->clk(F)	1.570    -1.566/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_4_/D    1
clk(R)->clk(R)	2.865    */-1.566        */0.035         nr/nic2/net_do_reg_6_/D    1
clk(R)->clk(F)	1.570    -1.566/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_52_/D    1
clk(R)->clk(F)	1.570    -1.566/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_22_/D    1
clk(R)->clk(R)	2.863    */-1.565        */0.037         nr/nic2/net_do_reg_60_/D    1
clk(R)->clk(R)	2.863    */-1.565        */0.037         nr/nic2/net_do_reg_57_/D    1
clk(R)->clk(R)	2.865    */-1.564        */0.035         nr/nic2/net_do_reg_32_/D    1
clk(R)->clk(F)	1.570    -1.564/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_31_/D    1
clk(R)->clk(F)	1.570    -1.564/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_56_/D    1
clk(R)->clk(F)	1.570    -1.564/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_5_/D    1
clk(R)->clk(R)	2.862    */-1.563        */0.038         nr/nic2/net_do_reg_56_/D    1
clk(R)->clk(F)	1.571    -1.563/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_49_/D    1
clk(R)->clk(F)	1.570    -1.563/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_60_/D    1
clk(R)->clk(F)	1.570    -1.563/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_21_/D    1
clk(R)->clk(F)	1.570    -1.562/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_40_/D    1
clk(R)->clk(F)	1.570    -1.562/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_44_/D    1
clk(R)->clk(F)	1.570    -1.562/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_32_/D    1
clk(R)->clk(F)	1.570    -1.562/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_6_/D    1
clk(R)->clk(R)	2.869    */-1.561        */0.031         nr/nic2/net_do_reg_18_/D    1
clk(R)->clk(R)	2.869    */-1.561        */0.031         nr/nic2/net_do_reg_5_/D    1
clk(R)->clk(F)	1.570    -1.561/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_57_/D    1
clk(R)->clk(F)	1.570    -1.561/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_1_/D    1
clk(R)->clk(F)	1.570    -1.560/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_58_/D    1
clk(R)->clk(F)	1.570    -1.560/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_2_/D    1
clk(R)->clk(F)	1.570    -1.560/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_55_/D    1
clk(R)->clk(F)	1.570    -1.560/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_3_/D    1
clk(R)->clk(R)	2.869    */-1.560        */0.031         nr/nic2/net_do_reg_19_/D    1
clk(R)->clk(F)	1.570    -1.559/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_28_/D    1
clk(R)->clk(F)	1.570    -1.558/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_0_/D    1
clk(R)->clk(F)	1.571    -1.558/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_27_/D    1
clk(R)->clk(F)	1.570    -1.558/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_23_/D    1
clk(R)->clk(R)	3.272    */-1.556        */-0.372        nr/nic1/d_out_reg_31_/D    1
clk(R)->clk(F)	1.570    -1.556/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_16_/D    1
clk(R)->clk(F)	1.571    -1.556/*        0.129/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_19_/D    1
clk(R)->clk(R)	3.273    */-1.556        */-0.373        nr/nic1/d_out_reg_30_/D    1
clk(R)->clk(F)	1.570    -1.554/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_20_/D    1
clk(R)->clk(R)	3.271    */-1.554        */-0.371        nr/nic1/d_out_reg_14_/D    1
clk(R)->clk(R)	3.273    */-1.551        */-0.373        nr/nic1/d_out_reg_25_/D    1
clk(R)->clk(R)	3.271    */-1.551        */-0.371        nr/nic1/d_out_reg_28_/D    1
clk(R)->clk(F)	1.584    -1.550/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_18_/D    1
clk(R)->clk(F)	1.584    -1.550/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_30_/D    1
clk(R)->clk(F)	1.585    -1.550/*        0.115/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_7_/D    1
clk(R)->clk(F)	1.584    -1.550/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_13_/D    1
clk(R)->clk(F)	1.584    -1.550/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_29_/D    1
clk(R)->clk(R)	3.276    */-1.550        */-0.376        nr/nic1/d_out_reg_11_/D    1
clk(R)->clk(R)	3.276    */-1.550        */-0.376        nr/nic1/d_out_reg_8_/D    1
clk(R)->clk(F)	1.586    -1.550/*        0.114/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_8_/D    1
clk(R)->clk(F)	1.587    -1.550/*        0.113/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_15_/D    1
clk(R)->clk(F)	1.584    -1.550/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_12_/D    1
clk(R)->clk(R)	3.283    */-1.550        */-0.383        nr/nic1/d_out_reg_10_/D    1
clk(R)->clk(F)	1.582    -1.550/*        0.118/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_14_/D    1
clk(R)->clk(F)	1.583    -1.549/*        0.117/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_26_/D    1
clk(R)->clk(R)	3.275    */-1.549        */-0.375        nr/nic1/d_out_reg_24_/D    1
clk(R)->clk(F)	1.583    -1.549/*        0.117/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_9_/D    1
clk(R)->clk(F)	1.584    -1.548/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_10_/D    1
clk(R)->clk(F)	1.570    -1.548/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_17_/D    1
clk(R)->clk(F)	1.584    -1.547/*        0.116/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_11_/D    1
clk(R)->clk(R)	3.280    */-1.547        */-0.380        nr/nic1/d_out_reg_9_/D    1
clk(R)->clk(R)	3.282    */-1.546        */-0.382        nr/nic1/d_out_reg_5_/D    1
clk(R)->clk(R)	3.287    */-1.545        */-0.387        nr/nic1/d_out_reg_13_/D    1
clk(R)->clk(R)	3.273    */-1.544        */-0.373        nr/nic1/d_out_reg_29_/D    1
clk(R)->clk(R)	3.284    */-1.544        */-0.384        nr/nic1/d_out_reg_26_/D    1
clk(R)->clk(R)	3.286    */-1.542        */-0.386        nr/nic1/d_out_reg_27_/D    1
clk(R)->clk(F)	1.582    -1.542/*        0.118/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_25_/D    1
clk(R)->clk(R)	3.271    */-1.541        */-0.371        nr/nic1/d_out_reg_12_/D    1
clk(R)->clk(R)	3.274    */-1.540        */-0.374        nr/nic1/d_out_reg_4_/D    1
clk(R)->clk(F)	1.634    -1.539/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_43_/D    1
clk(R)->clk(F)	1.634    -1.538/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_33_/D    1
clk(R)->clk(F)	1.582    -1.538/*        0.118/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_62_/D    1
clk(R)->clk(R)	3.273    */-1.538        */-0.373        nr/nic1/d_out_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.538/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_37_/D    1
clk(R)->clk(F)	1.570    -1.537/*        0.130/*         nr/router_ring/r2/cwo/data_internal_odd_cw_reg_24_/D    1
clk(R)->clk(F)	1.634    -1.537/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_16_/D    1
clk(R)->clk(F)	1.634    -1.537/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_36_/D    1
clk(R)->clk(F)	1.634    -1.536/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_39_/D    1
clk(R)->clk(F)	1.634    -1.536/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_46_/D    1
clk(R)->clk(F)	1.634    -1.535/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_6_/D    1
clk(R)->clk(F)	1.634    -1.535/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_63_/D    1
clk(R)->clk(R)	3.276    */-1.535        */-0.376        nr/nic1/d_out_reg_18_/D    1
clk(R)->clk(F)	1.634    -1.534/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_34_/D    1
clk(R)->clk(F)	1.634    -1.533/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_32_/D    1
clk(R)->clk(R)	3.272    */-1.532        */-0.372        nr/nic1/d_out_reg_16_/D    1
clk(R)->clk(R)	3.279    */-1.532        */-0.379        nr/nic1/d_out_reg_7_/D    1
clk(R)->clk(F)	1.634    -1.532/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_42_/D    1
clk(R)->clk(F)	1.634    -1.532/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_38_/D    1
clk(R)->clk(F)	1.634    -1.532/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_47_/D    1
clk(R)->clk(F)	1.634    -1.531/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_61_/D    1
clk(F)->clk(R)	2.788    */-1.531        */0.112         nr/router_ring/r3/cwi/even_head_reg_0_/D    1
clk(R)->clk(R)	3.278    */-1.531        */-0.378        nr/nic1/d_out_reg_22_/D    1
clk(R)->clk(F)	1.634    -1.530/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_45_/D    1
clk(R)->clk(F)	1.634    -1.530/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_35_/D    1
clk(R)->clk(F)	1.634    -1.529/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_59_/D    1
clk(F)->clk(R)	2.789    */-1.529        */0.111         nr/router_ring/r3/cwi/even_head_reg_1_/D    1
clk(R)->clk(F)	1.634    -1.529/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_40_/D    1
clk(R)->clk(F)	1.634    -1.529/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_56_/D    1
clk(R)->clk(R)	3.275    */-1.528        */-0.375        nr/nic1/d_out_reg_19_/D    1
clk(R)->clk(F)	1.634    -1.528/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_50_/D    1
clk(R)->clk(F)	1.634    -1.528/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_22_/D    1
clk(F)->clk(R)	2.791    */-1.528        */0.109         nr/router_ring/r3/cwi/even_head_reg_2_/D    1
clk(R)->clk(R)	3.276    */-1.528        */-0.376        nr/nic1/d_out_reg_1_/D    1
clk(R)->clk(F)	1.634    -1.528/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_23_/D    1
clk(R)->clk(F)	1.634    -1.528/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_53_/D    1
clk(R)->clk(R)	3.277    */-1.528        */-0.377        nr/nic1/d_out_reg_23_/D    1
clk(R)->clk(R)	3.277    */-1.527        */-0.377        nr/nic1/d_out_reg_3_/D    1
clk(F)->clk(R)	2.791    */-1.527        */0.109         nr/router_ring/r3/cwi/even_head_reg_4_/D    1
clk(R)->clk(F)	1.634    -1.527/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_41_/D    1
clk(R)->clk(R)	3.277    */-1.527        */-0.377        nr/nic1/d_out_reg_20_/D    1
clk(F)->clk(R)	2.791    */-1.527        */0.109         nr/router_ring/r3/cwi/even_head_reg_7_/D    1
clk(R)->clk(F)	1.634    -1.526/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_1_/D    1
clk(R)->clk(R)	3.284    */-1.526        */-0.384        nr/nic1/d_out_reg_6_/D    1
clk(F)->clk(R)	2.792    */-1.526        */0.108         nr/router_ring/r3/cwi/even_head_reg_3_/D    1
clk(F)->clk(R)	2.791    */-1.526        */0.109         nr/router_ring/r3/cwi/even_head_reg_6_/D    1
clk(F)->clk(R)	2.792    */-1.526        */0.108         nr/router_ring/r3/cwi/even_head_reg_5_/D    1
clk(R)->clk(F)	1.634    -1.526/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_60_/D    1
clk(R)->clk(F)	1.634    -1.525/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_3_/D    1
clk(R)->clk(F)	1.634    -1.525/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_44_/D    1
clk(R)->clk(F)	1.634    -1.525/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_51_/D    1
clk(R)->clk(F)	1.634    -1.524/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_52_/D    1
clk(R)->clk(F)	1.634    -1.524/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_57_/D    1
clk(R)->clk(F)	1.634    -1.524/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_49_/D    1
clk(R)->clk(F)	1.634    -1.524/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_0_/D    1
clk(R)->clk(R)	3.282    */-1.523        */-0.382        nr/nic1/d_out_reg_0_/D    1
clk(R)->clk(R)	3.270    */-1.523        */-0.370        nr/nic1/d_out_reg_2_/D    1
clk(R)->clk(F)	1.634    -1.523/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_4_/D    1
clk(R)->clk(F)	1.634    -1.520/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_58_/D    1
clk(R)->clk(R)	3.289    */-1.519        */-0.389        nr/nic1/d_out_reg_21_/D    1
clk(R)->clk(F)	1.634    -1.518/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_2_/D    1
clk(R)->clk(F)	1.634    -1.518/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_28_/D    1
clk(R)->clk(R)	3.290    */-1.518        */-0.390        nr/nic1/d_out_reg_17_/D    1
clk(R)->clk(F)	1.634    -1.516/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_27_/D    1
clk(R)->clk(F)	2.250    -1.512/*        -0.550/*        nr/router_ring/r3/ccwo/ccwso_reg/D    1
clk(R)->clk(F)	1.633    -1.512/*        0.067/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_18_/D    1
clk(R)->clk(F)	1.634    -1.511/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_5_/D    1
clk(R)->clk(F)	1.634    -1.510/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_17_/D    1
clk(R)->clk(F)	1.634    -1.508/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_55_/D    1
clk(R)->clk(F)	1.634    -1.508/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_13_/D    1
clk(R)->clk(F)	1.634    -1.506/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_25_/D    1
clk(R)->clk(F)	1.634    -1.506/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_21_/D    1
clk(R)->clk(F)	1.634    -1.506/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_30_/D    1
clk(R)->clk(F)	1.634    -1.505/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_20_/D    1
clk(R)->clk(F)	1.634    -1.504/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_19_/D    1
clk(R)->clk(F)	1.634    -1.504/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_54_/D    1
clk(R)->clk(F)	1.634    -1.502/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_31_/D    1
clk(R)->clk(F)	1.634    -1.500/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_62_/D    1
clk(R)->clk(F)	1.634    -1.500/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_11_/D    1
clk(R)->clk(F)	1.634    -1.500/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_8_/D    1
clk(R)->clk(F)	1.634    -1.500/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_14_/D    1
clk(R)->clk(F)	1.634    -1.499/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_12_/D    1
clk(R)->clk(F)	1.634    -1.498/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_10_/D    1
clk(R)->clk(F)	1.634    -1.495/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_15_/D    1
clk(R)->clk(F)	1.634    -1.491/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_9_/D    1
clk(R)->clk(F)	1.634    -1.491/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_26_/D    1
clk(R)->clk(F)	1.634    -1.488/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_24_/D    1
clk(R)->clk(F)	1.634    -1.487/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_29_/D    1
clk(R)->clk(F)	1.634    -1.486/*        0.066/*         nr/router_ring/r2/cwo/data_internal_even_cw_reg_7_/D    1
clk(R)->clk(R)	2.835    */-1.462        */0.065         nr/router_ring/r3/ccwi/odd_head_reg_1_/D    1
clk(R)->clk(R)	2.843    */-1.460        */0.057         nr/router_ring/r3/ccwi/even_head_reg_0_/D    1
clk(R)->clk(R)	3.578    */-1.460        */-0.678        nr/router_ring/r4/ccwi/state_odd_reg_0_/D    1
clk(R)->clk(R)	3.583    */-1.459        */-0.683        nr/router_ring/r4/ccwi/state_even_reg_0_/D    1
clk(R)->clk(F)	1.634    -1.458/*        0.066/*         nr/router_ring/r2/cwo/cwdo_reg_55_/D    1
clk(R)->clk(R)	2.841    */-1.456        */0.059         nr/router_ring/r4/cwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.840    */-1.452        */0.060         nr/router_ring/r4/cwi/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.788    */-1.427        */0.112         nr/router_ring/r2/cwi/odd_head_reg_5_/D    1
clk(F)->clk(R)	2.789    */-1.427        */0.111         nr/router_ring/r2/cwi/odd_head_reg_1_/D    1
clk(F)->clk(R)	2.789    */-1.426        */0.111         nr/router_ring/r2/cwi/odd_head_reg_6_/D    1
clk(F)->clk(R)	2.790    */-1.426        */0.110         nr/router_ring/r2/cwi/odd_head_reg_2_/D    1
clk(F)->clk(R)	2.790    */-1.425        */0.110         nr/router_ring/r2/cwi/odd_head_reg_3_/D    1
clk(F)->clk(R)	2.790    */-1.425        */0.110         nr/router_ring/r2/cwi/odd_head_reg_7_/D    1
clk(F)->clk(R)	2.791    */-1.424        */0.109         nr/router_ring/r2/cwi/odd_head_reg_4_/D    1
clk(F)->clk(R)	2.792    */-1.423        */0.108         nr/router_ring/r2/cwi/odd_head_reg_0_/D    1
clk(R)->clk(R)	2.864    */-1.419        */0.036         nr/router_ring/r3/ccwi/even_head_reg_2_/D    1
clk(R)->clk(R)	2.854    -1.331/*        0.046/*         nr/router_ring/r3/ccwi/odd_tail_reg_0_/D    1
clk(R)->clk(F)	1.598    -1.323/*        0.102/*         nr/router_ring/r3/peo/peso_reg/D    1
clk(R)->clk(F)	2.282    -1.261/*        -0.582/*        nr/router_ring/r3/cwo/cwso_reg/D    1
clk(F)->clk(R)	2.784    */-1.256        */0.116         nr/router_ring/r3/cwi/odd_head_reg_1_/D    1
clk(F)->clk(R)	2.785    */-1.255        */0.115         nr/router_ring/r3/cwi/odd_head_reg_0_/D    1
clk(F)->clk(R)	2.785    */-1.254        */0.115         nr/router_ring/r3/cwi/odd_head_reg_3_/D    1
clk(F)->clk(R)	2.785    */-1.253        */0.115         nr/router_ring/r3/cwi/odd_head_reg_5_/D    1
clk(F)->clk(R)	2.785    */-1.253        */0.115         nr/router_ring/r3/cwi/odd_head_reg_4_/D    1
clk(F)->clk(R)	2.785    */-1.253        */0.115         nr/router_ring/r3/cwi/odd_head_reg_6_/D    1
clk(F)->clk(R)	2.787    */-1.251        */0.113         nr/router_ring/r3/cwi/odd_head_reg_2_/D    1
clk(F)->clk(R)	2.785    */-1.251        */0.115         nr/router_ring/r3/cwi/odd_head_reg_7_/D    1
clk(R)->clk(R)	3.820    -1.238/*        -0.920/*        nr/nic3/net_so_reg/D    1
clk(R)->clk(R)	2.917    */-1.195        */-0.017        nr/router_ring/r3/ccwi/even_head_reg_1_/D    1
clk(R)->clk(R)	2.842    */-1.191        */0.058         nr/router_ring/r3/ccwi/even_tail_reg_1_/D    1
clk(R)->clk(R)	2.893    */-1.157        */0.007         nr/nic1/input_buffer_reg_38_/D    1
clk(R)->clk(R)	2.895    */-1.155        */0.005         nr/nic1/input_buffer_reg_51_/D    1
clk(R)->clk(R)	2.894    */-1.154        */0.006         nr/nic1/input_buffer_reg_47_/D    1
clk(R)->clk(R)	2.894    */-1.154        */0.006         nr/nic1/input_buffer_reg_63_/D    1
clk(R)->clk(R)	2.893    */-1.153        */0.007         nr/nic1/input_buffer_reg_37_/D    1
clk(R)->clk(R)	2.895    */-1.153        */0.005         nr/nic1/input_buffer_reg_49_/D    1
clk(R)->clk(R)	2.895    */-1.153        */0.005         nr/nic1/input_buffer_reg_32_/D    1
clk(R)->clk(R)	2.898    */-1.152        */0.002         nr/nic1/input_buffer_reg_59_/D    1
clk(R)->clk(R)	2.897    */-1.151        */0.003         nr/nic1/input_buffer_reg_50_/D    1
clk(R)->clk(R)	2.895    */-1.151        */0.005         nr/nic1/input_buffer_reg_57_/D    1
clk(R)->clk(R)	2.894    */-1.151        */0.006         nr/nic1/input_buffer_reg_60_/D    1
clk(R)->clk(R)	2.897    */-1.151        */0.003         nr/nic1/input_buffer_reg_43_/D    1
clk(F)->clk(R)	2.844    */-1.150        */0.056         nr/router_ring/r2/ccwi/even_head_reg_0_/D    1
clk(R)->clk(R)	2.893    */-1.150        */0.007         nr/nic1/input_buffer_reg_52_/D    1
clk(R)->clk(R)	2.897    */-1.150        */0.003         nr/nic1/input_buffer_reg_62_/D    1
clk(R)->clk(R)	2.900    */-1.150        */-0.000        nr/nic1/input_buffer_reg_42_/D    1
clk(R)->clk(R)	2.897    */-1.149        */0.003         nr/nic1/input_buffer_reg_53_/D    1
clk(R)->clk(R)	2.896    */-1.149        */0.004         nr/nic1/input_buffer_reg_56_/D    1
clk(R)->clk(R)	2.899    */-1.149        */0.001         nr/nic1/input_buffer_reg_48_/D    1
clk(R)->clk(R)	2.896    */-1.148        */0.004         nr/nic1/input_buffer_reg_54_/D    1
clk(R)->clk(R)	2.897    */-1.148        */0.003         nr/nic1/input_buffer_reg_33_/D    1
clk(R)->clk(R)	2.894    */-1.148        */0.006         nr/nic1/input_buffer_reg_26_/D    1
clk(R)->clk(R)	2.900    */-1.148        */-0.000        nr/nic1/input_buffer_reg_41_/D    1
clk(R)->clk(R)	2.895    */-1.147        */0.005         nr/nic1/input_buffer_reg_14_/D    1
clk(R)->clk(R)	2.900    */-1.147        */0.000         nr/nic1/input_buffer_reg_61_/D    1
clk(R)->clk(R)	2.896    */-1.147        */0.004         nr/nic1/input_buffer_reg_46_/D    1
clk(R)->clk(R)	2.898    */-1.147        */0.002         nr/nic1/input_buffer_reg_35_/D    1
clk(R)->clk(R)	2.898    */-1.146        */0.002         nr/nic1/input_buffer_reg_55_/D    1
clk(R)->clk(R)	2.902    */-1.146        */-0.002        nr/nic1/input_buffer_reg_34_/D    1
clk(R)->clk(R)	2.896    */-1.146        */0.004         nr/nic1/input_buffer_reg_45_/D    1
clk(R)->clk(R)	2.895    */-1.145        */0.005         nr/nic1/input_buffer_reg_13_/D    1
clk(R)->clk(R)	2.894    */-1.144        */0.006         nr/nic1/input_buffer_reg_31_/D    1
clk(R)->clk(R)	2.895    */-1.144        */0.005         nr/nic1/input_buffer_reg_9_/D    1
clk(R)->clk(R)	2.897    */-1.144        */0.003         nr/nic1/input_buffer_reg_39_/D    1
clk(R)->clk(R)	2.897    */-1.144        */0.003         nr/nic1/input_buffer_reg_36_/D    1
clk(R)->clk(R)	2.895    */-1.143        */0.005         nr/nic1/input_buffer_reg_58_/D    1
clk(R)->clk(R)	2.900    */-1.143        */0.000         nr/nic1/input_buffer_reg_44_/D    1
clk(R)->clk(R)	2.896    */-1.143        */0.004         nr/nic1/input_buffer_reg_24_/D    1
clk(R)->clk(R)	2.900    */-1.143        */-0.000        nr/nic1/input_buffer_reg_40_/D    1
clk(R)->clk(R)	2.897    */-1.142        */0.003         nr/nic1/input_buffer_reg_4_/D    1
clk(R)->clk(R)	2.748    */-1.141        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__14_/D    1
clk(R)->clk(R)	2.746    */-1.141        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__41_/D    1
clk(R)->clk(R)	2.748    */-1.140        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__12_/D    1
clk(R)->clk(R)	2.895    */-1.140        */0.005         nr/nic1/input_buffer_reg_11_/D    1
clk(R)->clk(R)	2.746    */-1.140        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__42_/D    1
clk(R)->clk(R)	2.746    */-1.140        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__7_/D    1
clk(R)->clk(R)	2.747    */-1.140        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__10_/D    1
clk(R)->clk(R)	2.747    */-1.139        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__11_/D    1
clk(R)->clk(R)	2.749    */-1.139        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__14_/D    1
clk(R)->clk(R)	2.895    */-1.139        */0.005         nr/nic1/input_buffer_reg_28_/D    1
clk(R)->clk(R)	2.748    */-1.139        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__59_/D    1
clk(R)->clk(R)	2.896    */-1.139        */0.004         nr/nic1/input_buffer_reg_8_/D    1
clk(R)->clk(R)	2.891    */-1.138        */0.009         nr/nic1/input_buffer_reg_12_/D    1
clk(R)->clk(R)	2.890    */-1.138        */0.010         nr/nic1/input_buffer_reg_7_/D    1
clk(R)->clk(R)	2.897    */-1.137        */0.003         nr/nic1/input_buffer_reg_29_/D    1
clk(R)->clk(R)	2.746    */-1.137        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__47_/D    1
clk(R)->clk(R)	2.893    */-1.137        */0.007         nr/nic1/input_buffer_reg_0_/D    1
clk(R)->clk(R)	2.896    */-1.136        */0.004         nr/nic1/input_buffer_reg_27_/D    1
clk(R)->clk(R)	2.751    */-1.135        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__12_/D    1
clk(R)->clk(R)	2.748    */-1.135        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__8_/D    1
clk(R)->clk(R)	2.748    */-1.135        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__44_/D    1
clk(R)->clk(R)	2.892    */-1.135        */0.008         nr/nic1/input_buffer_reg_25_/D    1
clk(R)->clk(R)	2.747    */-1.135        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__46_/D    1
clk(R)->clk(R)	2.750    */-1.134        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__12_/D    1
clk(R)->clk(R)	2.750    */-1.134        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__42_/D    1
clk(R)->clk(R)	2.749    */-1.134        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__45_/D    1
clk(R)->clk(R)	2.747    */-1.134        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__9_/D    1
clk(R)->clk(R)	2.748    */-1.134        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__58_/D    1
clk(R)->clk(R)	2.747    */-1.134        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__43_/D    1
clk(R)->clk(R)	2.894    */-1.134        */0.006         nr/nic1/input_buffer_reg_22_/D    1
clk(F)->clk(R)	2.839    */-1.133        */0.061         nr/router_ring/r2/ccwi/even_head_reg_2_/D    1
clk(R)->clk(R)	2.747    */-1.133        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__15_/D    1
clk(R)->clk(R)	2.751    */-1.133        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__59_/D    1
clk(R)->clk(R)	2.746    */-1.133        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__0_/D    1
clk(R)->clk(R)	2.751    */-1.132        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__59_/D    1
clk(R)->clk(R)	2.750    */-1.132        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.749    */-1.132        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__47_/D    1
clk(R)->clk(R)	2.751    */-1.132        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__14_/D    1
clk(R)->clk(R)	2.749    */-1.132        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__45_/D    1
clk(R)->clk(R)	2.897    */-1.132        */0.003         nr/nic1/input_buffer_reg_30_/D    1
clk(R)->clk(R)	2.751    */-1.132        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__11_/D    1
clk(R)->clk(R)	2.747    */-1.132        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__45_/D    1
clk(R)->clk(R)	2.749    */-1.132        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__7_/D    1
clk(R)->clk(R)	2.750    */-1.132        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__42_/D    1
clk(R)->clk(R)	2.749    */-1.132        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__7_/D    1
clk(R)->clk(R)	2.901    */-1.132        */-0.001        nr/nic1/input_buffer_reg_10_/D    1
clk(R)->clk(R)	2.751    */-1.131        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__41_/D    1
clk(R)->clk(R)	2.749    */-1.131        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__47_/D    1
clk(R)->clk(R)	2.750    */-1.131        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__44_/D    1
clk(R)->clk(R)	2.892    */-1.131        */0.008         nr/nic1/input_buffer_reg_23_/D    1
clk(R)->clk(R)	2.752    */-1.131        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__11_/D    1
clk(R)->clk(R)	2.752    */-1.131        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__41_/D    1
clk(R)->clk(R)	2.749    */-1.130        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__46_/D    1
clk(R)->clk(R)	2.751    */-1.130        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__41_/D    1
clk(R)->clk(R)	2.895    */-1.130        */0.005         nr/nic1/input_buffer_reg_1_/D    1
clk(R)->clk(R)	2.749    */-1.130        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__43_/D    1
clk(R)->clk(R)	2.750    */-1.130        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__8_/D    1
clk(R)->clk(R)	2.893    */-1.130        */0.007         nr/nic1/input_buffer_reg_15_/D    1
clk(R)->clk(R)	2.894    */-1.130        */0.006         nr/nic1/input_buffer_reg_18_/D    1
clk(R)->clk(R)	2.890    */-1.129        */0.010         nr/nic1/input_buffer_reg_5_/D    1
clk(R)->clk(R)	2.751    */-1.129        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__43_/D    1
clk(R)->clk(R)	2.894    */-1.129        */0.006         nr/nic1/input_buffer_reg_16_/D    1
clk(R)->clk(R)	2.752    */-1.129        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__10_/D    1
clk(R)->clk(R)	2.750    */-1.128        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__15_/D    1
clk(R)->clk(R)	2.902    */-1.128        */-0.002        nr/nic1/input_buffer_reg_2_/D    1
clk(R)->clk(R)	2.752    */-1.128        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__10_/D    1
clk(R)->clk(R)	2.898    */-1.128        */0.002         nr/nic1/input_buffer_reg_21_/D    1
clk(R)->clk(R)	2.751    */-1.128        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__44_/D    1
clk(R)->clk(R)	2.892    */-1.128        */0.008         nr/nic1/input_buffer_reg_17_/D    1
clk(R)->clk(R)	2.747    */-1.128        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__40_/D    1
clk(R)->clk(R)	2.747    */-1.127        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__16_/D    1
clk(R)->clk(R)	2.750    */-1.127        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__58_/D    1
clk(R)->clk(R)	2.749    */-1.127        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__15_/D    1
clk(R)->clk(R)	2.752    */-1.126        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__8_/D    1
clk(R)->clk(R)	2.751    */-1.126        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__58_/D    1
clk(R)->clk(R)	2.748    */-1.125        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__27_/D    1
clk(R)->clk(R)	2.756    */-1.125        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__12_/D    1
clk(R)->clk(R)	2.755    */-1.125        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__7_/D    1
clk(R)->clk(R)	2.751    */-1.125        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__9_/D    1
clk(R)->clk(R)	2.892    */-1.125        */0.008         nr/nic1/input_buffer_reg_3_/D    1
clk(R)->clk(R)	2.754    */-1.124        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__42_/D    1
clk(R)->clk(R)	2.893    */-1.124        */0.007         nr/nic1/input_buffer_reg_20_/D    1
clk(R)->clk(R)	2.757    */-1.124        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__59_/D    1
clk(R)->clk(R)	2.893    */-1.124        */0.007         nr/nic1/input_buffer_reg_19_/D    1
clk(R)->clk(R)	2.748    */-1.124        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__20_/D    1
clk(R)->clk(R)	2.752    */-1.123        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__0_/D    1
clk(R)->clk(R)	2.757    */-1.123        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__11_/D    1
clk(R)->clk(R)	2.756    */-1.123        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__44_/D    1
clk(R)->clk(R)	2.750    */-1.123        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__9_/D    1
clk(R)->clk(R)	2.752    */-1.122        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__0_/D    1
clk(R)->clk(R)	2.757    */-1.121        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__14_/D    1
clk(R)->clk(R)	2.894    */-1.121        */0.006         nr/nic1/input_buffer_reg_6_/D    1
clk(R)->clk(R)	2.750    */-1.121        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__16_/D    1
clk(R)->clk(R)	2.751    */-1.121        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__20_/D    1
clk(R)->clk(R)	2.757    */-1.119        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__10_/D    1
clk(R)->clk(R)	2.749    */-1.119        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__29_/D    1
clk(R)->clk(R)	2.756    */-1.118        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__58_/D    1
clk(R)->clk(R)	2.756    */-1.118        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__8_/D    1
clk(R)->clk(R)	2.751    */-1.117        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__16_/D    1
clk(R)->clk(R)	2.755    */-1.117        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__45_/D    1
clk(R)->clk(R)	2.751    */-1.117        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__27_/D    1
clk(R)->clk(R)	2.749    */-1.116        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__2_/D    1
clk(R)->clk(R)	2.755    */-1.116        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__9_/D    1
clk(R)->clk(R)	2.757    */-1.116        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__47_/D    1
clk(R)->clk(R)	2.752    */-1.116        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__20_/D    1
clk(R)->clk(R)	2.757    */-1.116        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__43_/D    1
clk(R)->clk(R)	2.756    */-1.116        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__15_/D    1
clk(R)->clk(R)	2.757    */-1.116        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__46_/D    1
clk(R)->clk(R)	2.751    */-1.115        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__40_/D    1
clk(R)->clk(R)	2.752    */-1.115        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__27_/D    1
clk(R)->clk(R)	2.755    */-1.115        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__0_/D    1
clk(R)->clk(R)	2.751    */-1.115        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__29_/D    1
clk(R)->clk(R)	2.752    */-1.115        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__40_/D    1
clk(R)->clk(R)	2.751    */-1.114        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__2_/D    1
clk(R)->clk(R)	2.750    */-1.113        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__24_/D    1
clk(R)->clk(R)	2.752    */-1.112        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__2_/D    1
clk(R)->clk(R)	2.752    */-1.111        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__29_/D    1
clk(R)->clk(R)	2.757    */-1.110        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__20_/D    1
clk(R)->clk(R)	2.752    */-1.110        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__24_/D    1
clk(R)->clk(R)	2.757    */-1.108        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__16_/D    1
clk(R)->clk(R)	2.767    */-1.106        */0.133         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__44_/D    1
clk(R)->clk(R)	2.753    */-1.106        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__24_/D    1
clk(R)->clk(R)	2.757    */-1.106        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__40_/D    1
clk(R)->clk(R)	2.756    */-1.105        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__29_/D    1
clk(R)->clk(R)	2.748    */-1.104        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__1_/D    1
clk(R)->clk(R)	2.770    */-1.104        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__14_/D    1
clk(R)->clk(R)	2.769    */-1.103        */0.131         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__10_/D    1
clk(R)->clk(R)	2.758    */-1.103        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__27_/D    1
clk(R)->clk(R)	2.770    */-1.102        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__42_/D    1
clk(R)->clk(R)	2.772    */-1.101        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__12_/D    1
clk(R)->clk(R)	2.750    */-1.100        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__3_/D    1
clk(R)->clk(R)	2.759    */-1.099        */0.141         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__2_/D    1
clk(R)->clk(R)	2.772    */-1.099        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__59_/D    1
clk(R)->clk(R)	2.772    */-1.099        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__11_/D    1
clk(R)->clk(R)	2.752    */-1.098        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__1_/D    1
clk(R)->clk(R)	2.750    */-1.098        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__28_/D    1
clk(R)->clk(R)	2.753    */-1.097        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__3_/D    1
clk(R)->clk(R)	2.751    */-1.097        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__3_/D    1
clk(R)->clk(R)	2.758    */-1.097        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__24_/D    1
clk(R)->clk(R)	2.770    */-1.096        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__47_/D    1
clk(R)->clk(R)	2.752    */-1.096        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__1_/D    1
clk(R)->clk(R)	2.752    */-1.095        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__28_/D    1
clk(R)->clk(R)	2.771    */-1.095        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__43_/D    1
clk(R)->clk(R)	2.770    */-1.095        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__15_/D    1
clk(R)->clk(R)	2.772    */-1.094        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__41_/D    1
clk(R)->clk(R)	2.770    */-1.094        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__9_/D    1
clk(R)->clk(R)	2.750    */-1.093        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__25_/D    1
clk(R)->clk(R)	2.772    */-1.093        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.839    */-1.092        */0.061         nr/router_ring/r2/ccwi/even_head_reg_1_/D    1
clk(R)->clk(R)	2.751    */-1.092        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__25_/D    1
clk(R)->clk(R)	2.773    */-1.091        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__8_/D    1
clk(R)->clk(R)	2.773    */-1.091        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__7_/D    1
clk(R)->clk(R)	2.773    */-1.090        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__46_/D    1
clk(R)->clk(R)	2.754    */-1.089        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__28_/D    1
clk(R)->clk(R)	2.752    */-1.087        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__25_/D    1
clk(R)->clk(R)	2.750    */-1.087        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__5_/D    1
clk(R)->clk(R)	2.772    */-1.086        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__20_/D    1
clk(R)->clk(R)	2.773    */-1.086        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__45_/D    1
clk(R)->clk(R)	2.759    */-1.085        */0.141         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__1_/D    1
clk(R)->clk(R)	2.753    */-1.084        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__5_/D    1
clk(R)->clk(R)	2.772    */-1.084        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__16_/D    1
clk(R)->clk(R)	2.772    */-1.084        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__0_/D    1
clk(R)->clk(R)	2.752    */-1.083        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__5_/D    1
clk(R)->clk(R)	2.759    */-1.082        */0.141         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__28_/D    1
clk(R)->clk(R)	2.748    */-1.082        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__26_/D    1
clk(R)->clk(R)	2.760    */-1.081        */0.140         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__3_/D    1
clk(R)->clk(R)	2.773    */-1.081        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__40_/D    1
clk(R)->clk(R)	2.773    */-1.080        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__27_/D    1
clk(R)->clk(R)	2.770    */-1.078        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__24_/D    1
clk(R)->clk(R)	2.772    */-1.078        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__29_/D    1
clk(R)->clk(R)	2.758    */-1.078        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__25_/D    1
clk(R)->clk(R)	2.772    */-1.075        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__2_/D    1
clk(R)->clk(R)	2.751    */-1.073        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__26_/D    1
clk(F)->clk(R)	2.737    */-1.073        */0.163         nr/router_ring/r2/cwi/odd_tail_reg_3_/D    1
clk(R)->clk(R)	2.752    */-1.073        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__26_/D    1
clk(R)->clk(R)	2.755    */-1.073        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.736    */-1.072        */0.164         nr/router_ring/r2/cwi/odd_tail_reg_4_/D    1
clk(F)->clk(R)	2.736    */-1.072        */0.164         nr/router_ring/r2/cwi/odd_tail_reg_2_/D    1
clk(F)->clk(R)	2.742    */-1.072        */0.158         nr/router_ring/r2/cwi/even_tail_reg_3_/D    1
clk(F)->clk(R)	2.743    */-1.071        */0.157         nr/router_ring/r2/cwi/even_tail_reg_0_/D    1
clk(F)->clk(R)	2.737    */-1.071        */0.163         nr/router_ring/r2/cwi/odd_tail_reg_1_/D    1
clk(F)->clk(R)	2.742    */-1.071        */0.158         nr/router_ring/r2/cwi/even_tail_reg_6_/D    1
clk(F)->clk(R)	2.737    */-1.071        */0.163         nr/router_ring/r2/cwi/odd_tail_reg_0_/D    1
clk(R)->clk(R)	2.760    */-1.070        */0.140         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__5_/D    1
clk(R)->clk(R)	2.755    */-1.070        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.736    */-1.069        */0.164         nr/router_ring/r2/cwi/odd_tail_reg_5_/D    1
clk(F)->clk(R)	2.736    */-1.069        */0.164         nr/router_ring/r2/cwi/odd_tail_reg_6_/D    1
clk(F)->clk(R)	2.737    */-1.069        */0.163         nr/router_ring/r2/cwi/odd_tail_reg_7_/D    1
clk(F)->clk(R)	2.742    */-1.069        */0.158         nr/router_ring/r2/cwi/even_tail_reg_2_/D    1
clk(R)->clk(R)	2.757    */-1.069        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__57_/D    1
clk(R)->clk(R)	2.751    */-1.068        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.745    */-1.068        */0.155         nr/router_ring/r2/cwi/even_tail_reg_7_/D    1
clk(F)->clk(R)	2.743    */-1.067        */0.157         nr/router_ring/r2/cwi/even_tail_reg_5_/D    1
clk(F)->clk(R)	2.742    */-1.067        */0.158         nr/router_ring/r2/cwi/even_tail_reg_1_/D    1
clk(F)->clk(R)	2.742    */-1.067        */0.158         nr/router_ring/r2/cwi/even_tail_reg_4_/D    1
clk(R)->clk(R)	2.758    */-1.067        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__26_/D    1
clk(R)->clk(R)	2.769    */-1.066        */0.131         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__1_/D    1
clk(R)->clk(R)	2.752    */-1.066        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__19_/D    1
clk(R)->clk(R)	2.770    */-1.065        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__3_/D    1
clk(R)->clk(R)	2.754    */-1.064        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__17_/D    1
clk(R)->clk(R)	2.753    */-1.063        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__18_/D    1
clk(R)->clk(R)	2.543    */-1.063        */0.357         nr/router_ring/r3/ccwo/state_odd_reg_3_/D    1
clk(R)->clk(R)	2.768    */-1.062        */0.132         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__25_/D    1
clk(R)->clk(R)	2.756    */-1.062        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__18_/D    1
clk(R)->clk(R)	2.770    */-1.062        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__28_/D    1
clk(R)->clk(R)	2.755    */-1.060        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__19_/D    1
clk(R)->clk(R)	2.641    */-1.060        */0.259         nr/router_ring/r2/ccwo/state_even_reg_3_/D    1
clk(R)->clk(R)	2.756    */-1.060        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__17_/D    1
clk(R)->clk(R)	2.763    */-1.059        */0.137         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__57_/D    1
clk(R)->clk(R)	2.756    */-1.058        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__18_/D    1
clk(R)->clk(R)	2.755    */-1.057        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__19_/D    1
clk(R)->clk(R)	2.759    */-1.055        */0.141         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__17_/D    1
clk(R)->clk(R)	2.760    */-1.051        */0.140         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__19_/D    1
clk(R)->clk(R)	2.771    */-1.050        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__5_/D    1
clk(R)->clk(R)	2.755    */-1.049        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__6_/D    1
clk(R)->clk(R)	2.754    */-1.049        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__6_/D    1
clk(R)->clk(R)	2.764    */-1.047        */0.136         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__18_/D    1
clk(R)->clk(R)	2.755    */-1.046        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__6_/D    1
clk(R)->clk(R)	2.753    */-1.044        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__56_/D    1
clk(R)->clk(R)	3.644    -1.041/*        -0.744/*        nr/router_ring/r3/ccwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	2.756    */-1.040        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__56_/D    1
clk(R)->clk(R)	2.746    */-1.038        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__23_/D    1
clk(R)->clk(R)	2.761    */-1.037        */0.139         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__6_/D    1
clk(R)->clk(R)	2.775    */-1.037        */0.125         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__57_/D    1
clk(R)->clk(R)	2.758    */-1.037        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__56_/D    1
clk(R)->clk(R)	2.773    */-1.037        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__26_/D    1
clk(R)->clk(R)	2.755    */-1.036        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__60_/D    1
clk(R)->clk(R)	2.756    */-1.035        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__60_/D    1
clk(R)->clk(R)	2.753    */-1.034        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__48_/D    1
clk(R)->clk(R)	2.772    */-1.033        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__17_/D    1
clk(R)->clk(R)	2.757    */-1.033        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__60_/D    1
clk(R)->clk(R)	2.753    */-1.032        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__49_/D    1
clk(R)->clk(R)	2.753    */-1.031        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__48_/D    1
clk(R)->clk(R)	2.751    */-1.031        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__55_/D    1
clk(R)->clk(R)	2.749    */-1.031        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__23_/D    1
clk(R)->clk(R)	2.749    */-1.030        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__23_/D    1
clk(R)->clk(R)	2.753    */-1.030        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__48_/D    1
clk(R)->clk(R)	2.774    */-1.030        */0.126         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.741    */-1.029        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__50_/D    1
clk(R)->clk(R)	2.879    */-1.029        */0.021         nr/nic2/input_buffer_reg_39_/D    1
clk(R)->clk(R)	2.882    */-1.029        */0.018         nr/nic2/input_buffer_reg_35_/D    1
clk(R)->clk(R)	2.886    */-1.029        */0.014         nr/nic2/input_buffer_reg_38_/D    1
clk(R)->clk(R)	2.882    */-1.029        */0.018         nr/nic2/input_buffer_reg_34_/D    1
clk(R)->clk(R)	2.753    */-1.029        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.740    */-1.029        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__51_/D    1
clk(R)->clk(R)	2.772    */-1.028        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__19_/D    1
clk(R)->clk(R)	2.763    */-1.028        */0.137         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.741    */-1.028        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.741    */-1.027        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__19_/D    1
clk(R)->clk(R)	2.887    */-1.026        */0.013         nr/nic2/input_buffer_reg_45_/D    1
clk(F)->clk(R)	2.744    */-1.025        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.742    */-1.025        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__22_/D    1
clk(R)->clk(R)	2.754    */-1.025        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.741    */-1.025        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__22_/D    1
clk(R)->clk(R)	2.753    */-1.025        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__51_/D    1
clk(R)->clk(R)	2.885    */-1.025        */0.015         nr/nic2/input_buffer_reg_37_/D    1
clk(R)->clk(R)	2.886    */-1.025        */0.014         nr/nic2/input_buffer_reg_36_/D    1
clk(F)->clk(R)	2.744    */-1.024        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__50_/D    1
clk(R)->clk(R)	2.753    */-1.024        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__53_/D    1
clk(R)->clk(R)	2.762    */-1.024        */0.138         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__60_/D    1
clk(R)->clk(R)	2.752    */-1.023        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__4_/D    1
clk(R)->clk(R)	2.756    */-1.023        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__49_/D    1
clk(R)->clk(R)	2.885    */-1.023        */0.015         nr/nic2/input_buffer_reg_40_/D    1
clk(R)->clk(R)	2.883    */-1.023        */0.017         nr/nic2/input_buffer_reg_47_/D    1
clk(R)->clk(R)	2.885    */-1.022        */0.015         nr/nic2/input_buffer_reg_7_/D    1
clk(F)->clk(R)	2.743    */-1.022        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__19_/D    1
clk(R)->clk(R)	2.756    */-1.022        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__49_/D    1
clk(R)->clk(R)	2.756    */-1.022        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.740    */-1.022        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__49_/D    1
clk(R)->clk(R)	2.755    */-1.022        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.740    */-1.022        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__24_/D    1
clk(R)->clk(R)	2.879    */-1.021        */0.021         nr/nic2/input_buffer_reg_44_/D    1
clk(R)->clk(R)	2.755    */-1.021        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__51_/D    1
clk(F)->clk(R)	2.742    */-1.021        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__23_/D    1
clk(R)->clk(R)	2.755    */-1.021        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__21_/D    1
clk(R)->clk(R)	2.753    */-1.021        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.742    */-1.021        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__23_/D    1
clk(R)->clk(R)	2.879    */-1.020        */0.021         nr/nic2/input_buffer_reg_46_/D    1
clk(F)->clk(R)	2.738    */-1.020        */0.162         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__30_/D    1
clk(R)->clk(R)	2.756    */-1.020        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__55_/D    1
clk(R)->clk(R)	2.755    */-1.020        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__50_/D    1
clk(R)->clk(R)	2.879    */-1.020        */0.021         nr/nic2/input_buffer_reg_33_/D    1
clk(R)->clk(R)	2.756    */-1.020        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.743    */-1.019        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.740    */-1.019        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.746    */-1.019        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.739    */-1.019        */0.161         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__15_/D    1
clk(R)->clk(R)	2.756    */-1.019        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.739    */-1.019        */0.161         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.740    */-1.018        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__26_/D    1
clk(R)->clk(R)	2.882    */-1.018        */0.018         nr/nic2/input_buffer_reg_43_/D    1
clk(R)->clk(R)	2.756    */-1.017        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.741    */-1.017        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__29_/D    1
clk(R)->clk(R)	2.757    */-1.017        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__51_/D    1
clk(R)->clk(R)	2.756    */-1.017        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__4_/D    1
clk(R)->clk(R)	2.884    */-1.017        */0.016         nr/nic2/input_buffer_reg_42_/D    1
clk(R)->clk(R)	2.882    */-1.016        */0.018         nr/nic2/input_buffer_reg_50_/D    1
clk(R)->clk(R)	2.757    */-1.016        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.746    */-1.016        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__50_/D    1
clk(R)->clk(R)	2.757    */-1.016        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__54_/D    1
clk(R)->clk(R)	2.886    */-1.016        */0.014         nr/nic2/input_buffer_reg_51_/D    1
clk(R)->clk(R)	2.884    */-1.016        */0.016         nr/nic2/input_buffer_reg_41_/D    1
clk(R)->clk(R)	2.762    */-1.016        */0.138         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.741    */-1.015        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__13_/D    1
clk(R)->clk(R)	2.881    */-1.015        */0.019         nr/nic2/input_buffer_reg_52_/D    1
clk(F)->clk(R)	2.739    */-1.015        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__13_/D    1
clk(R)->clk(R)	2.757    */-1.015        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.738    */-1.015        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.741    */-1.015        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__10_/D    1
clk(R)->clk(R)	2.745    */-1.014        */0.155         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__62_/D    1
clk(R)->clk(R)	2.883    */-1.014        */0.017         nr/nic2/input_buffer_reg_22_/D    1
clk(F)->clk(R)	2.746    */-1.014        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__19_/D    1
clk(R)->clk(R)	2.758    */-1.014        */0.142         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.741    */-1.014        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__28_/D    1
clk(R)->clk(R)	2.877    */-1.014        */0.023         nr/nic2/input_buffer_reg_21_/D    1
clk(F)->clk(R)	2.744    */-1.014        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__49_/D    1
clk(R)->clk(R)	2.887    */-1.014        */0.013         nr/nic2/input_buffer_reg_61_/D    1
clk(F)->clk(R)	2.739    */-1.014        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__3_/D    1
clk(R)->clk(R)	2.883    */-1.013        */0.017         nr/nic2/input_buffer_reg_23_/D    1
clk(R)->clk(R)	2.773    */-1.013        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__6_/D    1
clk(R)->clk(R)	2.746    */-1.013        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.739    */-1.012        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.747    */-1.012        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__7_/D    1
clk(R)->clk(R)	2.883    */-1.012        */0.017         nr/nic2/input_buffer_reg_54_/D    1
clk(F)->clk(R)	2.739    */-1.012        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__2_/D    1
clk(R)->clk(R)	2.746    */-1.012        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__30_/D    1
clk(R)->clk(R)	2.760    */-1.012        */0.140         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__21_/D    1
clk(R)->clk(R)	2.760    */-1.012        */0.140         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.738    */-1.012        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.741    */-1.012        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__27_/D    1
clk(F)->clk(R)	2.743    */-1.012        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__13_/D    1
clk(R)->clk(R)	2.761    */-1.011        */0.139         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__50_/D    1
clk(R)->clk(R)	2.887    */-1.011        */0.013         nr/nic2/input_buffer_reg_49_/D    1
clk(F)->clk(R)	2.743    */-1.011        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__25_/D    1
clk(R)->clk(R)	2.882    */-1.011        */0.018         nr/nic2/input_buffer_reg_62_/D    1
clk(F)->clk(R)	2.747    */-1.011        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.739    */-1.011        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.748    */-1.011        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__22_/D    1
clk(R)->clk(R)	2.885    */-1.010        */0.015         nr/nic2/input_buffer_reg_57_/D    1
clk(F)->clk(R)	2.745    */-1.010        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__29_/D    1
clk(R)->clk(R)	2.881    */-1.010        */0.019         nr/nic2/input_buffer_reg_10_/D    1
clk(R)->clk(R)	2.881    */-1.010        */0.019         nr/nic2/input_buffer_reg_55_/D    1
clk(F)->clk(R)	2.739    */-1.010        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.745    */-1.010        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.746    */-1.010        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__15_/D    1
clk(R)->clk(R)	2.885    */-1.010        */0.015         nr/nic2/input_buffer_reg_16_/D    1
clk(R)->clk(R)	2.881    */-1.009        */0.019         nr/nic2/input_buffer_reg_19_/D    1
clk(R)->clk(R)	2.763    */-1.009        */0.137         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__49_/D    1
clk(R)->clk(R)	2.837    */-1.009        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__12_/D    1
clk(R)->clk(R)	2.763    */-1.009        */0.137         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__51_/D    1
clk(R)->clk(R)	2.883    */-1.009        */0.017         nr/nic2/input_buffer_reg_31_/D    1
clk(R)->clk(R)	2.880    */-1.009        */0.020         nr/nic2/input_buffer_reg_30_/D    1
clk(F)->clk(R)	2.745    */-1.009        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__30_/D    1
clk(R)->clk(R)	2.746    */-1.009        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__13_/D    1
clk(R)->clk(R)	2.886    */-1.008        */0.014         nr/nic2/input_buffer_reg_58_/D    1
clk(R)->clk(R)	2.885    */-1.008        */0.015         nr/nic2/input_buffer_reg_53_/D    1
clk(R)->clk(R)	2.749    */-1.008        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__31_/D    1
clk(R)->clk(R)	2.884    */-1.008        */0.016         nr/nic2/input_buffer_reg_48_/D    1
clk(F)->clk(R)	2.747    */-1.008        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.739    */-1.008        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.746    */-1.008        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__24_/D    1
clk(R)->clk(R)	2.776    */-1.007        */0.124         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__56_/D    1
clk(R)->clk(R)	2.762    */-1.007        */0.138         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__54_/D    1
clk(R)->clk(R)	2.762    */-1.007        */0.138         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__53_/D    1
clk(F)->clk(R)	2.746    */-1.007        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__25_/D    1
clk(R)->clk(R)	2.750    */-1.007        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__30_/D    1
clk(R)->clk(R)	2.878    */-1.006        */0.022         nr/nic2/input_buffer_reg_6_/D    1
clk(F)->clk(R)	2.745    */-1.006        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__27_/D    1
clk(R)->clk(R)	2.884    */-1.006        */0.016         nr/nic2/input_buffer_reg_9_/D    1
clk(F)->clk(R)	2.739    */-1.006        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__31_/D    1
clk(R)->clk(R)	2.762    */-1.006        */0.138         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.747    */-1.006        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.746    */-1.006        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__28_/D    1
clk(R)->clk(R)	2.774    */-1.006        */0.126         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__60_/D    1
clk(R)->clk(R)	2.751    */-1.006        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__31_/D    1
clk(R)->clk(R)	2.837    */-1.006        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__42_/D    1
clk(R)->clk(R)	2.882    */-1.005        */0.018         nr/nic2/input_buffer_reg_18_/D    1
clk(F)->clk(R)	2.745    */-1.005        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__28_/D    1
clk(R)->clk(R)	2.837    */-1.005        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__11_/D    1
clk(R)->clk(R)	2.888    */-1.005        */0.012         nr/nic2/input_buffer_reg_56_/D    1
clk(R)->clk(R)	2.750    */-1.005        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__30_/D    1
clk(R)->clk(R)	2.838    */-1.005        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__14_/D    1
clk(R)->clk(R)	2.838    */-1.005        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__59_/D    1
clk(R)->clk(R)	2.750    */-1.005        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__13_/D    1
clk(R)->clk(R)	2.883    */-1.005        */0.017         nr/nic2/input_buffer_reg_5_/D    1
clk(R)->clk(R)	2.883    */-1.005        */0.017         nr/nic2/input_buffer_reg_4_/D    1
clk(R)->clk(R)	2.837    */-1.005        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.749    */-1.004        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.746    */-1.004        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__26_/D    1
clk(R)->clk(R)	2.886    */-1.004        */0.014         nr/nic2/input_buffer_reg_11_/D    1
clk(F)->clk(R)	2.746    */-1.004        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__10_/D    1
clk(F)->clk(R)	2.748    */-1.004        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.746    */-1.004        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__30_/D    1
clk(R)->clk(R)	2.881    */-1.004        */0.019         nr/nic2/input_buffer_reg_8_/D    1
clk(F)->clk(R)	2.745    */-1.004        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__26_/D    1
clk(R)->clk(R)	2.745    */-1.004        */0.155         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__38_/D    1
clk(F)->clk(R)	2.746    */-1.004        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.740    */-1.003        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__54_/D    1
clk(R)->clk(R)	2.744    */-1.003        */0.156         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__63_/D    1
clk(R)->clk(R)	2.882    */-1.003        */0.018         nr/nic2/input_buffer_reg_60_/D    1
clk(F)->clk(R)	2.747    */-1.003        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__13_/D    1
clk(R)->clk(R)	2.884    */-1.003        */0.016         nr/nic2/input_buffer_reg_59_/D    1
clk(R)->clk(R)	2.752    */-1.003        */0.148         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__30_/D    1
clk(R)->clk(R)	2.837    */-1.003        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__10_/D    1
clk(R)->clk(R)	2.745    */-1.002        */0.155         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__32_/D    1
clk(R)->clk(R)	2.750    */-1.002        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__13_/D    1
clk(R)->clk(R)	2.769    */-1.002        */0.131         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__49_/D    1
clk(R)->clk(R)	2.838    */-1.002        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.741    */-1.002        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__14_/D    1
clk(R)->clk(R)	2.749    */-1.002        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__62_/D    1
clk(R)->clk(R)	2.750    */-1.001        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.747    */-1.001        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__27_/D    1
clk(R)->clk(R)	2.837    */-1.001        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__43_/D    1
clk(R)->clk(R)	2.746    */-1.001        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__61_/D    1
clk(R)->clk(R)	2.885    */-1.000        */0.015         nr/nic2/input_buffer_reg_14_/D    1
clk(R)->clk(R)	2.838    */-1.000        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__8_/D    1
clk(R)->clk(R)	2.754    */-1.000        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__31_/D    1
clk(R)->clk(R)	2.884    */-1.000        */0.016         nr/nic2/input_buffer_reg_26_/D    1
clk(R)->clk(R)	2.840    */-0.999        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__12_/D    1
clk(R)->clk(R)	2.881    */-0.999        */0.019         nr/nic2/input_buffer_reg_15_/D    1
clk(F)->clk(R)	2.749    */-0.999        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__10_/D    1
clk(R)->clk(R)	2.746    */-0.999        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__39_/D    1
clk(R)->clk(R)	2.838    */-0.999        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.740    */-0.999        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__20_/D    1
clk(R)->clk(R)	2.838    */-0.999        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__58_/D    1
clk(R)->clk(R)	2.837    */-0.998        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__15_/D    1
clk(R)->clk(R)	2.883    */-0.998        */0.017         nr/nic2/input_buffer_reg_27_/D    1
clk(R)->clk(R)	2.837    */-0.998        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__46_/D    1
clk(R)->clk(R)	2.837    */-0.998        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__47_/D    1
clk(R)->clk(R)	2.888    */-0.998        */0.012         nr/nic2/input_buffer_reg_17_/D    1
clk(R)->clk(R)	2.886    */-0.998        */0.014         nr/nic2/input_buffer_reg_24_/D    1
clk(R)->clk(R)	2.774    */-0.998        */0.126         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__48_/D    1
clk(R)->clk(R)	2.882    */-0.998        */0.018         nr/nic2/input_buffer_reg_63_/D    1
clk(R)->clk(R)	2.837    */-0.997        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.744    */-0.997        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__14_/D    1
clk(F)->clk(R)	2.741    */-0.996        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__11_/D    1
clk(R)->clk(R)	2.838    */-0.996        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.740    */-0.996        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__17_/D    1
clk(R)->clk(R)	2.882    */-0.996        */0.018         nr/nic2/input_buffer_reg_29_/D    1
clk(R)->clk(R)	2.750    */-0.996        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__32_/D    1
clk(R)->clk(R)	2.883    */-0.996        */0.017         nr/nic2/input_buffer_reg_12_/D    1
clk(R)->clk(R)	2.888    */-0.996        */0.012         nr/nic2/input_buffer_reg_25_/D    1
clk(R)->clk(R)	2.883    */-0.996        */0.017         nr/nic2/input_buffer_reg_13_/D    1
clk(R)->clk(R)	2.883    */-0.996        */0.017         nr/nic2/input_buffer_reg_3_/D    1
clk(R)->clk(R)	2.840    */-0.995        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__42_/D    1
clk(R)->clk(R)	2.749    */-0.995        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__61_/D    1
clk(R)->clk(R)	2.840    */-0.995        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__14_/D    1
clk(R)->clk(R)	2.749    */-0.995        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.701    */-0.995        */0.199         nr/router_ring/r2/ccwi/odd_tail_reg_0_/D    1
clk(F)->clk(R)	2.741    */-0.995        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__12_/D    1
clk(R)->clk(R)	2.840    */-0.994        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__59_/D    1
clk(R)->clk(R)	2.749    */-0.994        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__38_/D    1
clk(R)->clk(R)	2.770    */-0.994        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__23_/D    1
clk(F)->clk(R)	2.742    */-0.993        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__58_/D    1
clk(R)->clk(R)	2.840    */-0.993        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__10_/D    1
clk(R)->clk(R)	2.886    */-0.993        */0.014         nr/nic2/input_buffer_reg_32_/D    1
clk(R)->clk(R)	2.841    */-0.993        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__11_/D    1
clk(R)->clk(R)	2.842    */-0.993        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__12_/D    1
clk(R)->clk(R)	2.837    */-0.993        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__20_/D    1
clk(R)->clk(R)	2.749    */-0.993        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__39_/D    1
clk(R)->clk(R)	2.754    */-0.993        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__62_/D    1
clk(R)->clk(R)	2.773    */-0.993        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__55_/D    1
clk(R)->clk(R)	2.838    */-0.992        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__16_/D    1
clk(R)->clk(R)	2.749    */-0.992        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__61_/D    1
clk(R)->clk(R)	2.750    */-0.992        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.746    */-0.992        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__14_/D    1
clk(R)->clk(R)	2.756    */-0.992        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__13_/D    1
clk(R)->clk(R)	2.885    */-0.992        */0.015         nr/nic2/input_buffer_reg_28_/D    1
clk(R)->clk(R)	2.837    */-0.991        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__0_/D    1
clk(R)->clk(R)	2.749    */-0.991        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__39_/D    1
clk(R)->clk(R)	2.750    */-0.991        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__63_/D    1
clk(R)->clk(R)	2.773    */-0.991        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.738    */-0.991        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__25_/D    1
clk(R)->clk(R)	2.837    */-0.991        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__27_/D    1
clk(R)->clk(R)	2.773    */-0.991        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.746    */-0.991        */0.154         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__49_/D    1
clk(R)->clk(R)	2.773    */-0.991        */0.127         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.746    */-0.991        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__54_/D    1
clk(R)->clk(R)	2.837    */-0.991        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__40_/D    1
clk(R)->clk(R)	2.785    */-0.991        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.741    */-0.990        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__46_/D    1
clk(R)->clk(R)	2.840    */-0.990        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__58_/D    1
clk(R)->clk(R)	2.782    */-0.990        */0.118         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__48_/D    1
clk(R)->clk(R)	2.783    */-0.990        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__51_/D    1
clk(R)->clk(R)	2.783    */-0.990        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.742    */-0.990        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.739    */-0.990        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__7_/D    1
clk(R)->clk(R)	2.842    */-0.989        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__59_/D    1
clk(R)->clk(R)	2.843    */-0.989        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.747    */-0.989        */0.153         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__48_/D    1
clk(R)->clk(R)	2.840    */-0.989        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__41_/D    1
clk(R)->clk(R)	2.841    */-0.989        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.738    */-0.989        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__19_/D    1
clk(R)->clk(R)	2.843    */-0.989        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__11_/D    1
clk(R)->clk(R)	2.751    */-0.989        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__63_/D    1
clk(R)->clk(R)	2.772    */-0.989        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__4_/D    1
clk(R)->clk(R)	2.840    */-0.989        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.739    */-0.989        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.745    */-0.989        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.747    */-0.988        */0.153         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__50_/D    1
clk(R)->clk(R)	2.791    */-0.988        */0.109         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__53_/D    1
clk(R)->clk(R)	2.753    */-0.988        */0.147         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__32_/D    1
clk(R)->clk(R)	2.842    */-0.988        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.744    */-0.988        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.749    */-0.988        */0.151         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__54_/D    1
clk(R)->clk(R)	2.841    */-0.988        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.738    */-0.988        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__16_/D    1
clk(R)->clk(R)	2.840    */-0.987        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.739    */-0.987        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__11_/D    1
clk(R)->clk(R)	2.841    */-0.987        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.742    */-0.987        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.746    */-0.987        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.750    */-0.987        */0.150         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__1_/D    1
clk(R)->clk(R)	2.842    */-0.987        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__42_/D    1
clk(R)->clk(R)	2.754    */-0.987        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__63_/D    1
clk(R)->clk(R)	2.840    */-0.987        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__9_/D    1
clk(R)->clk(R)	2.842    */-0.987        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__44_/D    1
clk(R)->clk(R)	2.783    */-0.987        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.739    */-0.987        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__18_/D    1
clk(R)->clk(R)	2.841    */-0.987        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.742    */-0.986        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.739    */-0.986        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__15_/D    1
clk(F)->clk(R)	2.744    */-0.986        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__45_/D    1
clk(R)->clk(R)	2.774    */-0.986        */0.126         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.743    */-0.986        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__46_/D    1
clk(R)->clk(R)	2.784    */-0.986        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.748    */-0.986        */0.152         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.741    */-0.986        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__43_/D    1
clk(R)->clk(R)	2.776    */-0.986        */0.124         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.742    */-0.986        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.743    */-0.986        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.750    */-0.986        */0.150         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__5_/D    1
clk(R)->clk(R)	2.889    */-0.985        */0.011         nr/nic2/input_buffer_reg_0_/D    1
clk(F)->clk(R)	2.747    */-0.985        */0.153         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__52_/D    1
clk(R)->clk(R)	2.886    */-0.985        */0.014         nr/nic2/input_buffer_reg_1_/D    1
clk(F)->clk(R)	2.743    */-0.985        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.744    */-0.985        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__58_/D    1
clk(R)->clk(R)	2.842    */-0.985        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__8_/D    1
clk(R)->clk(R)	2.783    */-0.985        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__49_/D    1
clk(F)->clk(R)	2.741    */-0.985        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.748    */-0.985        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__54_/D    1
clk(R)->clk(R)	2.754    */-0.984        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.742    */-0.984        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.748    */-0.984        */0.152         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__18_/D    1
clk(F)->clk(R)	2.742    */-0.984        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__37_/D    1
clk(R)->clk(R)	2.837    */-0.984        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.743    */-0.984        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__59_/D    1
clk(R)->clk(R)	2.840    */-0.984        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__15_/D    1
clk(R)->clk(R)	2.548    */-0.984        */0.352         nr/router_ring/r3/cwo/state_odd_reg_3_/D    1
clk(R)->clk(R)	2.840    */-0.984        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.741    */-0.984        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.744    */-0.984        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.743    */-0.984        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__34_/D    1
clk(F)->clk(R)	2.739    */-0.984        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.749    */-0.984        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__20_/D    1
clk(R)->clk(R)	2.843    */-0.984        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.743    */-0.984        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__33_/D    1
clk(R)->clk(R)	2.784    */-0.984        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__0_/D    1
clk(R)->clk(R)	2.840    */-0.983        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__0_/D    1
clk(R)->clk(R)	2.785    */-0.983        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.742    */-0.983        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__16_/D    1
clk(R)->clk(R)	2.883    */-0.983        */0.017         nr/nic2/input_buffer_reg_20_/D    1
clk(F)->clk(R)	2.744    */-0.983        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__43_/D    1
clk(R)->clk(R)	2.889    */-0.983        */0.011         nr/nic2/input_buffer_reg_2_/D    1
clk(F)->clk(R)	2.743    */-0.983        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.741    */-0.983        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.739    */-0.983        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__9_/D    1
clk(R)->clk(R)	2.842    */-0.983        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.744    */-0.983        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.742    */-0.983        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__35_/D    1
clk(R)->clk(F)	1.615    -0.983/*        0.085/*         nr/router_ring/r2/peo/peso_reg/D    1
clk(R)->clk(R)	2.755    */-0.982        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.739    */-0.982        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__26_/D    1
clk(R)->clk(R)	2.787    */-0.982        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.741    */-0.982        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__1_/D    1
clk(R)->clk(R)	2.785    */-0.982        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__50_/D    1
clk(R)->clk(R)	2.842    */-0.982        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.844    */-0.982        */0.056         nr/router_ring/r2/ccwi/odd_head_reg_1_/D    1
clk(F)->clk(R)	2.738    */-0.982        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.746    */-0.982        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__46_/D    1
clk(R)->clk(R)	2.787    */-0.982        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.744    */-0.982        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__45_/D    1
clk(R)->clk(R)	2.840    */-0.982        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.744    */-0.982        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.739    */-0.982        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__12_/D    1
clk(R)->clk(R)	2.843    */-0.982        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__58_/D    1
clk(R)->clk(R)	2.842    */-0.982        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.748    */-0.982        */0.152         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__5_/D    1
clk(R)->clk(R)	2.841    */-0.982        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.744    */-0.981        */0.156         nr/router_ring/r3/cwi/odd_tail_reg_5_/D    1
clk(R)->clk(R)	2.842    */-0.981        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__9_/D    1
clk(F)->clk(R)	2.747    */-0.981        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.744    */-0.981        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.744    */-0.981        */0.156         nr/router_ring/r3/cwi/odd_tail_reg_0_/D    1
clk(F)->clk(R)	2.742    */-0.981        */0.158         nr/router_ring/r3/cwi/odd_tail_reg_2_/D    1
clk(F)->clk(R)	2.743    */-0.981        */0.157         nr/router_ring/r3/cwi/odd_tail_reg_3_/D    1
clk(F)->clk(R)	2.740    */-0.981        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.742    */-0.981        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__35_/D    1
clk(R)->clk(R)	2.843    */-0.981        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.744    */-0.981        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.749    */-0.981        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__11_/D    1
clk(F)->clk(R)	2.741    */-0.981        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.747    */-0.981        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.747    */-0.981        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__12_/D    1
clk(R)->clk(R)	2.783    */-0.980        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__42_/D    1
clk(F)->clk(R)	2.744    */-0.980        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.742    */-0.980        */0.158         nr/router_ring/r3/cwi/odd_tail_reg_1_/D    1
clk(F)->clk(R)	2.741    */-0.980        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.738    */-0.980        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__24_/D    1
clk(F)->clk(R)	2.744    */-0.980        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.740    */-0.980        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.744    */-0.980        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.770    */-0.980        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__19_/D    1
clk(R)->clk(R)	2.842    */-0.980        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__47_/D    1
clk(R)->clk(R)	2.793    */-0.980        */0.107         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__61_/D    1
clk(R)->clk(F)	2.268    -0.980/*        -0.568/*        nr/router_ring/r2/ccwo/ccwso_reg/D    1
clk(F)->clk(R)	2.744    */-0.979        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__42_/D    1
clk(R)->clk(R)	2.840    */-0.979        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.743    */-0.979        */0.157         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__34_/D    1
clk(R)->clk(R)	2.784    */-0.979        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.745    */-0.979        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.747    */-0.979        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.743    */-0.979        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__4_/D    1
clk(R)->clk(R)	2.785    */-0.979        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.750    */-0.979        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.741    */-0.979        */0.159         nr/router_ring/r3/cwi/odd_tail_reg_4_/D    1
clk(F)->clk(R)	2.744    */-0.979        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.743    */-0.979        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.739    */-0.979        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.744    */-0.979        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__44_/D    1
clk(R)->clk(R)	2.800    */-0.979        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__53_/D    1
clk(F)->clk(R)	2.747    */-0.979        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__45_/D    1
clk(R)->clk(R)	2.838    */-0.979        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__2_/D    1
clk(R)->clk(R)	2.837    */-0.979        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.746    */-0.979        */0.154         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.744    */-0.979        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__39_/D    1
clk(F)->clk(R)	2.741    */-0.978        */0.159         nr/router_ring/r3/cwi/odd_tail_reg_6_/D    1
clk(R)->clk(R)	2.757    */-0.978        */0.143         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.744    */-0.978        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.747    */-0.978        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.744    */-0.978        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__35_/D    1
clk(F)->clk(R)	2.746    */-0.978        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.761    */-0.978        */0.139         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.748    */-0.978        */0.152         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.747    */-0.978        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.764    */-0.978        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.764    */-0.978        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.747    */-0.978        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.742    */-0.978        */0.158         nr/router_ring/r3/cwi/odd_tail_reg_7_/D    1
clk(F)->clk(R)	2.750    */-0.978        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.743    */-0.978        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__1_/D    1
clk(R)->clk(R)	2.786    */-0.977        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__45_/D    1
clk(R)->clk(R)	2.787    */-0.977        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__47_/D    1
clk(R)->clk(R)	2.843    */-0.977        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__45_/D    1
clk(R)->clk(R)	2.795    */-0.977        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__46_/D    1
clk(R)->clk(R)	2.793    */-0.977        */0.107         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.746    */-0.977        */0.154         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__32_/D    1
clk(R)->clk(R)	2.842    */-0.977        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__20_/D    1
clk(R)->clk(R)	2.841    */-0.977        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.746    */-0.977        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.750    */-0.977        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.738    */-0.977        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.745    */-0.976        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.764    */-0.976        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.744    */-0.976        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.745    */-0.976        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.748    */-0.976        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.745    */-0.976        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.746    */-0.976        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__24_/D    1
clk(F)->clk(R)	2.746    */-0.976        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__16_/D    1
clk(F)->clk(R)	2.749    */-0.976        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__17_/D    1
clk(R)->clk(R)	2.795    */-0.976        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__38_/D    1
clk(R)->clk(R)	2.842    */-0.976        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.746    */-0.976        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.764    */-0.976        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.750    */-0.976        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.764    */-0.976        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__7_/D    1
clk(R)->clk(R)	2.842    */-0.975        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.741    */-0.975        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__52_/D    1
clk(R)->clk(R)	2.796    */-0.975        */0.104         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.772    */-0.975        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.748    */-0.975        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.746    */-0.975        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__23_/D    1
clk(R)->clk(R)	2.797    */-0.975        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__51_/D    1
clk(F)->clk(R)	2.765    */-0.975        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.767    */-0.975        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.747    */-0.975        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.748    */-0.975        */0.152         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__6_/D    1
clk(R)->clk(R)	2.843    */-0.975        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.749    */-0.974        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.740    */-0.974        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.742    */-0.974        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__53_/D    1
clk(F)->clk(R)	2.746    */-0.974        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.744    */-0.974        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__36_/D    1
clk(R)->clk(R)	2.787    */-0.974        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__57_/D    1
clk(R)->clk(R)	2.795    */-0.974        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.772    */-0.974        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__51_/D    1
clk(R)->clk(R)	2.785    */-0.974        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__34_/D    1
clk(R)->clk(R)	2.787    */-0.974        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.747    */-0.974        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__36_/D    1
clk(R)->clk(R)	2.798    */-0.974        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.759    */-0.974        */0.141         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.747    */-0.974        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__3_/D    1
clk(F)->clk(R)	2.746    */-0.973        */0.154         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__58_/D    1
clk(R)->clk(R)	2.793    */-0.973        */0.107         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.747    */-0.973        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.750    */-0.973        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__12_/D    1
clk(R)->clk(R)	2.770    */-0.973        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__31_/D    1
clk(R)->clk(R)	2.796    */-0.973        */0.104         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.764    */-0.973        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.758    */-0.973        */0.142         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.744    */-0.973        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.745    */-0.973        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.767    */-0.972        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.765    */-0.972        */0.135         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.766    */-0.972        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.767    */-0.972        */0.133         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__25_/D    1
clk(R)->clk(R)	2.842    */-0.972        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.766    */-0.972        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.749    */-0.972        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__24_/D    1
clk(F)->clk(R)	2.767    */-0.972        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.748    */-0.972        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.766    */-0.972        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.765    */-0.972        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.742    */-0.972        */0.158         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__38_/D    1
clk(R)->clk(R)	2.797    */-0.972        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.748    */-0.972        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__6_/D    1
clk(R)->clk(R)	2.786    */-0.972        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.766    */-0.972        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__37_/D    1
clk(R)->clk(R)	2.841    */-0.971        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__29_/D    1
clk(R)->clk(R)	2.770    */-0.971        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.764    */-0.971        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__50_/D    1
clk(F)->clk(R)	2.750    */-0.971        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__19_/D    1
clk(F)->clk(R)	2.765    */-0.971        */0.135         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__46_/D    1
clk(F)->clk(R)	2.764    */-0.971        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.766    */-0.971        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.747    */-0.971        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.748    */-0.971        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.761    */-0.971        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__40_/D    1
clk(R)->clk(R)	2.842    */-0.970        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.771    */-0.970        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__23_/D    1
clk(R)->clk(R)	2.787    */-0.970        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.766    */-0.970        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.751    */-0.970        */0.149         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.763    */-0.970        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__23_/D    1
clk(R)->clk(R)	2.793    */-0.970        */0.107         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__32_/D    1
clk(R)->clk(R)	2.837    */-0.970        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.762    */-0.970        */0.138         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.759    */-0.970        */0.141         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__41_/D    1
clk(R)->clk(R)	2.784    */-0.970        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.747    */-0.970        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.765    */-0.970        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.747    */-0.970        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.746    */-0.970        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__38_/D    1
clk(R)->clk(R)	2.796    */-0.970        */0.104         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.766    */-0.969        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.766    */-0.969        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__51_/D    1
clk(R)->clk(R)	2.797    */-0.969        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.747    */-0.969        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.749    */-0.969        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.748    */-0.969        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__2_/D    1
clk(F)->clk(R)	2.746    */-0.969        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__36_/D    1
clk(R)->clk(R)	2.805    */-0.969        */0.095         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.768    */-0.969        */0.132         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.760    */-0.969        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.749    */-0.968        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.768    */-0.968        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.761    */-0.968        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.767    */-0.968        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__27_/D    1
clk(R)->clk(R)	2.795    */-0.968        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__35_/D    1
clk(R)->clk(R)	2.770    */-0.968        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.746    */-0.968        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__12_/D    1
clk(R)->clk(R)	2.841    */-0.968        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.773    */-0.968        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.740    */-0.968        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.748    */-0.968        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__6_/D    1
clk(F)->clk(R)	2.752    */-0.968        */0.148         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.770    */-0.968        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__49_/D    1
clk(F)->clk(R)	2.770    */-0.968        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.748    */-0.968        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.754    */-0.968        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__23_/D    1
clk(R)->clk(R)	2.786    */-0.968        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.745    */-0.968        */0.155         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__45_/D    1
clk(F)->clk(R)	2.750    */-0.968        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__16_/D    1
clk(R)->clk(R)	2.797    */-0.968        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.762    */-0.968        */0.138         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.754    */-0.968        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.766    */-0.968        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.769    */-0.968        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__46_/D    1
clk(R)->clk(R)	2.787    */-0.968        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.746    */-0.968        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__23_/D    1
clk(F)->clk(R)	2.754    */-0.967        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__1_/D    1
clk(R)->clk(R)	2.842    */-0.967        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.773    */-0.967        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.747    */-0.967        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__52_/D    1
clk(R)->clk(R)	2.840    */-0.967        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.766    */-0.967        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__28_/D    1
clk(R)->clk(R)	2.785    */-0.967        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.764    */-0.967        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.749    */-0.967        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.759    */-0.967        */0.141         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.741    */-0.967        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.764    */-0.967        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.767    */-0.967        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.742    */-0.967        */0.158         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.769    */-0.966        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__39_/D    1
clk(F)->clk(R)	2.755    */-0.966        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.771    */-0.966        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__61_/D    1
clk(R)->clk(R)	2.788    */-0.966        */0.112         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.761    */-0.966        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.771    */-0.966        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.748    */-0.966        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__1_/D    1
clk(F)->clk(R)	2.754    */-0.966        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.760    */-0.966        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.747    */-0.966        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__54_/D    1
clk(R)->clk(R)	2.837    */-0.966        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.771    */-0.966        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__24_/D    1
clk(R)->clk(R)	2.797    */-0.966        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.767    */-0.966        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__10_/D    1
clk(R)->clk(R)	2.772    */-0.966        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.760    */-0.966        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__56_/D    1
clk(R)->clk(R)	2.783    */-0.966        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.767    */-0.966        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.744    */-0.966        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.844    */-0.966        */0.056         nr/router_ring/r2/ccwi/odd_head_reg_0_/D    1
clk(R)->clk(R)	2.787    */-0.966        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__15_/D    1
clk(F)->clk(R)	2.741    */-0.966        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.767    */-0.965        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__60_/D    1
clk(R)->clk(R)	2.787    */-0.965        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__25_/D    1
clk(F)->clk(R)	2.769    */-0.965        */0.131         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__28_/D    1
clk(F)->clk(R)	2.767    */-0.965        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__13_/D    1
clk(F)->clk(R)	2.769    */-0.965        */0.131         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.754    */-0.965        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.743    */-0.965        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__22_/D    1
clk(R)->clk(R)	2.535    */-0.965        */0.365         nr/router_ring/r3/ccwo/state_even_reg_3_/D    1
clk(R)->clk(R)	2.789    */-0.965        */0.111         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.770    */-0.965        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.741    */-0.965        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__35_/D    1
clk(R)->clk(R)	2.837    */-0.965        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.753    */-0.965        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__16_/D    1
clk(R)->clk(R)	2.805    */-0.964        */0.095         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.771    */-0.964        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.769    */-0.964        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.748    */-0.964        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.741    */-0.964        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.770    */-0.964        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.770    */-0.964        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.754    */-0.964        */0.146         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.771    */-0.964        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.765    */-0.964        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.766    */-0.964        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__15_/D    1
clk(R)->clk(R)	2.811    */-0.964        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__53_/D    1
clk(R)->clk(R)	2.784    */-0.964        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.766    */-0.964        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__30_/D    1
clk(R)->clk(R)	2.797    */-0.964        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.766    */-0.964        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__22_/D    1
clk(R)->clk(R)	2.785    */-0.964        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.744    */-0.964        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__19_/D    1
clk(R)->clk(R)	2.797    */-0.964        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.768    */-0.964        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.768    */-0.964        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__51_/D    1
clk(R)->clk(R)	2.788    */-0.964        */0.112         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__12_/D    1
clk(F)->clk(R)	2.766    */-0.963        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__2_/D    1
clk(F)->clk(R)	2.754    */-0.963        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__21_/D    1
clk(R)->clk(R)	2.803    */-0.963        */0.097         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.747    */-0.963        */0.153         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__8_/D    1
clk(R)->clk(R)	2.806    */-0.963        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__51_/D    1
clk(R)->clk(R)	2.805    */-0.963        */0.095         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.740    */-0.963        */0.160         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.766    */-0.963        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__17_/D    1
clk(R)->clk(R)	2.797    */-0.963        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.754    */-0.963        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.769    */-0.963        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.755    */-0.963        */0.145         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__46_/D    1
clk(R)->clk(R)	2.807    */-0.962        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__46_/D    1
clk(F)->clk(R)	2.771    */-0.962        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.765    */-0.962        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.742    */-0.962        */0.158         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.749    */-0.962        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__53_/D    1
clk(R)->clk(R)	2.806    */-0.962        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.755    */-0.962        */0.145         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.770    */-0.962        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.770    */-0.962        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.769    */-0.962        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.768    */-0.962        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__30_/D    1
clk(R)->clk(R)	2.806    */-0.962        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.759    */-0.962        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__18_/D    1
clk(F)->clk(R)	2.750    */-0.962        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__3_/D    1
clk(R)->clk(R)	2.783    */-0.962        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__24_/D    1
clk(R)->clk(R)	2.785    */-0.962        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.756    */-0.962        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.769    */-0.962        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.771    */-0.962        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.766    */-0.961        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.748    */-0.961        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.754    */-0.961        */0.146         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__15_/D    1
clk(R)->clk(R)	2.808    */-0.961        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.765    */-0.961        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.767    */-0.961        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.766    */-0.961        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.770    */-0.961        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.755    */-0.961        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.772    */-0.961        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.742    */-0.961        */0.158         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.754    */-0.961        */0.146         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.743    */-0.961        */0.157         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__39_/D    1
clk(R)->clk(R)	2.787    */-0.961        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.749    */-0.961        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.761    */-0.961        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.769    */-0.961        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.770    */-0.961        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.768    */-0.961        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.765    */-0.961        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.766    */-0.961        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.767    */-0.960        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.769    */-0.960        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.771    */-0.960        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.770    */-0.960        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.749    */-0.960        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.769    */-0.960        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.766    */-0.960        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.752    */-0.960        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.768    */-0.960        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__0_/D    1
clk(R)->clk(R)	2.789    */-0.960        */0.111         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__11_/D    1
clk(F)->clk(R)	2.766    */-0.960        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__27_/D    1
clk(F)->clk(R)	2.770    */-0.960        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.773    */-0.960        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.745    */-0.960        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.751    */-0.960        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__52_/D    1
clk(R)->clk(R)	2.842    */-0.960        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.748    */-0.960        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.759    */-0.960        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__27_/D    1
clk(R)->clk(R)	2.769    */-0.960        */0.131         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.772    */-0.960        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.772    */-0.960        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__53_/D    1
clk(R)->clk(R)	2.746    */-0.960        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.772    */-0.960        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.752    */-0.960        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.767    */-0.960        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__5_/D    1
clk(F)->clk(R)	2.753    */-0.960        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.749    */-0.960        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.755    */-0.960        */0.145         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.771    */-0.959        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.755    */-0.959        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.753    */-0.959        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__17_/D    1
clk(F)->clk(R)	2.769    */-0.959        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.748    */-0.959        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.755    */-0.959        */0.145         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.770    */-0.959        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.768    */-0.959        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.752    */-0.959        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.751    */-0.959        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.758    */-0.959        */0.142         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.772    */-0.959        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.773    */-0.959        */0.127         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.768    */-0.959        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.746    */-0.959        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__19_/D    1
clk(R)->clk(R)	2.810    */-0.959        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.772    */-0.959        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__29_/D    1
clk(R)->clk(R)	2.786    */-0.959        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.750    */-0.959        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.767    */-0.959        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.750    */-0.959        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__5_/D    1
clk(R)->clk(R)	2.837    */-0.959        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.772    */-0.959        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__49_/D    1
clk(R)->clk(R)	2.808    */-0.959        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.772    */-0.959        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.769    */-0.959        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.766    */-0.959        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.752    */-0.959        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.753    */-0.958        */0.147         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__14_/D    1
clk(R)->clk(R)	2.787    */-0.958        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.753    */-0.958        */0.147         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__12_/D    1
clk(F)->clk(R)	2.749    */-0.958        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.750    */-0.958        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.769    */-0.958        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.747    */-0.958        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.768    */-0.958        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.764    */-0.958        */0.136         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__31_/D    1
clk(R)->clk(R)	2.795    */-0.958        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.748    */-0.958        */0.152         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.760    */-0.958        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__29_/D    1
clk(R)->clk(R)	2.837    */-0.958        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.749    */-0.958        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.754    */-0.958        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.749    */-0.958        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.749    */-0.958        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.751    */-0.958        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.744    */-0.958        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.779    */-0.958        */0.121         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__39_/D    1
clk(F)->clk(R)	2.768    */-0.958        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.768    */-0.958        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.757    */-0.958        */0.143         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.763    */-0.958        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.767    */-0.958        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.752    */-0.957        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.747    */-0.957        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__25_/D    1
clk(R)->clk(R)	2.807    */-0.957        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.748    */-0.957        */0.152         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.775    */-0.957        */0.125         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.753    */-0.957        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.769    */-0.957        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__3_/D    1
clk(R)->clk(R)	2.806    */-0.957        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.767    */-0.957        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.768    */-0.957        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.768    */-0.957        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__32_/D    1
clk(R)->clk(R)	2.771    */-0.957        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.752    */-0.957        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.774    */-0.957        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.772    */-0.957        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.743    */-0.957        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.749    */-0.957        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__61_/D    1
clk(R)->clk(R)	2.809    */-0.957        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.774    */-0.957        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.750    */-0.957        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__45_/D    1
clk(F)->clk(R)	2.752    */-0.957        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.758    */-0.957        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__24_/D    1
clk(R)->clk(R)	2.809    */-0.957        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.739    */-0.957        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.752    */-0.957        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.754    */-0.957        */0.146         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__3_/D    1
clk(R)->clk(R)	2.841    */-0.957        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.774    */-0.957        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.770    */-0.957        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.770    */-0.957        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.754    */-0.957        */0.146         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.769    */-0.957        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.772    */-0.957        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.754    */-0.957        */0.146         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.749    */-0.957        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__4_/D    1
clk(R)->clk(R)	2.808    */-0.957        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__36_/D    1
clk(R)->clk(R)	2.798    */-0.956        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.752    */-0.956        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.776    */-0.956        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.773    */-0.956        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.760    */-0.956        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.751    */-0.956        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__53_/D    1
clk(R)->clk(R)	2.797    */-0.956        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.775    */-0.956        */0.125         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.773    */-0.956        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.751    */-0.956        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.778    */-0.956        */0.122         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__47_/D    1
clk(R)->clk(R)	2.749    */-0.956        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.753    */-0.956        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.772    */-0.956        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__38_/D    1
clk(R)->clk(R)	2.804    */-0.956        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.772    */-0.956        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__23_/D    1
clk(R)->clk(R)	2.798    */-0.956        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__14_/D    1
clk(F)->clk(R)	2.771    */-0.956        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__17_/D    1
clk(R)->clk(R)	2.810    */-0.956        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__52_/D    1
clk(R)->clk(R)	2.772    */-0.956        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.750    */-0.956        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__61_/D    1
clk(F)->clk(R)	2.749    */-0.956        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.739    */-0.956        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__46_/D    1
clk(R)->clk(R)	2.787    */-0.956        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__63_/D    1
clk(R)->clk(R)	2.810    */-0.956        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.754    */-0.956        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__29_/D    1
clk(R)->clk(R)	2.809    */-0.956        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.773    */-0.956        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.753    */-0.956        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__54_/D    1
clk(R)->clk(R)	2.796    */-0.956        */0.104         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__39_/D    1
clk(R)->clk(R)	2.809    */-0.956        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__48_/D    1
clk(R)->clk(R)	2.744    */-0.956        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__6_/D    1
clk(R)->clk(R)	2.771    */-0.956        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.769    */-0.956        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.777    */-0.956        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.750    */-0.956        */0.150         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__54_/D    1
clk(R)->clk(R)	2.808    */-0.956        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.770    */-0.955        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.782    */-0.955        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.739    */-0.955        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__55_/D    1
clk(R)->clk(R)	2.814    */-0.955        */0.086         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.768    */-0.955        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.741    */-0.955        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.776    */-0.955        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__25_/D    1
clk(R)->clk(R)	2.840    */-0.955        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.769    */-0.955        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.749    */-0.955        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.770    */-0.955        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.753    */-0.955        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.765    */-0.955        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.756    */-0.955        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__12_/D    1
clk(R)->clk(R)	2.811    */-0.955        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__51_/D    1
clk(F)->clk(R)	2.768    */-0.955        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.759    */-0.955        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.769    */-0.955        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.770    */-0.955        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.772    */-0.955        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.749    */-0.954        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.742    */-0.954        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.744    */-0.954        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.757    */-0.954        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__28_/D    1
clk(F)->clk(R)	2.777    */-0.954        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__49_/D    1
clk(R)->clk(R)	2.808    */-0.954        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__49_/D    1
clk(F)->clk(R)	2.770    */-0.954        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.769    */-0.954        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__36_/D    1
clk(F)->clk(R)	2.741    */-0.954        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.749    */-0.954        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__49_/D    1
clk(R)->clk(R)	2.749    */-0.954        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__33_/D    1
clk(R)->clk(R)	2.747    */-0.954        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.769    */-0.954        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__15_/D    1
clk(F)->clk(R)	2.786    */-0.954        */0.114         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.771    */-0.954        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__15_/D    1
clk(R)->clk(R)	2.772    */-0.954        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__61_/D    1
clk(R)->clk(R)	2.808    */-0.954        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__0_/D    1
clk(F)->clk(R)	2.751    */-0.954        */0.149         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.769    */-0.954        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.763    */-0.954        */0.137         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.787    */-0.953        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.749    */-0.953        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.749    */-0.953        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.772    */-0.953        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__28_/D    1
clk(R)->clk(R)	2.809    */-0.953        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.773    */-0.953        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.764    */-0.953        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.769    */-0.953        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.778    */-0.953        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__31_/D    1
clk(R)->clk(R)	2.798    */-0.953        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__12_/D    1
clk(F)->clk(R)	2.742    */-0.953        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.781    */-0.953        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.810    */-0.953        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.777    */-0.953        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__10_/D    1
clk(R)->clk(R)	2.840    */-0.953        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.767    */-0.953        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__53_/D    1
clk(F)->clk(R)	2.778    */-0.953        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__52_/D    1
clk(R)->clk(R)	2.806    */-0.953        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__37_/D    1
clk(R)->clk(R)	2.785    */-0.953        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__23_/D    1
clk(F)->clk(R)	2.754    */-0.953        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.773    */-0.953        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__54_/D    1
clk(R)->clk(R)	2.789    */-0.953        */0.111         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.769    */-0.953        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.770    */-0.953        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__42_/D    1
clk(R)->clk(R)	2.809    */-0.953        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__36_/D    1
clk(R)->clk(R)	2.788    */-0.953        */0.112         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__55_/D    1
clk(F)->clk(R)	2.755    */-0.953        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__36_/D    1
clk(R)->clk(R)	2.800    */-0.953        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.779    */-0.953        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.778    */-0.952        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.769    */-0.952        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__49_/D    1
clk(F)->clk(R)	2.766    */-0.952        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.753    */-0.952        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.749    */-0.952        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__36_/D    1
clk(F)->clk(R)	2.787    */-0.952        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.749    */-0.952        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.756    */-0.952        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.750    */-0.952        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.768    */-0.952        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.777    */-0.952        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.750    */-0.952        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.776    */-0.952        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__19_/D    1
clk(R)->clk(R)	2.842    */-0.952        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.755    */-0.952        */0.145         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.770    */-0.952        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__32_/D    1
clk(R)->clk(R)	2.804    */-0.952        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.777    */-0.952        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.752    */-0.952        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__23_/D    1
clk(F)->clk(R)	2.782    */-0.952        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.750    */-0.952        */0.150         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.751    */-0.952        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.774    */-0.952        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.754    */-0.952        */0.146         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.751    */-0.951        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.757    */-0.951        */0.143         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.761    */-0.951        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__23_/D    1
clk(R)->clk(R)	2.842    */-0.951        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.746    */-0.951        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.769    */-0.951        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.770    */-0.951        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__61_/D    1
clk(R)->clk(R)	2.804    */-0.951        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.780    */-0.951        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.749    */-0.951        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.758    */-0.951        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__5_/D    1
clk(R)->clk(R)	2.809    */-0.951        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.749    */-0.951        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.772    */-0.951        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__0_/D    1
clk(R)->clk(R)	2.808    */-0.951        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.751    */-0.951        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.756    */-0.951        */0.144         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__48_/D    1
clk(R)->clk(R)	2.801    */-0.951        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.777    */-0.951        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.773    */-0.951        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__15_/D    1
clk(R)->clk(R)	2.798    */-0.951        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.770    */-0.951        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__38_/D    1
clk(R)->clk(R)	2.809    */-0.951        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.774    */-0.951        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__0_/D    1
clk(R)->clk(R)	2.787    */-0.951        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.739    */-0.951        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.772    */-0.951        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.749    */-0.951        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__5_/D    1
clk(F)->clk(R)	2.787    */-0.951        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.747    */-0.951        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__21_/D    1
clk(R)->clk(R)	2.745    */-0.951        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.746    */-0.951        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.755    */-0.951        */0.145         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.741    */-0.951        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.772    */-0.951        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.739    */-0.951        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.761    */-0.951        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.778    */-0.951        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.743    */-0.950        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__58_/D    1
clk(R)->clk(R)	2.797    */-0.950        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.768    */-0.950        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__22_/D    1
clk(R)->clk(R)	2.809    */-0.950        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.770    */-0.950        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.754    */-0.950        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__38_/D    1
clk(F)->clk(R)	2.749    */-0.950        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__11_/D    1
clk(R)->clk(R)	2.815    */-0.950        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.807    */-0.950        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.751    */-0.950        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__40_/D    1
clk(R)->clk(R)	2.815    */-0.950        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__61_/D    1
clk(R)->clk(R)	2.810    */-0.950        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.769    */-0.950        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__31_/D    1
clk(R)->clk(R)	2.811    */-0.950        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__45_/D    1
clk(R)->clk(R)	2.809    */-0.950        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__45_/D    1
clk(R)->clk(R)	2.790    */-0.950        */0.110         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.770    */-0.950        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.783    */-0.950        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__39_/D    1
clk(R)->clk(R)	2.815    */-0.950        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__52_/D    1
clk(R)->clk(R)	2.810    */-0.950        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.784    */-0.950        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__61_/D    1
clk(R)->clk(R)	2.787    */-0.950        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.784    */-0.950        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__33_/D    1
clk(R)->clk(R)	2.783    */-0.950        */0.117         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.768    */-0.950        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__18_/D    1
clk(R)->clk(R)	2.747    */-0.950        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__17_/D    1
clk(R)->clk(R)	2.787    */-0.950        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.787    */-0.950        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.750    */-0.950        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.771    */-0.949        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.741    */-0.949        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.778    */-0.949        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__18_/D    1
clk(R)->clk(R)	2.799    */-0.949        */0.101         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.742    */-0.949        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.761    */-0.949        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__3_/D    1
clk(F)->clk(R)	2.744    */-0.949        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.776    */-0.949        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.764    */-0.949        */0.136         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.761    */-0.949        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.757    */-0.949        */0.143         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__15_/D    1
clk(R)->clk(R)	2.837    */-0.949        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.742    */-0.949        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.777    */-0.949        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.743    */-0.949        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.750    */-0.949        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.751    */-0.949        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.771    */-0.949        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__43_/D    1
clk(R)->clk(R)	2.815    */-0.949        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.768    */-0.949        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.769    */-0.949        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.768    */-0.949        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.762    */-0.949        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__29_/D    1
clk(F)->clk(R)	2.749    */-0.949        */0.151         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.776    */-0.949        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.766    */-0.949        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.751    */-0.949        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.750    */-0.949        */0.150         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.752    */-0.949        */0.148         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.751    */-0.949        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__53_/D    1
clk(R)->clk(R)	2.815    */-0.949        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__38_/D    1
clk(F)->clk(R)	2.768    */-0.948        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__29_/D    1
clk(R)->clk(R)	2.807    */-0.948        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.767    */-0.948        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.770    */-0.948        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__45_/D    1
clk(R)->clk(R)	2.809    */-0.948        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__57_/D    1
clk(R)->clk(R)	2.808    */-0.948        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.767    */-0.948        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.756    */-0.948        */0.144         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.771    */-0.948        */0.129         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__32_/D    1
clk(R)->clk(R)	2.815    */-0.948        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__48_/D    1
clk(R)->clk(R)	2.802    */-0.948        */0.098         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__25_/D    1
clk(R)->clk(R)	2.786    */-0.948        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__3_/D    1
clk(F)->clk(R)	2.771    */-0.948        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.778    */-0.948        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.769    */-0.948        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__8_/D    1
clk(R)->clk(R)	2.801    */-0.948        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__15_/D    1
clk(F)->clk(R)	2.784    */-0.948        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__33_/D    1
clk(R)->clk(R)	2.786    */-0.948        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__2_/D    1
clk(R)->clk(R)	2.809    */-0.948        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.775    */-0.948        */0.125         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.749    */-0.948        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.767    */-0.948        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.750    */-0.948        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__34_/D    1
clk(R)->clk(R)	2.788    */-0.948        */0.112         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.743    */-0.948        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.771    */-0.948        */0.129         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.772    */-0.948        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.744    */-0.948        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.756    */-0.948        */0.144         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.771    */-0.948        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.784    */-0.948        */0.116         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__15_/D    1
clk(R)->clk(R)	2.786    */-0.948        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.761    */-0.948        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__2_/D    1
clk(F)->clk(R)	2.741    */-0.947        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.772    */-0.947        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.744    */-0.947        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.743    */-0.947        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__55_/D    1
clk(R)->clk(R)	2.751    */-0.947        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__37_/D    1
clk(R)->clk(R)	2.751    */-0.947        */0.149         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.777    */-0.947        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.777    */-0.947        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__17_/D    1
clk(R)->clk(R)	2.787    */-0.947        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.744    */-0.947        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.742    */-0.947        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.749    */-0.947        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.741    */-0.947        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__47_/D    1
clk(F)->clk(R)	2.768    */-0.947        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.784    */-0.947        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.744    */-0.947        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.763    */-0.947        */0.137         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__18_/D    1
clk(R)->clk(R)	2.809    */-0.947        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.788    */-0.947        */0.112         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__23_/D    1
clk(F)->clk(R)	2.764    */-0.947        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.752    */-0.947        */0.148         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.770    */-0.947        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.777    */-0.947        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.770    */-0.947        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.776    */-0.947        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__14_/D    1
clk(R)->clk(R)	2.815    */-0.947        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__0_/D    1
clk(R)->clk(R)	2.842    */-0.947        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.770    */-0.947        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__9_/D    1
clk(R)->clk(R)	2.840    */-0.947        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__25_/D    1
clk(R)->clk(R)	2.804    */-0.947        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__10_/D    1
clk(F)->clk(R)	2.787    */-0.946        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__49_/D    1
clk(F)->clk(R)	2.744    */-0.946        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.783    */-0.946        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__44_/D    1
clk(R)->clk(R)	2.838    */-0.946        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.761    */-0.946        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.742    */-0.946        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.751    */-0.946        */0.149         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.760    */-0.946        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__30_/D    1
clk(F)->clk(R)	2.749    */-0.946        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.769    */-0.946        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.769    */-0.946        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.783    */-0.946        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__47_/D    1
clk(R)->clk(R)	2.816    */-0.946        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.771    */-0.946        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__11_/D    1
clk(R)->clk(R)	2.798    */-0.946        */0.102         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.780    */-0.946        */0.120         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__30_/D    1
clk(R)->clk(R)	2.801    */-0.946        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__26_/D    1
clk(R)->clk(R)	2.815    */-0.946        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.745    */-0.945        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.767    */-0.945        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__23_/D    1
clk(R)->clk(R)	2.814    */-0.945        */0.086         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__42_/D    1
clk(R)->clk(R)	2.788    */-0.945        */0.112         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__16_/D    1
clk(F)->clk(R)	2.777    */-0.945        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__21_/D    1
clk(R)->clk(R)	2.799    */-0.945        */0.101         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__13_/D    1
clk(F)->clk(R)	2.744    */-0.945        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.742    */-0.945        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.741    */-0.945        */0.159         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__42_/D    1
clk(R)->clk(R)	2.795    */-0.945        */0.105         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__28_/D    1
clk(F)->clk(R)	2.771    */-0.945        */0.129         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__33_/D    1
clk(R)->clk(R)	2.806    */-0.945        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__12_/D    1
clk(R)->clk(R)	2.814    */-0.945        */0.086         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.772    */-0.945        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__14_/D    1
clk(R)->clk(R)	2.813    */-0.945        */0.087         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__57_/D    1
clk(R)->clk(R)	2.811    */-0.945        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.763    */-0.945        */0.137         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__58_/D    1
clk(R)->clk(R)	2.787    */-0.944        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__1_/D    1
clk(F)->clk(R)	2.770    */-0.944        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.770    */-0.944        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.761    */-0.944        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__13_/D    1
clk(F)->clk(R)	2.787    */-0.944        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__25_/D    1
clk(F)->clk(R)	2.766    */-0.944        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__60_/D    1
clk(R)->clk(R)	2.807    */-0.944        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__41_/D    1
clk(R)->clk(R)	2.803    */-0.944        */0.097         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__10_/D    1
clk(F)->clk(R)	2.754    */-0.944        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.757    */-0.944        */0.143         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__2_/D    1
clk(F)->clk(R)	2.743    */-0.944        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.783    */-0.944        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__60_/D    1
clk(R)->clk(R)	2.785    */-0.944        */0.115         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.760    */-0.944        */0.140         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.766    */-0.944        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.756    */-0.944        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__61_/D    1
clk(R)->clk(R)	2.749    */-0.944        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.744    */-0.944        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.786    */-0.944        */0.114         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.745    */-0.944        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.753    */-0.944        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.768    */-0.944        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.751    */-0.944        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__58_/D    1
clk(F)->clk(R)	2.748    */-0.944        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__44_/D    1
clk(R)->clk(R)	2.755    */-0.944        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.771    */-0.944        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.784    */-0.944        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.786    */-0.944        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__25_/D    1
clk(R)->clk(R)	2.808    */-0.943        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.779    */-0.943        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.763    */-0.943        */0.137         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__25_/D    1
clk(R)->clk(R)	2.548    */-0.943        */0.352         nr/router_ring/r3/cwo/state_even_reg_3_/D    1
clk(F)->clk(R)	2.787    */-0.943        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__51_/D    1
clk(R)->clk(R)	2.784    */-0.943        */0.116         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.784    */-0.943        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.780    */-0.943        */0.120         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.742    */-0.943        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__38_/D    1
clk(R)->clk(R)	2.808    */-0.943        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.752    */-0.943        */0.148         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.740    */-0.943        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.742    */-0.943        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.766    */-0.943        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.752    */-0.943        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.768    */-0.943        */0.132         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.840    */-0.943        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__5_/D    1
clk(R)->clk(R)	2.805    */-0.943        */0.095         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__11_/D    1
clk(R)->clk(R)	2.749    */-0.943        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.770    */-0.943        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__16_/D    1
clk(F)->clk(R)	2.768    */-0.943        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.770    */-0.943        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.766    */-0.943        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.770    */-0.942        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__27_/D    1
clk(R)->clk(R)	2.801    */-0.942        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__24_/D    1
clk(F)->clk(R)	2.740    */-0.942        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.787    */-0.942        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__30_/D    1
clk(R)->clk(R)	2.816    */-0.942        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__43_/D    1
clk(R)->clk(R)	2.786    */-0.942        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.772    */-0.942        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.763    */-0.942        */0.137         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.785    */-0.942        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.754    */-0.942        */0.146         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__2_/D    1
clk(R)->clk(R)	2.842    */-0.942        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.777    */-0.942        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.770    */-0.942        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.788    */-0.942        */0.112         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.753    */-0.942        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.745    */-0.942        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__40_/D    1
clk(R)->clk(R)	2.808    */-0.942        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__14_/D    1
clk(F)->clk(R)	2.752    */-0.942        */0.148         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.752    */-0.942        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.752    */-0.942        */0.148         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.743    */-0.942        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.770    */-0.942        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.773    */-0.942        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.789    */-0.942        */0.111         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__24_/D    1
clk(R)->clk(R)	2.808    */-0.942        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.745    */-0.942        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__40_/D    1
clk(R)->clk(R)	2.809    */-0.942        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.764    */-0.942        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__16_/D    1
clk(F)->clk(R)	2.764    */-0.942        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__23_/D    1
clk(R)->clk(R)	2.807    */-0.942        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__12_/D    1
clk(F)->clk(R)	2.743    */-0.942        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__56_/D    1
clk(R)->clk(R)	2.814    */-0.942        */0.086         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.769    */-0.942        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.746    */-0.942        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.788    */-0.942        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__13_/D    1
clk(R)->clk(R)	2.787    */-0.942        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__21_/D    1
clk(R)->clk(R)	2.800    */-0.941        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__17_/D    1
clk(R)->clk(R)	2.809    */-0.941        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__8_/D    1
clk(F)->clk(R)	2.744    */-0.941        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.778    */-0.941        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.768    */-0.941        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__16_/D    1
clk(F)->clk(R)	2.742    */-0.941        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.788    */-0.941        */0.112         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.788    */-0.941        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__27_/D    1
clk(F)->clk(R)	2.767    */-0.941        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.748    */-0.941        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.767    */-0.941        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__24_/D    1
clk(R)->clk(R)	2.750    */-0.941        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.757    */-0.941        */0.143         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.790    */-0.941        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.769    */-0.941        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.780    */-0.941        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__41_/D    1
clk(F)->clk(R)	2.762    */-0.941        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__12_/D    1
clk(F)->clk(R)	2.769    */-0.941        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.768    */-0.941        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__23_/D    1
clk(R)->clk(R)	2.808    */-0.941        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__15_/D    1
clk(F)->clk(R)	2.739    */-0.941        */0.161         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.751    */-0.941        */0.149         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.747    */-0.941        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.744    */-0.941        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.765    */-0.941        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.770    */-0.941        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.755    */-0.941        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.786    */-0.941        */0.114         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.746    */-0.941        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__47_/D    1
clk(R)->clk(R)	2.751    */-0.941        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__6_/D    1
clk(R)->clk(R)	2.800    */-0.941        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.753    */-0.941        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.787    */-0.941        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.751    */-0.941        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.768    */-0.941        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.770    */-0.940        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__4_/D    1
clk(F)->clk(R)	2.753    */-0.940        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.773    */-0.940        */0.127         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__21_/D    1
clk(R)->clk(R)	2.817    */-0.940        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__49_/D    1
clk(R)->clk(R)	2.809    */-0.940        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.776    */-0.940        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.767    */-0.940        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__13_/D    1
clk(F)->clk(R)	2.781    */-0.940        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.743    */-0.940        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.744    */-0.940        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__38_/D    1
clk(R)->clk(R)	2.809    */-0.940        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__25_/D    1
clk(F)->clk(R)	2.789    */-0.940        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.769    */-0.940        */0.131         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.743    */-0.940        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.777    */-0.940        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__5_/D    1
clk(F)->clk(R)	2.764    */-0.940        */0.136         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.755    */-0.940        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.769    */-0.940        */0.131         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.767    */-0.940        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.781    */-0.940        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.788    */-0.940        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.769    */-0.940        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__14_/D    1
clk(F)->clk(R)	2.743    */-0.940        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.766    */-0.940        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__19_/D    1
clk(R)->clk(R)	2.800    */-0.940        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__30_/D    1
clk(F)->clk(R)	2.744    */-0.940        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.786    */-0.940        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__23_/D    1
clk(R)->clk(R)	2.837    */-0.940        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.760    */-0.940        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.787    */-0.939        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__19_/D    1
clk(R)->clk(R)	2.807    */-0.939        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.772    */-0.939        */0.128         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.769    */-0.939        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.767    */-0.939        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.754    */-0.939        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.747    */-0.939        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.740    */-0.939        */0.160         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__41_/D    1
clk(R)->clk(R)	2.755    */-0.939        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.761    */-0.939        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.774    */-0.939        */0.126         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__4_/D    1
clk(R)->clk(R)	2.808    */-0.939        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__26_/D    1
clk(F)->clk(R)	2.768    */-0.939        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.768    */-0.939        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.749    */-0.939        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.768    */-0.939        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.749    */-0.939        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.767    */-0.939        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__19_/D    1
clk(F)->clk(R)	2.781    */-0.939        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.781    */-0.939        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.787    */-0.939        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__30_/D    1
clk(R)->clk(R)	2.786    */-0.939        */0.114         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.785    */-0.939        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__38_/D    1
clk(R)->clk(R)	2.808    */-0.939        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.742    */-0.939        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__63_/D    1
clk(R)->clk(R)	2.753    */-0.939        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__6_/D    1
clk(R)->clk(R)	2.797    */-0.939        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.753    */-0.939        */0.147         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.772    */-0.939        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.770    */-0.939        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.770    */-0.939        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__16_/D    1
clk(F)->clk(R)	2.765    */-0.939        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__26_/D    1
clk(R)->clk(R)	2.816    */-0.938        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.781    */-0.938        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.765    */-0.938        */0.135         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__12_/D    1
clk(R)->clk(R)	2.809    */-0.938        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.780    */-0.938        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.770    */-0.938        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__12_/D    1
clk(F)->clk(R)	2.770    */-0.938        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.749    */-0.938        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.744    */-0.938        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__62_/D    1
clk(R)->clk(R)	2.808    */-0.938        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__26_/D    1
clk(R)->clk(R)	2.809    */-0.938        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__58_/D    1
clk(F)->clk(R)	2.769    */-0.938        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__16_/D    1
clk(R)->clk(R)	2.801    */-0.938        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.790    */-0.938        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.772    */-0.938        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__2_/D    1
clk(R)->clk(R)	2.802    */-0.938        */0.098         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__30_/D    1
clk(R)->clk(R)	2.787    */-0.938        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.770    */-0.938        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.761    */-0.938        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__11_/D    1
clk(R)->clk(R)	2.801    */-0.938        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.788    */-0.938        */0.112         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.785    */-0.938        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.766    */-0.938        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__18_/D    1
clk(F)->clk(R)	2.770    */-0.938        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__14_/D    1
clk(F)->clk(R)	2.766    */-0.938        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.783    */-0.938        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.776    */-0.938        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.760    */-0.938        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__12_/D    1
clk(F)->clk(R)	2.781    */-0.938        */0.119         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.752    */-0.938        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__2_/D    1
clk(F)->clk(R)	2.771    */-0.938        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.786    */-0.938        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.790    */-0.938        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.783    */-0.938        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.789    */-0.938        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.770    */-0.938        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.769    */-0.938        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__24_/D    1
clk(F)->clk(R)	2.768    */-0.938        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.768    */-0.938        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__24_/D    1
clk(R)->clk(R)	2.787    */-0.938        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.745    */-0.938        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.766    */-0.938        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__28_/D    1
clk(R)->clk(R)	2.806    */-0.938        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.751    */-0.937        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.783    */-0.937        */0.117         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.768    */-0.937        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.762    */-0.937        */0.138         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__26_/D    1
clk(F)->clk(R)	2.766    */-0.937        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.770    */-0.937        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.744    */-0.937        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.783    */-0.937        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.775    */-0.937        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.769    */-0.937        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.780    */-0.937        */0.120         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.777    */-0.937        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.790    */-0.937        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.765    */-0.937        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__45_/D    1
clk(R)->clk(R)	2.811    */-0.937        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__8_/D    1
clk(F)->clk(R)	2.772    */-0.937        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__58_/D    1
clk(R)->clk(R)	2.809    */-0.937        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.765    */-0.937        */0.135         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__5_/D    1
clk(R)->clk(R)	2.842    */-0.937        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.743    */-0.937        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.789    */-0.937        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.770    */-0.937        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__24_/D    1
clk(F)->clk(R)	2.744    */-0.937        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.789    */-0.937        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.781    */-0.937        */0.119         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.772    */-0.937        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__27_/D    1
clk(F)->clk(R)	2.772    */-0.937        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__27_/D    1
clk(F)->clk(R)	2.772    */-0.937        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.770    */-0.937        */0.130         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.748    */-0.937        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.770    */-0.936        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.743    */-0.936        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.772    */-0.936        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.768    */-0.936        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.768    */-0.936        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__15_/D    1
clk(R)->clk(R)	2.807    */-0.936        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__24_/D    1
clk(F)->clk(R)	2.746    */-0.936        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.769    */-0.936        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__13_/D    1
clk(R)->clk(R)	2.813    */-0.936        */0.087         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__39_/D    1
clk(R)->clk(R)	2.800    */-0.936        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__23_/D    1
clk(F)->clk(R)	2.773    */-0.936        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__45_/D    1
clk(R)->clk(R)	2.808    */-0.936        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.761    */-0.936        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__10_/D    1
clk(R)->clk(R)	2.799    */-0.936        */0.101         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.764    */-0.936        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.783    */-0.936        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__42_/D    1
clk(F)->clk(R)	2.744    */-0.936        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.742    */-0.936        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__51_/D    1
clk(R)->clk(R)	2.810    */-0.936        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.791    */-0.936        */0.109         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.744    */-0.936        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.763    */-0.936        */0.137         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.765    */-0.936        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.762    */-0.936        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.770    */-0.936        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.767    */-0.936        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.761    */-0.936        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.766    */-0.936        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.767    */-0.936        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.771    */-0.936        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.760    */-0.936        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.767    */-0.935        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.747    */-0.935        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.744    */-0.935        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.791    */-0.935        */0.109         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.781    */-0.935        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__31_/D    1
clk(R)->clk(R)	2.814    */-0.935        */0.086         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__41_/D    1
clk(F)->clk(R)	2.748    */-0.935        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.768    */-0.935        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__14_/D    1
clk(R)->clk(R)	2.797    */-0.935        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.748    */-0.935        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.770    */-0.935        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__24_/D    1
clk(R)->clk(R)	2.816    */-0.935        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.767    */-0.935        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__17_/D    1
clk(R)->clk(R)	2.815    */-0.935        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.784    */-0.935        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.796    */-0.935        */0.104         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.765    */-0.935        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.785    */-0.935        */0.115         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.761    */-0.935        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__25_/D    1
clk(F)->clk(R)	2.750    */-0.935        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__31_/D    1
clk(F)->clk(R)	2.796    */-0.935        */0.104         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.765    */-0.935        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__12_/D    1
clk(R)->clk(R)	2.810    */-0.935        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.790    */-0.935        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.787    */-0.935        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__14_/D    1
clk(R)->clk(R)	2.811    */-0.935        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.757    */-0.935        */0.143         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__46_/D    1
clk(F)->clk(R)	2.771    */-0.935        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.764    */-0.935        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.783    */-0.935        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.782    */-0.935        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__59_/D    1
clk(R)->clk(R)	2.841    */-0.935        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.768    */-0.934        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.774    */-0.934        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__17_/D    1
clk(R)->clk(R)	2.804    */-0.934        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__28_/D    1
clk(F)->clk(R)	2.789    */-0.934        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.747    */-0.934        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.767    */-0.934        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__10_/D    1
clk(F)->clk(R)	2.768    */-0.934        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__28_/D    1
clk(F)->clk(R)	2.769    */-0.934        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__30_/D    1
clk(F)->clk(R)	2.784    */-0.934        */0.116         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.771    */-0.934        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.762    */-0.934        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__0_/D    1
clk(F)->clk(R)	2.765    */-0.934        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.743    */-0.934        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.772    */-0.934        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.744    */-0.934        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.787    */-0.934        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.774    */-0.934        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.790    */-0.934        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.763    */-0.934        */0.137         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.791    */-0.934        */0.109         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__10_/D    1
clk(R)->clk(R)	2.811    */-0.934        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__10_/D    1
clk(F)->clk(R)	2.790    */-0.934        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__28_/D    1
clk(R)->clk(R)	2.838    */-0.934        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.760    */-0.934        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.772    */-0.934        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__4_/D    1
clk(R)->clk(R)	2.801    */-0.933        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__7_/D    1
clk(R)->clk(R)	2.837    */-0.933        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.771    */-0.933        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__19_/D    1
clk(R)->clk(R)	2.800    */-0.933        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.764    */-0.933        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.769    */-0.933        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__13_/D    1
clk(R)->clk(R)	2.810    */-0.933        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__59_/D    1
clk(R)->clk(R)	2.813    */-0.933        */0.087         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.767    */-0.933        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.766    */-0.933        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.762    */-0.933        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.753    */-0.933        */0.147         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__29_/D    1
clk(F)->clk(R)	2.762    */-0.933        */0.138         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.772    */-0.933        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__39_/D    1
clk(R)->clk(R)	2.840    */-0.933        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__26_/D    1
clk(R)->clk(R)	2.799    */-0.933        */0.101         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.770    */-0.933        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.763    */-0.933        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.771    */-0.933        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.752    */-0.933        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.764    */-0.933        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.752    */-0.933        */0.148         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.763    */-0.933        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.750    */-0.933        */0.150         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.782    */-0.933        */0.118         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__48_/D    1
clk(F)->clk(R)	2.752    */-0.932        */0.148         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__17_/D    1
clk(R)->clk(R)	2.808    */-0.932        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.773    */-0.932        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__23_/D    1
clk(F)->clk(R)	2.772    */-0.932        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.792    */-0.932        */0.108         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.781    */-0.932        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.751    */-0.932        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.766    */-0.932        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.779    */-0.932        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__59_/D    1
clk(R)->clk(R)	2.797    */-0.932        */0.103         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__19_/D    1
clk(F)->clk(R)	2.762    */-0.932        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.785    */-0.932        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__36_/D    1
clk(R)->clk(R)	2.809    */-0.932        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.781    */-0.932        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__52_/D    1
clk(R)->clk(R)	2.800    */-0.932        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__62_/D    1
clk(F)->clk(R)	2.765    */-0.932        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.769    */-0.932        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__12_/D    1
clk(F)->clk(R)	2.762    */-0.932        */0.138         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.745    */-0.932        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.747    */-0.932        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__50_/D    1
clk(F)->clk(R)	2.748    */-0.932        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__62_/D    1
clk(R)->clk(R)	2.809    */-0.932        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.768    */-0.932        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.770    */-0.932        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__1_/D    1
clk(F)->clk(R)	2.752    */-0.932        */0.148         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__30_/D    1
clk(F)->clk(R)	2.764    */-0.932        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.767    */-0.932        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.767    */-0.932        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.790    */-0.932        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.774    */-0.932        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.765    */-0.932        */0.135         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.760    */-0.931        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.748    */-0.931        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.783    */-0.931        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.766    */-0.931        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.765    */-0.931        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__2_/D    1
clk(R)->clk(R)	2.787    */-0.931        */0.113         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.747    */-0.931        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.769    */-0.931        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.771    */-0.931        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__30_/D    1
clk(F)->clk(R)	2.767    */-0.931        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.767    */-0.931        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.771    */-0.931        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__16_/D    1
clk(F)->clk(R)	2.767    */-0.931        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.771    */-0.931        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.766    */-0.931        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__34_/D    1
clk(R)->clk(R)	2.800    */-0.931        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__4_/D    1
clk(R)->clk(R)	2.810    */-0.931        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.752    */-0.931        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__4_/D    1
clk(F)->clk(R)	2.767    */-0.931        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.767    */-0.931        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__3_/D    1
clk(F)->clk(R)	2.788    */-0.931        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.778    */-0.931        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.782    */-0.931        */0.118         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.773    */-0.931        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__42_/D    1
clk(R)->clk(R)	2.808    */-0.930        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.784    */-0.930        */0.116         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.788    */-0.930        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__44_/D    1
clk(R)->clk(R)	2.808    */-0.930        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.771    */-0.930        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.763    */-0.930        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.770    */-0.930        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.765    */-0.930        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__60_/D    1
clk(R)->clk(R)	2.808    */-0.930        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__29_/D    1
clk(F)->clk(R)	2.769    */-0.930        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.768    */-0.930        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.767    */-0.930        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.769    */-0.930        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.770    */-0.930        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.769    */-0.930        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__20_/D    1
clk(R)->clk(R)	2.842    */-0.930        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__57_/D    1
clk(F)->clk(R)	2.761    */-0.930        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.761    */-0.930        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.800    */-0.930        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.783    */-0.930        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.779    */-0.930        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.760    */-0.930        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.761    */-0.930        */0.139         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.769    */-0.930        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.765    */-0.929        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.784    */-0.929        */0.116         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.768    */-0.929        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.760    */-0.929        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.776    */-0.929        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.766    */-0.929        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__14_/D    1
clk(R)->clk(R)	2.743    */-0.929        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__16_/D    1
clk(R)->clk(R)	2.800    */-0.929        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__1_/D    1
clk(F)->clk(R)	2.748    */-0.929        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.766    */-0.929        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.767    */-0.929        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.767    */-0.929        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.767    */-0.929        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__46_/D    1
clk(R)->clk(R)	2.818    */-0.929        */0.082         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__25_/D    1
clk(F)->clk(R)	2.780    */-0.929        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.772    */-0.929        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.750    */-0.929        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__25_/D    1
clk(F)->clk(R)	2.763    */-0.929        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.774    */-0.929        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.768    */-0.929        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.767    */-0.929        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.776    */-0.929        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.791    */-0.929        */0.109         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__15_/D    1
clk(F)->clk(R)	2.750    */-0.929        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.770    */-0.929        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__15_/D    1
clk(F)->clk(R)	2.774    */-0.928        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__5_/D    1
clk(R)->clk(R)	2.812    */-0.928        */0.088         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__13_/D    1
clk(R)->clk(R)	2.820    */-0.928        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.773    */-0.928        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.774    */-0.928        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.790    */-0.928        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.774    */-0.928        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.765    */-0.928        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__22_/D    1
clk(R)->clk(R)	2.813    */-0.928        */0.087         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__29_/D    1
clk(R)->clk(R)	2.809    */-0.928        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__30_/D    1
clk(F)->clk(R)	2.762    */-0.928        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__53_/D    1
clk(F)->clk(R)	2.783    */-0.928        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.776    */-0.928        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__18_/D    1
clk(R)->clk(R)	2.808    */-0.928        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.767    */-0.928        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.770    */-0.928        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__25_/D    1
clk(F)->clk(R)	2.764    */-0.928        */0.136         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.769    */-0.928        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.747    */-0.928        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.764    */-0.928        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.773    */-0.928        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__7_/D    1
clk(R)->clk(R)	2.810    */-0.928        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.776    */-0.928        */0.124         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__59_/D    1
clk(R)->clk(R)	2.842    */-0.928        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.743    */-0.928        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__49_/D    1
clk(R)->clk(R)	2.819    */-0.928        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.768    */-0.928        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.768    */-0.927        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.770    */-0.927        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.780    */-0.927        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.775    */-0.927        */0.125         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.773    */-0.927        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.767    */-0.927        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.766    */-0.927        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.774    */-0.927        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.792    */-0.927        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.770    */-0.927        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__12_/D    1
clk(F)->clk(R)	2.771    */-0.927        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__12_/D    1
clk(F)->clk(R)	2.767    */-0.927        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.771    */-0.927        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.789    */-0.927        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.776    */-0.927        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.769    */-0.927        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.764    */-0.927        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.766    */-0.927        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__51_/D    1
clk(F)->clk(R)	2.767    */-0.927        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.749    */-0.927        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.770    */-0.927        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__26_/D    1
clk(F)->clk(R)	2.775    */-0.927        */0.125         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.749    */-0.927        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.768    */-0.926        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.767    */-0.926        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__28_/D    1
clk(F)->clk(R)	2.767    */-0.926        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__8_/D    1
clk(R)->clk(R)	2.811    */-0.926        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__17_/D    1
clk(F)->clk(R)	2.752    */-0.926        */0.148         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.796    */-0.926        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__28_/D    1
clk(R)->clk(R)	2.819    */-0.926        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__12_/D    1
clk(R)->clk(R)	2.840    */-0.926        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.744    */-0.926        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.769    */-0.926        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__63_/D    1
clk(R)->clk(R)	2.811    */-0.926        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.762    */-0.926        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.765    */-0.926        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__29_/D    1
clk(R)->clk(R)	2.808    */-0.926        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.780    */-0.926        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.777    */-0.926        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.770    */-0.926        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__26_/D    1
clk(R)->clk(R)	2.804    */-0.926        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.768    */-0.926        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__24_/D    1
clk(F)->clk(R)	2.774    */-0.926        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.787    */-0.926        */0.113         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.774    */-0.926        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__1_/D    1
clk(R)->clk(R)	2.801    */-0.926        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.769    */-0.926        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.768    */-0.926        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.767    */-0.926        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__57_/D    1
clk(R)->clk(R)	2.816    */-0.926        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.745    */-0.925        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.772    */-0.925        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.773    */-0.925        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__35_/D    1
clk(R)->clk(R)	2.802    */-0.925        */0.098         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.769    */-0.925        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.768    */-0.925        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.767    */-0.925        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__0_/D    1
clk(R)->clk(R)	2.802    */-0.925        */0.098         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__16_/D    1
clk(F)->clk(R)	2.774    */-0.925        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.744    */-0.925        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__31_/D    1
clk(R)->clk(R)	2.820    */-0.925        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.783    */-0.925        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.772    */-0.925        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.771    */-0.925        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.766    */-0.925        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.766    */-0.925        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.772    */-0.925        */0.128         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.769    */-0.925        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__59_/D    1
clk(F)->clk(R)	2.767    */-0.925        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.779    */-0.925        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.764    */-0.925        */0.136         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.766    */-0.925        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.793    */-0.925        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.763    */-0.925        */0.137         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__62_/D    1
clk(R)->clk(R)	2.841    */-0.925        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.789    */-0.925        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.760    */-0.925        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.769    */-0.925        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.802    */-0.924        */0.098         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.766    */-0.924        */0.134         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.794    */-0.924        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__15_/D    1
clk(R)->clk(R)	2.817    */-0.924        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__59_/D    1
clk(F)->clk(R)	2.761    */-0.924        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__19_/D    1
clk(F)->clk(R)	2.749    */-0.924        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.801    */-0.924        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__47_/D    1
clk(R)->clk(R)	2.812    */-0.924        */0.088         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__28_/D    1
clk(F)->clk(R)	2.769    */-0.924        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.744    */-0.924        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.775    */-0.924        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__23_/D    1
clk(F)->clk(R)	2.770    */-0.924        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__12_/D    1
clk(F)->clk(R)	2.768    */-0.924        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__45_/D    1
clk(R)->clk(R)	2.800    */-0.924        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.768    */-0.924        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__42_/D    1
clk(R)->clk(R)	2.804    */-0.924        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.769    */-0.924        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__46_/D    1
clk(F)->clk(R)	2.772    */-0.924        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.766    */-0.924        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.795    */-0.924        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.767    */-0.924        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.769    */-0.924        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__12_/D    1
clk(F)->clk(R)	2.745    */-0.924        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.764    */-0.924        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__39_/D    1
clk(R)->clk(R)	2.807    */-0.924        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.799    */-0.924        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.764    */-0.924        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.769    */-0.924        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.768    */-0.924        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__7_/D    1
clk(R)->clk(R)	2.809    */-0.924        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.748    */-0.924        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.775    */-0.924        */0.125         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.768    */-0.924        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__47_/D    1
clk(R)->clk(R)	2.820    */-0.924        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.768    */-0.924        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__1_/D    1
clk(F)->clk(R)	2.801    */-0.923        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__44_/D    1
clk(R)->clk(R)	2.816    */-0.923        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.756    */-0.923        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.771    */-0.923        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.782    */-0.923        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.795    */-0.923        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.773    */-0.923        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.766    */-0.923        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__38_/D    1
clk(F)->clk(R)	2.786    */-0.923        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__38_/D    1
clk(F)->clk(R)	2.768    */-0.923        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__6_/D    1
clk(F)->clk(R)	2.782    */-0.923        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.779    */-0.923        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__1_/D    1
clk(F)->clk(R)	2.774    */-0.923        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.788    */-0.923        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.764    */-0.923        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.782    */-0.923        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__42_/D    1
clk(F)->clk(R)	2.770    */-0.923        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__45_/D    1
clk(F)->clk(R)	2.772    */-0.923        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__38_/D    1
clk(F)->clk(R)	2.769    */-0.923        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.773    */-0.923        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.784    */-0.923        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.783    */-0.923        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.801    */-0.923        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.769    */-0.923        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.785    */-0.923        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.799    */-0.923        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.771    */-0.923        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.769    */-0.923        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.769    */-0.923        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.765    */-0.923        */0.135         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.765    */-0.923        */0.135         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.767    */-0.923        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.781    */-0.922        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.770    */-0.922        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__11_/D    1
clk(F)->clk(R)	2.772    */-0.922        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.770    */-0.922        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.770    */-0.922        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__41_/D    1
clk(F)->clk(R)	2.773    */-0.922        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__38_/D    1
clk(F)->clk(R)	2.777    */-0.922        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.797    */-0.922        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__2_/D    1
clk(R)->clk(R)	2.810    */-0.922        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.767    */-0.922        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.783    */-0.922        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.787    */-0.922        */0.113         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.773    */-0.922        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__16_/D    1
clk(R)->clk(R)	2.810    */-0.922        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.783    */-0.922        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.765    */-0.922        */0.135         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.751    */-0.922        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.774    */-0.922        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.794    */-0.922        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.788    */-0.922        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.766    */-0.922        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.782    */-0.922        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.769    */-0.922        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.773    */-0.922        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__41_/D    1
clk(R)->clk(R)	2.821    */-0.922        */0.079         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__10_/D    1
clk(R)->clk(R)	2.809    */-0.922        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__3_/D    1
clk(F)->clk(R)	2.772    */-0.922        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.789    */-0.922        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__34_/D    1
clk(R)->clk(R)	2.812    */-0.922        */0.088         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__22_/D    1
clk(R)->clk(R)	2.842    */-0.922        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__17_/D    1
clk(R)->clk(R)	2.801    */-0.922        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__27_/D    1
clk(F)->clk(R)	2.768    */-0.922        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.770    */-0.922        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.767    */-0.921        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.751    */-0.921        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__27_/D    1
clk(F)->clk(R)	2.772    */-0.921        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.771    */-0.921        */0.129         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__29_/D    1
clk(R)->clk(R)	2.810    */-0.921        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__17_/D    1
clk(F)->clk(R)	2.801    */-0.921        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__37_/D    1
clk(R)->clk(R)	2.841    */-0.921        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.772    */-0.921        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__51_/D    1
clk(R)->clk(R)	2.810    */-0.921        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.771    */-0.921        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.770    */-0.921        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__28_/D    1
clk(F)->clk(R)	2.772    */-0.921        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__37_/D    1
clk(R)->clk(R)	2.744    */-0.921        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__20_/D    1
clk(R)->clk(R)	2.821    */-0.921        */0.079         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.768    */-0.921        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__55_/D    1
clk(F)->clk(R)	2.777    */-0.921        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__15_/D    1
clk(F)->clk(R)	2.771    */-0.921        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__10_/D    1
clk(F)->clk(R)	2.779    */-0.921        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.783    */-0.921        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.768    */-0.921        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__52_/D    1
clk(R)->clk(R)	2.811    */-0.921        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.769    */-0.921        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.787    */-0.921        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.783    */-0.921        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.773    */-0.921        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.786    */-0.921        */0.114         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.766    */-0.921        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.768    */-0.921        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.755    */-0.921        */0.145         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__8_/D    1
clk(F)->clk(R)	2.772    */-0.921        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.772    */-0.920        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.791    */-0.920        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.772    */-0.920        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.741    */-0.920        */0.159         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__15_/D    1
clk(R)->clk(R)	2.809    */-0.920        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.770    */-0.920        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.769    */-0.920        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.765    */-0.920        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__35_/D    1
clk(R)->clk(R)	2.808    */-0.920        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.766    */-0.920        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.772    */-0.920        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.770    */-0.920        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__25_/D    1
clk(F)->clk(R)	2.752    */-0.920        */0.148         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__26_/D    1
clk(F)->clk(R)	2.776    */-0.920        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.791    */-0.920        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.760    */-0.920        */0.140         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.777    */-0.920        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__37_/D    1
clk(R)->clk(R)	2.810    */-0.920        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.769    */-0.920        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.780    */-0.920        */0.120         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.773    */-0.920        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.773    */-0.920        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__46_/D    1
clk(R)->clk(R)	2.808    */-0.920        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.773    */-0.920        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.773    */-0.920        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.767    */-0.920        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.778    */-0.920        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.770    */-0.920        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__49_/D    1
clk(R)->clk(R)	2.809    */-0.920        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__2_/D    1
clk(R)->clk(R)	2.810    */-0.920        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.791    */-0.920        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__47_/D    1
clk(R)->clk(R)	2.842    */-0.920        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.769    */-0.920        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.799    */-0.920        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__0_/D    1
clk(F)->clk(R)	2.773    */-0.920        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.770    */-0.920        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__57_/D    1
clk(R)->clk(R)	2.819    */-0.919        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__13_/D    1
clk(R)->clk(R)	2.838    */-0.919        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.769    */-0.919        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.798    */-0.919        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__42_/D    1
clk(R)->clk(R)	2.801    */-0.919        */0.099         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.795    */-0.919        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.767    */-0.919        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.776    */-0.919        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.766    */-0.919        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.747    */-0.919        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.767    */-0.919        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__8_/D    1
clk(F)->clk(R)	2.770    */-0.919        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__61_/D    1
clk(F)->clk(R)	2.774    */-0.919        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.774    */-0.919        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.770    */-0.919        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.755    */-0.919        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.789    */-0.919        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.788    */-0.919        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.767    */-0.919        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__47_/D    1
clk(R)->clk(R)	2.811    */-0.919        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__31_/D    1
clk(F)->clk(R)	2.752    */-0.919        */0.148         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.792    */-0.919        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.769    */-0.919        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.776    */-0.919        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__9_/D    1
clk(F)->clk(R)	2.772    */-0.919        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.774    */-0.919        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.769    */-0.919        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.785    */-0.919        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.776    */-0.919        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.792    */-0.919        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.795    */-0.919        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.773    */-0.919        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__10_/D    1
clk(R)->clk(R)	2.804    */-0.919        */0.096         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.768    */-0.919        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.767    */-0.919        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__37_/D    1
clk(R)->clk(R)	2.811    */-0.919        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.774    */-0.919        */0.126         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__2_/D    1
clk(F)->clk(R)	2.787    */-0.919        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.767    */-0.919        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.770    */-0.919        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__61_/D    1
clk(R)->clk(R)	2.809    */-0.919        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.791    */-0.918        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__39_/D    1
clk(R)->clk(R)	2.800    */-0.918        */0.100         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.798    */-0.918        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__5_/D    1
clk(R)->clk(R)	2.820    */-0.918        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__24_/D    1
clk(F)->clk(R)	2.769    */-0.918        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.770    */-0.918        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.768    */-0.918        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.790    */-0.918        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.769    */-0.918        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__49_/D    1
clk(F)->clk(R)	2.769    */-0.918        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__51_/D    1
clk(F)->clk(R)	2.768    */-0.918        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.774    */-0.918        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__2_/D    1
clk(R)->clk(R)	2.819    */-0.918        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.773    */-0.918        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__4_/D    1
clk(F)->clk(R)	2.767    */-0.918        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.798    */-0.918        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.796    */-0.918        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.767    */-0.918        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.777    */-0.918        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.766    */-0.918        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.755    */-0.918        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__48_/D    1
clk(R)->clk(R)	2.810    */-0.918        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__1_/D    1
clk(F)->clk(R)	2.790    */-0.918        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__11_/D    1
clk(F)->clk(R)	2.770    */-0.918        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.794    */-0.918        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.773    */-0.918        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.778    */-0.918        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.772    */-0.918        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.779    */-0.918        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.773    */-0.918        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.798    */-0.918        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.790    */-0.917        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.789    */-0.917        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.788    */-0.917        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.788    */-0.917        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.792    */-0.917        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.773    */-0.917        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.750    */-0.917        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__10_/D    1
clk(R)->clk(R)	2.817    */-0.917        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.770    */-0.917        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.785    */-0.917        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.772    */-0.917        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.749    */-0.917        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.767    */-0.917        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.778    */-0.917        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.779    */-0.917        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.776    */-0.917        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__12_/D    1
clk(F)->clk(R)	2.773    */-0.917        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.771    */-0.917        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.766    */-0.917        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.769    */-0.917        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__62_/D    1
clk(R)->clk(R)	2.810    */-0.917        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.771    */-0.917        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__39_/D    1
clk(R)->clk(R)	2.749    */-0.917        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.772    */-0.917        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__49_/D    1
clk(F)->clk(R)	2.770    */-0.917        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__59_/D    1
clk(F)->clk(R)	2.772    */-0.917        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__48_/D    1
clk(F)->clk(R)	2.777    */-0.917        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__45_/D    1
clk(R)->clk(R)	2.815    */-0.917        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__23_/D    1
clk(F)->clk(R)	2.754    */-0.917        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.773    */-0.917        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__1_/D    1
clk(F)->clk(R)	2.768    */-0.917        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.770    */-0.917        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.772    */-0.917        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.772    */-0.917        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.769    */-0.917        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.801    */-0.917        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.771    */-0.917        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__3_/D    1
clk(R)->clk(R)	2.809    */-0.917        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__16_/D    1
clk(F)->clk(R)	2.795    */-0.917        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.796    */-0.917        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.777    */-0.917        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.798    */-0.917        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__1_/D    1
clk(R)->clk(R)	2.818    */-0.917        */0.082         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.770    */-0.917        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.776    */-0.917        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.804    */-0.916        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.743    */-0.916        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.773    */-0.916        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.783    */-0.916        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.783    */-0.916        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__23_/D    1
clk(F)->clk(R)	2.767    */-0.916        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.777    */-0.916        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.773    */-0.916        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.773    */-0.916        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.791    */-0.916        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.766    */-0.916        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__1_/D    1
clk(R)->clk(R)	2.810    */-0.916        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__1_/D    1
clk(R)->clk(R)	2.744    */-0.916        */0.156         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.771    */-0.916        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__53_/D    1
clk(R)->clk(R)	2.810    */-0.916        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.769    */-0.916        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.786    */-0.916        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.768    */-0.916        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.786    */-0.916        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.771    */-0.916        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.771    */-0.916        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.797    */-0.916        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.775    */-0.916        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.770    */-0.916        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.787    */-0.916        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.772    */-0.916        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.796    */-0.916        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.800    */-0.916        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__51_/D    1
clk(R)->clk(R)	2.809    */-0.916        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.778    */-0.916        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.796    */-0.916        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.768    */-0.916        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.798    */-0.916        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__27_/D    1
clk(R)->clk(R)	2.811    */-0.916        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.768    */-0.916        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.802    */-0.916        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__38_/D    1
clk(R)->clk(R)	2.811    */-0.915        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.743    */-0.915        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.769    */-0.915        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__35_/D    1
clk(F)->clk(R)	2.784    */-0.915        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.771    */-0.915        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.789    */-0.915        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.769    */-0.915        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.783    */-0.915        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.775    */-0.915        */0.125         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.772    */-0.915        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__44_/D    1
clk(R)->clk(R)	2.806    */-0.915        */0.094         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__6_/D    1
clk(F)->clk(R)	2.790    */-0.915        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__16_/D    1
clk(F)->clk(R)	2.787    */-0.915        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__18_/D    1
clk(R)->clk(R)	2.843    */-0.915        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.785    */-0.915        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.776    */-0.915        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.787    */-0.915        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.777    */-0.915        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.770    */-0.915        */0.130         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__33_/D    1
clk(R)->clk(R)	2.750    */-0.915        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.770    */-0.915        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__53_/D    1
clk(F)->clk(R)	2.774    */-0.915        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__20_/D    1
clk(R)->clk(R)	2.751    */-0.915        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.761    */-0.915        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.800    */-0.915        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.783    */-0.915        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.797    */-0.915        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.784    */-0.915        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.800    */-0.915        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.772    */-0.915        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.770    */-0.915        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.788    */-0.915        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.797    */-0.915        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.778    */-0.915        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.751    */-0.915        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__28_/D    1
clk(F)->clk(R)	2.778    */-0.915        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.792    */-0.915        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.797    */-0.915        */0.103         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.769    */-0.915        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.772    */-0.915        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.777    */-0.914        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.774    */-0.914        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.768    */-0.914        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.769    */-0.914        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.770    */-0.914        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__35_/D    1
clk(R)->clk(R)	2.771    */-0.914        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.768    */-0.914        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.780    */-0.914        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__25_/D    1
clk(R)->clk(R)	2.810    */-0.914        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.774    */-0.914        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.775    */-0.914        */0.125         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__61_/D    1
clk(F)->clk(R)	2.768    */-0.914        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.779    */-0.914        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__38_/D    1
clk(R)->clk(R)	2.807    */-0.914        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__6_/D    1
clk(F)->clk(R)	2.772    */-0.914        */0.128         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.772    */-0.914        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.785    */-0.914        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.800    */-0.914        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__4_/D    1
clk(F)->clk(R)	2.772    */-0.914        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__11_/D    1
clk(F)->clk(R)	2.806    */-0.914        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.771    */-0.914        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.779    */-0.914        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.772    */-0.914        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.772    */-0.914        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__51_/D    1
clk(F)->clk(R)	2.771    */-0.914        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__51_/D    1
clk(R)->clk(R)	2.821    */-0.914        */0.079         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.756    */-0.914        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.788    */-0.914        */0.112         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.754    */-0.914        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.769    */-0.913        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.804    */-0.913        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.774    */-0.913        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.774    */-0.913        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.779    */-0.913        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__34_/D    1
clk(F)->clk(R)	2.780    */-0.913        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.768    */-0.913        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__19_/D    1
clk(R)->clk(R)	2.748    */-0.913        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.773    */-0.913        */0.127         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.776    */-0.913        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.797    */-0.913        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.779    */-0.913        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__46_/D    1
clk(R)->clk(R)	2.807    */-0.913        */0.093         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.754    */-0.913        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.790    */-0.913        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.772    */-0.913        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.776    */-0.913        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__24_/D    1
clk(R)->clk(R)	2.811    */-0.913        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.799    */-0.913        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__59_/D    1
clk(R)->clk(R)	2.749    */-0.913        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.786    */-0.913        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.800    */-0.913        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__31_/D    1
clk(F)->clk(R)	2.755    */-0.913        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.783    */-0.913        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.786    */-0.913        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__15_/D    1
clk(F)->clk(R)	2.770    */-0.913        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.772    */-0.913        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.756    */-0.913        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.754    */-0.913        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.772    */-0.913        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.777    */-0.913        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.784    */-0.913        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.778    */-0.912        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.783    */-0.912        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.785    */-0.912        */0.115         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.803    */-0.912        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.800    */-0.912        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__49_/D    1
clk(R)->clk(R)	2.817    */-0.912        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.797    */-0.912        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.770    */-0.912        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.768    */-0.912        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.800    */-0.912        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.773    */-0.912        */0.127         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.756    */-0.912        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.792    */-0.912        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.772    */-0.912        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.754    */-0.912        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.795    */-0.912        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.808    */-0.912        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.742    */-0.912        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__30_/D    1
clk(R)->clk(R)	2.810    */-0.912        */0.090         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.797    */-0.912        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.769    */-0.912        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.788    */-0.912        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.780    */-0.912        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.780    */-0.912        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.779    */-0.912        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__8_/D    1
clk(F)->clk(R)	2.800    */-0.912        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.800    */-0.912        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__38_/D    1
clk(R)->clk(R)	2.838    */-0.912        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.781    */-0.912        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__37_/D    1
clk(R)->clk(R)	2.812    */-0.912        */0.088         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.779    */-0.912        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__38_/D    1
clk(R)->clk(R)	2.840    */-0.912        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.791    */-0.912        */0.109         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.777    */-0.912        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__41_/D    1
clk(R)->clk(R)	2.817    */-0.912        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.773    */-0.912        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__43_/D    1
clk(R)->clk(R)	2.809    */-0.912        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__27_/D    1
clk(F)->clk(R)	2.759    */-0.911        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.791    */-0.911        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.770    */-0.911        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.802    */-0.911        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__46_/D    1
clk(F)->clk(R)	2.793    */-0.911        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.757    */-0.911        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.786    */-0.911        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__17_/D    1
clk(F)->clk(R)	2.773    */-0.911        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.801    */-0.911        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.743    */-0.911        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.798    */-0.911        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.801    */-0.911        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__61_/D    1
clk(R)->clk(R)	2.819    */-0.911        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.787    */-0.911        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__3_/D    1
clk(R)->clk(R)	2.816    */-0.911        */0.084         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__60_/D    1
clk(F)->clk(R)	2.786    */-0.911        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.790    */-0.911        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__12_/D    1
clk(F)->clk(R)	2.772    */-0.911        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.802    */-0.911        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.774    */-0.911        */0.126         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.778    */-0.911        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.780    */-0.911        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.755    */-0.911        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.775    */-0.911        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__53_/D    1
clk(F)->clk(R)	2.798    */-0.911        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.783    */-0.911        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.781    */-0.911        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.780    */-0.911        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.794    */-0.911        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.779    */-0.910        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.801    */-0.910        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.802    */-0.910        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.742    */-0.910        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.754    */-0.910        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.744    */-0.910        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.777    */-0.910        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__35_/D    1
clk(F)->clk(R)	2.780    */-0.910        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.780    */-0.910        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.801    */-0.910        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.791    */-0.910        */0.109         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.795    */-0.910        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.787    */-0.910        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__16_/D    1
clk(R)->clk(R)	2.772    */-0.910        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.779    */-0.910        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.785    */-0.910        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.780    */-0.910        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.789    */-0.910        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.772    */-0.910        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.771    */-0.910        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.793    */-0.910        */0.107         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.778    */-0.910        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.800    */-0.910        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.785    */-0.910        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.770    */-0.910        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__60_/D    1
clk(F)->clk(R)	2.792    */-0.910        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.781    */-0.910        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.745    */-0.910        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.771    */-0.910        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.768    */-0.910        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.780    */-0.910        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.798    */-0.910        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.801    */-0.910        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.803    */-0.910        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.777    */-0.910        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.783    */-0.910        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.790    */-0.910        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__6_/D    1
clk(R)->clk(R)	2.808    */-0.910        */0.092         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__5_/D    1
clk(F)->clk(R)	2.806    */-0.910        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.777    */-0.910        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.793    */-0.910        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.767    */-0.910        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__50_/D    1
clk(F)->clk(R)	2.802    */-0.910        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.774    */-0.910        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.801    */-0.910        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.768    */-0.910        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__39_/D    1
clk(F)->clk(R)	2.792    */-0.909        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.770    */-0.909        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__19_/D    1
clk(F)->clk(R)	2.752    */-0.909        */0.148         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.779    */-0.909        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.781    */-0.909        */0.119         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.772    */-0.909        */0.128         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__40_/D    1
clk(F)->clk(R)	2.789    */-0.909        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.771    */-0.909        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.793    */-0.909        */0.107         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.810    */-0.909        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__13_/D    1
clk(F)->clk(R)	2.805    */-0.909        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.808    */-0.909        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__30_/D    1
clk(F)->clk(R)	2.775    */-0.909        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__62_/D    1
clk(R)->clk(R)	2.838    */-0.909        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.773    */-0.909        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.795    */-0.909        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.756    */-0.909        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.774    */-0.909        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.778    */-0.909        */0.122         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.780    */-0.909        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.777    */-0.909        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.774    */-0.909        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.783    */-0.909        */0.117         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.788    */-0.909        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.777    */-0.909        */0.123         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.770    */-0.909        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.793    */-0.909        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.774    */-0.909        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.769    */-0.909        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.770    */-0.909        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.779    */-0.909        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__57_/D    1
clk(F)->clk(R)	2.799    */-0.909        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.809    */-0.908        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.774    */-0.908        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__53_/D    1
clk(F)->clk(R)	2.810    */-0.908        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__28_/D    1
clk(R)->clk(R)	2.817    */-0.908        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.743    */-0.908        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.784    */-0.908        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.805    */-0.908        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.755    */-0.908        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.778    */-0.908        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__3_/D    1
clk(R)->clk(R)	2.812    */-0.908        */0.088         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__19_/D    1
clk(F)->clk(R)	2.781    */-0.908        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.777    */-0.908        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__35_/D    1
clk(F)->clk(R)	2.787    */-0.908        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.743    */-0.908        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.775    */-0.908        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.766    */-0.908        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__10_/D    1
clk(F)->clk(R)	2.804    */-0.908        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.785    */-0.908        */0.115         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.773    */-0.908        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.787    */-0.908        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.799    */-0.908        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.766    */-0.908        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.784    */-0.908        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.781    */-0.908        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.770    */-0.908        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.777    */-0.908        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__35_/D    1
clk(F)->clk(R)	2.752    */-0.908        */0.148         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.750    */-0.908        */0.150         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__13_/D    1
clk(F)->clk(R)	2.743    */-0.908        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__29_/D    1
clk(R)->clk(R)	2.749    */-0.908        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.787    */-0.908        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.808    */-0.908        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.803    */-0.908        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.786    */-0.908        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.756    */-0.907        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.808    */-0.907        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.819    */-0.907        */0.081         nr/router_ring/r2/ccwi/odd_head_reg_2_/D    1
clk(F)->clk(R)	2.775    */-0.907        */0.125         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__38_/D    1
clk(F)->clk(R)	2.793    */-0.907        */0.107         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.799    */-0.907        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.789    */-0.907        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__23_/D    1
clk(R)->clk(R)	2.811    */-0.907        */0.089         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_6__18_/D    1
clk(F)->clk(R)	2.802    */-0.907        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.779    */-0.907        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.766    */-0.907        */0.134         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.782    */-0.907        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.793    */-0.907        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.802    */-0.907        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.805    */-0.907        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.779    */-0.907        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.777    */-0.907        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.803    */-0.907        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.786    */-0.907        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.743    */-0.907        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.775    */-0.907        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.776    */-0.907        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.771    */-0.907        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.780    */-0.907        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.792    */-0.907        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.809    */-0.907        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.786    */-0.907        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__38_/D    1
clk(R)->clk(R)	2.819    */-0.907        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.789    */-0.907        */0.111         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.808    */-0.907        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.797    */-0.907        */0.103         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__29_/D    1
clk(R)->clk(R)	2.841    */-0.907        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.778    */-0.906        */0.122         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.744    */-0.906        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.769    */-0.906        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.785    */-0.906        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.769    */-0.906        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.744    */-0.906        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.772    */-0.906        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.781    */-0.906        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.787    */-0.906        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.780    */-0.906        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.780    */-0.906        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.766    */-0.906        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.810    */-0.906        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.787    */-0.906        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__12_/D    1
clk(F)->clk(R)	2.748    */-0.906        */0.152         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.788    */-0.906        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.797    */-0.906        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.787    */-0.906        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.801    */-0.906        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.746    */-0.906        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__10_/D    1
clk(F)->clk(R)	2.744    */-0.906        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.807    */-0.906        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.775    */-0.906        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.819    */-0.906        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.789    */-0.906        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.742    */-0.906        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.780    */-0.906        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.787    */-0.906        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.777    */-0.906        */0.123         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.786    */-0.906        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.803    */-0.906        */0.097         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.770    */-0.906        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__39_/D    1
clk(R)->clk(R)	2.809    */-0.906        */0.091         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.777    */-0.906        */0.123         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.743    */-0.906        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.799    */-0.906        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.784    */-0.906        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.782    */-0.906        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__12_/D    1
clk(R)->clk(R)	2.748    */-0.906        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.779    */-0.906        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__34_/D    1
clk(R)->clk(R)	2.639    */-0.906        */0.261         nr/router_ring/r2/cwo/state_even_reg_3_/D    1
clk(R)->clk(R)	2.815    */-0.906        */0.085         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.754    */-0.906        */0.146         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__55_/D    1
clk(R)->clk(R)	2.821    */-0.906        */0.079         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__31_/D    1
clk(R)->clk(R)	2.746    */-0.906        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.782    */-0.906        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__49_/D    1
clk(F)->clk(R)	2.778    */-0.906        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__62_/D    1
clk(F)->clk(R)	2.776    */-0.906        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.771    */-0.905        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.819    */-0.905        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.744    */-0.905        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.795    */-0.905        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.795    */-0.905        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.781    */-0.905        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.788    */-0.905        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.805    */-0.905        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.794    */-0.905        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.792    */-0.905        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.777    */-0.905        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.782    */-0.905        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.808    */-0.905        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__4_/D    1
clk(F)->clk(R)	2.745    */-0.905        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.779    */-0.905        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.745    */-0.905        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.786    */-0.905        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.785    */-0.905        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.763    */-0.905        */0.137         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.786    */-0.905        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.782    */-0.905        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.782    */-0.905        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__16_/D    1
clk(F)->clk(R)	2.746    */-0.905        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.772    */-0.905        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__17_/D    1
clk(R)->clk(R)	2.753    */-0.905        */0.147         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.801    */-0.905        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.745    */-0.905        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.779    */-0.905        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.802    */-0.905        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.793    */-0.905        */0.107         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.777    */-0.905        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.795    */-0.904        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__45_/D    1
clk(F)->clk(R)	2.782    */-0.904        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.801    */-0.904        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.790    */-0.904        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.767    */-0.904        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.756    */-0.904        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__40_/D    1
clk(F)->clk(R)	2.802    */-0.904        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.806    */-0.904        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.775    */-0.904        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__2_/D    1
clk(F)->clk(R)	2.776    */-0.904        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.810    */-0.904        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.808    */-0.904        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.743    */-0.904        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.781    */-0.904        */0.119         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.779    */-0.904        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__12_/D    1
clk(R)->clk(R)	2.842    */-0.904        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.794    */-0.904        */0.106         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.796    */-0.904        */0.104         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.767    */-0.904        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__36_/D    1
clk(F)->clk(R)	2.800    */-0.904        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.808    */-0.904        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.782    */-0.904        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.780    */-0.904        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__59_/D    1
clk(R)->clk(R)	2.817    */-0.904        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.808    */-0.904        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.776    */-0.904        */0.124         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.783    */-0.904        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__28_/D    1
clk(F)->clk(R)	2.745    */-0.904        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.756    */-0.904        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.811    */-0.904        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.804    */-0.904        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__38_/D    1
clk(F)->clk(R)	2.807    */-0.903        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.788    */-0.903        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.792    */-0.903        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.745    */-0.903        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__8_/D    1
clk(R)->clk(R)	2.817    */-0.903        */0.083         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__19_/D    1
clk(F)->clk(R)	2.779    */-0.903        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__34_/D    1
clk(R)->clk(R)	2.842    */-0.903        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.768    */-0.903        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.794    */-0.903        */0.106         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.788    */-0.903        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.778    */-0.903        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.770    */-0.903        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__30_/D    1
clk(F)->clk(R)	2.784    */-0.903        */0.116         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__2_/D    1
clk(F)->clk(R)	2.811    */-0.903        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__30_/D    1
clk(F)->clk(R)	2.805    */-0.903        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__38_/D    1
clk(F)->clk(R)	2.804    */-0.903        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.785    */-0.903        */0.115         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.795    */-0.903        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.795    */-0.903        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.784    */-0.903        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.805    */-0.903        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.779    */-0.903        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.782    */-0.903        */0.118         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.788    */-0.903        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.778    */-0.903        */0.122         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__51_/D    1
clk(F)->clk(R)	2.784    */-0.903        */0.116         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.790    */-0.903        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.809    */-0.903        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.785    */-0.903        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__31_/D    1
clk(F)->clk(R)	2.779    */-0.903        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.765    */-0.903        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.745    */-0.903        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.780    */-0.903        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.786    */-0.903        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.780    */-0.903        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.783    */-0.903        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.787    */-0.903        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.787    */-0.903        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__46_/D    1
clk(F)->clk(R)	2.771    */-0.903        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__23_/D    1
clk(R)->clk(R)	2.820    */-0.903        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.797    */-0.903        */0.103         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.780    */-0.903        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__42_/D    1
clk(F)->clk(R)	2.781    */-0.903        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.764    */-0.903        */0.136         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.769    */-0.903        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.772    */-0.903        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.796    */-0.903        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.780    */-0.903        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.770    */-0.903        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.776    */-0.902        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__32_/D    1
clk(R)->clk(R)	2.840    */-0.902        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.808    */-0.902        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.746    */-0.902        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.808    */-0.902        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.819    */-0.902        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.790    */-0.902        */0.110         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__43_/D    1
clk(R)->clk(R)	2.820    */-0.902        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.795    */-0.902        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.807    */-0.902        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__34_/D    1
clk(F)->clk(R)	2.794    */-0.902        */0.106         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__42_/D    1
clk(F)->clk(R)	2.811    */-0.902        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__51_/D    1
clk(F)->clk(R)	2.789    */-0.902        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.770    */-0.902        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.780    */-0.902        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.753    */-0.902        */0.147         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.803    */-0.902        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.755    */-0.902        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.779    */-0.902        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.765    */-0.902        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.780    */-0.902        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.795    */-0.902        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.800    */-0.902        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.758    */-0.902        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__30_/D    1
clk(F)->clk(R)	2.795    */-0.902        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.810    */-0.902        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__1_/D    1
clk(R)->clk(R)	2.821    */-0.902        */0.079         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.778    */-0.902        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.781    */-0.902        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.770    */-0.902        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.778    */-0.902        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.776    */-0.902        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.770    */-0.902        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.780    */-0.902        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.787    */-0.902        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.781    */-0.902        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.783    */-0.902        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.785    */-0.902        */0.115         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.745    */-0.902        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.779    */-0.902        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.779    */-0.901        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.772    */-0.901        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.780    */-0.901        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__30_/D    1
clk(F)->clk(R)	2.756    */-0.901        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__49_/D    1
clk(F)->clk(R)	2.781    */-0.901        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__49_/D    1
clk(R)->clk(R)	2.841    */-0.901        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.770    */-0.901        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.779    */-0.901        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.781    */-0.901        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.782    */-0.901        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.783    */-0.901        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.754    */-0.901        */0.146         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.778    */-0.901        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.777    */-0.901        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.802    */-0.901        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.781    */-0.901        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.794    */-0.901        */0.106         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.779    */-0.901        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.810    */-0.901        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.788    */-0.901        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.779    */-0.901        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.780    */-0.901        */0.120         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.786    */-0.901        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.807    */-0.901        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.774    */-0.901        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.792    */-0.901        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.788    */-0.901        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.784    */-0.901        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.810    */-0.901        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__27_/D    1
clk(F)->clk(R)	2.781    */-0.901        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.776    */-0.901        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.777    */-0.901        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__1_/D    1
clk(F)->clk(R)	2.768    */-0.901        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__32_/D    1
clk(F)->clk(R)	2.783    */-0.901        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.746    */-0.901        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.787    */-0.901        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.742    */-0.901        */0.158         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.745    */-0.901        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.780    */-0.901        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.786    */-0.901        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.820    */-0.900        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.784    */-0.900        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__36_/D    1
clk(F)->clk(R)	2.781    */-0.900        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.783    */-0.900        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.747    */-0.900        */0.153         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__15_/D    1
clk(F)->clk(R)	2.746    */-0.900        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.802    */-0.900        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.796    */-0.900        */0.104         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__47_/D    1
clk(F)->clk(R)	2.780    */-0.900        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.777    */-0.900        */0.123         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__10_/D    1
clk(F)->clk(R)	2.782    */-0.900        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.810    */-0.900        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.789    */-0.900        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.788    */-0.900        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__8_/D    1
clk(R)->clk(R)	2.841    */-0.900        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.781    */-0.900        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.795    */-0.900        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.783    */-0.900        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.786    */-0.900        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.780    */-0.900        */0.120         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.780    */-0.900        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.782    */-0.900        */0.118         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.789    */-0.900        */0.111         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.802    */-0.900        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.787    */-0.900        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.779    */-0.900        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.821    */-0.900        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.784    */-0.900        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__23_/D    1
clk(F)->clk(R)	2.808    */-0.900        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.756    */-0.900        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__15_/D    1
clk(F)->clk(R)	2.780    */-0.900        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.789    */-0.900        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.757    */-0.900        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.797    */-0.900        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__27_/D    1
clk(R)->clk(R)	2.841    */-0.900        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.772    */-0.900        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.773    */-0.899        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__23_/D    1
clk(F)->clk(R)	2.808    */-0.899        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.778    */-0.899        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.764    */-0.899        */0.136         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.781    */-0.899        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.784    */-0.899        */0.116         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.767    */-0.899        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.779    */-0.899        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.803    */-0.899        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.744    */-0.899        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.767    */-0.899        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.810    */-0.899        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.744    */-0.899        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.798    */-0.899        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.788    */-0.899        */0.112         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.781    */-0.899        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__34_/D    1
clk(F)->clk(R)	2.767    */-0.899        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.772    */-0.899        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.793    */-0.899        */0.107         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__14_/D    1
clk(R)->clk(R)	2.840    */-0.899        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.756    */-0.899        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__48_/D    1
clk(F)->clk(R)	2.798    */-0.899        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__2_/D    1
clk(F)->clk(R)	2.783    */-0.899        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__53_/D    1
clk(F)->clk(R)	2.791    */-0.899        */0.109         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.795    */-0.899        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.779    */-0.899        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.800    */-0.899        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__60_/D    1
clk(F)->clk(R)	2.783    */-0.899        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.790    */-0.899        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.801    */-0.899        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.787    */-0.899        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__35_/D    1
clk(R)->clk(R)	2.838    */-0.899        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.789    */-0.898        */0.111         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.802    */-0.898        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.782    */-0.898        */0.118         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.789    */-0.898        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.805    */-0.898        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.788    */-0.898        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.743    */-0.898        */0.157         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_4__25_/D    1
clk(F)->clk(R)	2.777    */-0.898        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.769    */-0.898        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.803    */-0.898        */0.097         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__27_/D    1
clk(R)->clk(R)	2.840    */-0.898        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.781    */-0.898        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.777    */-0.898        */0.123         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.754    */-0.898        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__62_/D    1
clk(R)->clk(R)	2.749    */-0.898        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.768    */-0.898        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.781    */-0.898        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.784    */-0.898        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__17_/D    1
clk(F)->clk(R)	2.795    */-0.898        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.793    */-0.898        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.782    */-0.898        */0.118         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.794    */-0.898        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.791    */-0.898        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.788    */-0.898        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.767    */-0.898        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.772    */-0.898        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.783    */-0.898        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.788    */-0.898        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.778    */-0.898        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.784    */-0.898        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.807    */-0.898        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.781    */-0.898        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__10_/D    1
clk(F)->clk(R)	2.782    */-0.898        */0.118         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.785    */-0.898        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.769    */-0.898        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__32_/D    1
clk(R)->clk(R)	2.755    */-0.898        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.785    */-0.897        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.744    */-0.897        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.784    */-0.897        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.744    */-0.897        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.808    */-0.897        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__35_/D    1
clk(R)->clk(R)	2.840    */-0.897        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.776    */-0.897        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__15_/D    1
clk(F)->clk(R)	2.777    */-0.897        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.779    */-0.897        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.778    */-0.897        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.783    */-0.897        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.798    */-0.897        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.750    */-0.897        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.746    */-0.897        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.786    */-0.897        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__52_/D    1
clk(F)->clk(R)	2.786    */-0.897        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__30_/D    1
clk(F)->clk(R)	2.786    */-0.897        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__50_/D    1
clk(F)->clk(R)	2.806    */-0.897        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.785    */-0.897        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__60_/D    1
clk(F)->clk(R)	2.790    */-0.897        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.744    */-0.897        */0.156         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.784    */-0.897        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.793    */-0.897        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.776    */-0.897        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.784    */-0.897        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__17_/D    1
clk(R)->clk(R)	2.841    */-0.897        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.759    */-0.897        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__31_/D    1
clk(R)->clk(R)	2.820    */-0.897        */0.080         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.787    */-0.897        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.773    */-0.897        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__23_/D    1
clk(R)->clk(R)	2.840    */-0.897        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.774    */-0.897        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.800    */-0.897        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.766    */-0.897        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__62_/D    1
clk(F)->clk(R)	2.758    */-0.897        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.785    */-0.897        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__50_/D    1
clk(R)->clk(R)	2.841    */-0.897        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.823    */-0.897        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.785    */-0.897        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.798    */-0.897        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__16_/D    1
clk(F)->clk(R)	2.783    */-0.897        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.809    */-0.897        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.786    */-0.897        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__23_/D    1
clk(F)->clk(R)	2.780    */-0.897        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.801    */-0.897        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.771    */-0.897        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__31_/D    1
clk(F)->clk(R)	2.789    */-0.896        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.750    */-0.896        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.770    */-0.896        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.783    */-0.896        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.776    */-0.896        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.782    */-0.896        */0.118         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.785    */-0.896        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.749    */-0.896        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.796    */-0.896        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.786    */-0.896        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.790    */-0.896        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.791    */-0.896        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.788    */-0.896        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.781    */-0.896        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.787    */-0.896        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.788    */-0.896        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.823    */-0.896        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.749    */-0.896        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__27_/D    1
clk(F)->clk(R)	2.796    */-0.896        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__37_/D    1
clk(R)->clk(R)	2.841    */-0.896        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.791    */-0.896        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.801    */-0.896        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.781    */-0.896        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.781    */-0.896        */0.119         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.786    */-0.896        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.785    */-0.896        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.787    */-0.896        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.787    */-0.896        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.788    */-0.896        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__51_/D    1
clk(F)->clk(R)	2.813    */-0.896        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.779    */-0.896        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.775    */-0.896        */0.125         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__11_/D    1
clk(R)->clk(R)	2.841    */-0.896        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.773    */-0.896        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__11_/D    1
clk(F)->clk(R)	2.757    */-0.896        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.785    */-0.896        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.789    */-0.896        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__43_/D    1
clk(R)->clk(R)	2.841    */-0.896        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.799    */-0.895        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.773    */-0.895        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.749    */-0.895        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.767    */-0.895        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.781    */-0.895        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.787    */-0.895        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.779    */-0.895        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.781    */-0.895        */0.119         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.808    */-0.895        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.813    */-0.895        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.746    */-0.895        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__28_/D    1
clk(R)->clk(R)	2.841    */-0.895        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.780    */-0.895        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.761    */-0.895        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__49_/D    1
clk(F)->clk(R)	2.798    */-0.895        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.789    */-0.895        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.769    */-0.895        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.774    */-0.895        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.786    */-0.895        */0.114         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.790    */-0.895        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.783    */-0.895        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.792    */-0.895        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__8_/D    1
clk(R)->clk(R)	2.842    */-0.895        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.796    */-0.895        */0.104         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.785    */-0.895        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__52_/D    1
clk(R)->clk(R)	2.841    */-0.894        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__52_/D    1
clk(R)->clk(R)	2.750    */-0.894        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.812    */-0.894        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__53_/D    1
clk(F)->clk(R)	2.786    */-0.894        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.750    */-0.894        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__15_/D    1
clk(F)->clk(R)	2.823    */-0.894        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__60_/D    1
clk(R)->clk(R)	2.841    */-0.894        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.788    */-0.894        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.790    */-0.894        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__52_/D    1
clk(F)->clk(R)	2.789    */-0.894        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.801    */-0.894        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__54_/D    1
clk(R)->clk(R)	2.838    */-0.894        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.813    */-0.894        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.768    */-0.894        */0.132         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.786    */-0.894        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__0_/D    1
clk(R)->clk(R)	2.841    */-0.894        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.780    */-0.894        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.745    */-0.894        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.760    */-0.894        */0.140         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.802    */-0.894        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__2_/D    1
clk(R)->clk(R)	2.840    */-0.894        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.772    */-0.894        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__25_/D    1
clk(F)->clk(R)	2.785    */-0.894        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__24_/D    1
clk(F)->clk(R)	2.790    */-0.894        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.798    */-0.894        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__16_/D    1
clk(F)->clk(R)	2.798    */-0.894        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.788    */-0.894        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__53_/D    1
clk(F)->clk(R)	2.783    */-0.894        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.787    */-0.894        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.790    */-0.894        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.800    */-0.894        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.820    */-0.894        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.786    */-0.894        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.776    */-0.894        */0.124         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__62_/D    1
clk(R)->clk(R)	2.841    */-0.894        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.791    */-0.894        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.745    */-0.893        */0.155         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.750    */-0.893        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__26_/D    1
clk(R)->clk(R)	2.841    */-0.893        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.791    */-0.893        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__31_/D    1
clk(F)->clk(R)	2.786    */-0.893        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.791    */-0.893        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.793    */-0.893        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__31_/D    1
clk(R)->clk(R)	2.841    */-0.893        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.771    */-0.893        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.788    */-0.893        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.751    */-0.893        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.785    */-0.893        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.766    */-0.893        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__15_/D    1
clk(F)->clk(R)	2.790    */-0.893        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.788    */-0.893        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__4_/D    1
clk(R)->clk(R)	2.839    */-0.893        */0.061         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__54_/D    1
clk(R)->clk(R)	2.841    */-0.893        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__48_/D    1
clk(R)->clk(R)	2.841    */-0.893        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.788    */-0.893        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.770    */-0.893        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__8_/D    1
clk(F)->clk(R)	2.787    */-0.893        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.801    */-0.893        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.801    */-0.893        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__30_/D    1
clk(R)->clk(R)	2.840    */-0.893        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.799    */-0.893        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__19_/D    1
clk(F)->clk(R)	2.791    */-0.893        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.788    */-0.893        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__53_/D    1
clk(R)->clk(R)	2.840    */-0.893        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.786    */-0.893        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.803    */-0.893        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.746    */-0.893        */0.154         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.799    */-0.893        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.772    */-0.893        */0.128         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.800    */-0.893        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.768    */-0.893        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.809    */-0.892        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.779    */-0.892        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.784    */-0.892        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.766    */-0.892        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.789    */-0.892        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__48_/D    1
clk(F)->clk(R)	2.800    */-0.892        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.766    */-0.892        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.786    */-0.892        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.761    */-0.892        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.776    */-0.892        */0.124         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__4_/D    1
clk(R)->clk(R)	2.840    */-0.892        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.800    */-0.892        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__25_/D    1
clk(F)->clk(R)	2.789    */-0.892        */0.111         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.778    */-0.892        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__9_/D    1
clk(R)->clk(R)	2.819    */-0.892        */0.081         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.762    */-0.892        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__14_/D    1
clk(F)->clk(R)	2.799    */-0.892        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.803    */-0.892        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.770    */-0.892        */0.130         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.792    */-0.892        */0.108         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.765    */-0.892        */0.135         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.756    */-0.892        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__10_/D    1
clk(R)->clk(R)	2.841    */-0.892        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.797    */-0.892        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__12_/D    1
clk(F)->clk(R)	2.803    */-0.892        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.765    */-0.892        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.785    */-0.892        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.800    */-0.892        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.789    */-0.892        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.787    */-0.892        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.788    */-0.892        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.774    */-0.892        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.795    */-0.892        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.784    */-0.892        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.795    */-0.892        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.762    */-0.892        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.787    */-0.892        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.800    */-0.892        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.761    */-0.892        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.772    */-0.892        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.794    */-0.892        */0.106         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.802    */-0.891        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.769    */-0.891        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.789    */-0.891        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.790    */-0.891        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__53_/D    1
clk(F)->clk(R)	2.790    */-0.891        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__17_/D    1
clk(F)->clk(R)	2.770    */-0.891        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.800    */-0.891        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.785    */-0.891        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__28_/D    1
clk(F)->clk(R)	2.786    */-0.891        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.790    */-0.891        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.787    */-0.891        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.778    */-0.891        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__26_/D    1
clk(F)->clk(R)	2.786    */-0.891        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.779    */-0.891        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.767    */-0.891        */0.133         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.792    */-0.891        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.784    */-0.891        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.770    */-0.891        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.767    */-0.891        */0.133         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.791    */-0.891        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__22_/D    1
clk(F)->clk(R)	2.788    */-0.891        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.793    */-0.891        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__16_/D    1
clk(F)->clk(R)	2.793    */-0.891        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.786    */-0.891        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.789    */-0.891        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.790    */-0.891        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__23_/D    1
clk(F)->clk(R)	2.787    */-0.891        */0.113         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.801    */-0.891        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__2_/D    1
clk(R)->clk(R)	2.839    */-0.890        */0.061         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.800    */-0.890        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__23_/D    1
clk(F)->clk(R)	2.751    */-0.890        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.766    */-0.890        */0.134         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.786    */-0.890        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.791    */-0.890        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.791    */-0.890        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__51_/D    1
clk(F)->clk(R)	2.787    */-0.890        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.787    */-0.890        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.793    */-0.890        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__50_/D    1
clk(F)->clk(R)	2.774    */-0.890        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.794    */-0.890        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.764    */-0.890        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.790    */-0.890        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.772    */-0.890        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.801    */-0.890        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.788    */-0.890        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.788    */-0.890        */0.112         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.788    */-0.890        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.787    */-0.890        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__27_/D    1
clk(F)->clk(R)	2.805    */-0.890        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__15_/D    1
clk(R)->clk(R)	2.839    */-0.890        */0.061         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.758    */-0.890        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.756    */-0.890        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.808    */-0.890        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.791    */-0.890        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__51_/D    1
clk(R)->clk(R)	2.840    */-0.890        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.786    */-0.890        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.761    */-0.890        */0.139         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.787    */-0.890        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.771    */-0.890        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__26_/D    1
clk(R)->clk(R)	2.841    */-0.890        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__0_/D    1
clk(R)->clk(R)	2.841    */-0.890        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.780    */-0.890        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.798    */-0.890        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__45_/D    1
clk(F)->clk(R)	2.784    */-0.890        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__2_/D    1
clk(R)->clk(R)	2.841    */-0.890        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.793    */-0.890        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__51_/D    1
clk(R)->clk(R)	2.840    */-0.890        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.789    */-0.890        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.795    */-0.890        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.787    */-0.890        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__12_/D    1
clk(R)->clk(R)	2.841    */-0.889        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__50_/D    1
clk(R)->clk(R)	2.840    */-0.889        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__55_/D    1
clk(R)->clk(R)	2.841    */-0.889        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.790    */-0.889        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__13_/D    1
clk(F)->clk(R)	2.779    */-0.889        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__12_/D    1
clk(F)->clk(R)	2.803    */-0.889        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__58_/D    1
clk(R)->clk(R)	2.839    */-0.889        */0.061         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__51_/D    1
clk(R)->clk(R)	2.841    */-0.889        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.790    */-0.889        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.788    */-0.889        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.784    */-0.889        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__29_/D    1
clk(F)->clk(R)	2.787    */-0.889        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.784    */-0.889        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.804    */-0.889        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.787    */-0.889        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.786    */-0.889        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.793    */-0.889        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.789    */-0.889        */0.111         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__51_/D    1
clk(F)->clk(R)	2.792    */-0.889        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.774    */-0.889        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__42_/D    1
clk(R)->clk(R)	2.841    */-0.889        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__43_/D    1
clk(R)->clk(R)	2.839    */-0.889        */0.061         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.749    */-0.889        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.819    */-0.889        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.751    */-0.889        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.771    */-0.889        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__27_/D    1
clk(F)->clk(R)	2.790    */-0.889        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.791    */-0.889        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__13_/D    1
clk(F)->clk(R)	2.781    */-0.889        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.786    */-0.889        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.784    */-0.889        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__7_/D    1
clk(F)->clk(R)	2.771    */-0.889        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.786    */-0.889        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__28_/D    1
clk(F)->clk(R)	2.774    */-0.888        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.792    */-0.888        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.776    */-0.888        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.777    */-0.888        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__41_/D    1
clk(R)->clk(R)	2.841    */-0.888        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.788    */-0.888        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.772    */-0.888        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.785    */-0.888        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__28_/D    1
clk(F)->clk(R)	2.789    */-0.888        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.792    */-0.888        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.793    */-0.888        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__16_/D    1
clk(F)->clk(R)	2.783    */-0.888        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.790    */-0.888        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.789    */-0.888        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.787    */-0.888        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__17_/D    1
clk(R)->clk(R)	2.841    */-0.888        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.805    */-0.888        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.783    */-0.888        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__9_/D    1
clk(F)->clk(R)	2.789    */-0.888        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.788    */-0.888        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__27_/D    1
clk(F)->clk(R)	2.788    */-0.888        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.792    */-0.888        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__50_/D    1
clk(F)->clk(R)	2.804    */-0.888        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__11_/D    1
clk(F)->clk(R)	2.783    */-0.888        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.790    */-0.888        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.805    */-0.888        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__26_/D    1
clk(F)->clk(R)	2.789    */-0.888        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.791    */-0.888        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__30_/D    1
clk(R)->clk(R)	2.843    */-0.888        */0.057         nr/router_ring/r3/ccwi/odd_tail_reg_2_/D    1
clk(F)->clk(R)	2.769    */-0.888        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__28_/D    1
clk(R)->clk(R)	2.841    */-0.888        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.782    */-0.888        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__12_/D    1
clk(F)->clk(R)	2.788    */-0.888        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.789    */-0.887        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.788    */-0.887        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.775    */-0.887        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.792    */-0.887        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__17_/D    1
clk(R)->clk(R)	2.841    */-0.887        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__45_/D    1
clk(R)->clk(R)	2.841    */-0.887        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.810    */-0.887        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__60_/D    1
clk(R)->clk(R)	2.843    */-0.887        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__48_/D    1
clk(R)->clk(R)	2.840    */-0.887        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.791    */-0.887        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.785    */-0.887        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__19_/D    1
clk(R)->clk(R)	2.841    */-0.887        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__57_/D    1
clk(R)->clk(R)	2.756    */-0.887        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__52_/D    1
clk(F)->clk(R)	2.807    */-0.887        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__15_/D    1
clk(F)->clk(R)	2.767    */-0.887        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__30_/D    1
clk(F)->clk(R)	2.798    */-0.887        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__24_/D    1
clk(F)->clk(R)	2.781    */-0.887        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.767    */-0.887        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__30_/D    1
clk(F)->clk(R)	2.749    */-0.887        */0.151         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.801    */-0.887        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.787    */-0.887        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.795    */-0.887        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__52_/D    1
clk(F)->clk(R)	2.772    */-0.887        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.792    */-0.887        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__17_/D    1
clk(F)->clk(R)	2.787    */-0.887        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.772    */-0.887        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.789    */-0.887        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.750    */-0.887        */0.150         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__28_/D    1
clk(F)->clk(R)	2.773    */-0.887        */0.127         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.785    */-0.887        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.787    */-0.886        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__28_/D    1
clk(F)->clk(R)	2.797    */-0.886        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.801    */-0.886        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__15_/D    1
clk(R)->clk(R)	2.841    */-0.886        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.784    */-0.886        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.800    */-0.886        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__2_/D    1
clk(F)->clk(R)	2.794    */-0.886        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.787    */-0.886        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__52_/D    1
clk(R)->clk(R)	2.679    -0.886/*        0.221/*         nr/router_ring/r2/ccwo/state_even_reg_1_/D    1
clk(F)->clk(R)	2.775    */-0.886        */0.125         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.769    */-0.886        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.786    */-0.886        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.773    */-0.886        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.793    */-0.886        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.795    */-0.886        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.810    */-0.886        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__32_/D    1
clk(F)->clk(R)	2.795    */-0.886        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.791    */-0.886        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.783    */-0.886        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__25_/D    1
clk(F)->clk(R)	2.777    */-0.886        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.791    */-0.886        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__24_/D    1
clk(F)->clk(R)	2.788    */-0.886        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.783    */-0.886        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.788    */-0.885        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.791    */-0.885        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__35_/D    1
clk(R)->clk(R)	2.841    */-0.885        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.783    */-0.885        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.794    */-0.885        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__50_/D    1
clk(F)->clk(R)	2.795    */-0.885        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__7_/D    1
clk(F)->clk(R)	2.774    */-0.885        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.806    */-0.885        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.787    */-0.885        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__9_/D    1
clk(R)->clk(R)	2.841    */-0.885        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.791    */-0.885        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__27_/D    1
clk(R)->clk(R)	2.841    */-0.885        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__49_/D    1
clk(R)->clk(R)	2.840    */-0.885        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.800    */-0.885        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__25_/D    1
clk(F)->clk(R)	2.792    */-0.885        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__24_/D    1
clk(F)->clk(R)	2.792    */-0.885        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.769    */-0.885        */0.131         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.789    */-0.885        */0.111         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__1_/D    1
clk(F)->clk(R)	2.773    */-0.885        */0.127         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.808    */-0.885        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__2_/D    1
clk(R)->clk(R)	2.842    */-0.885        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.766    */-0.885        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.789    */-0.885        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.807    */-0.885        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.786    */-0.885        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.783    */-0.884        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.776    */-0.884        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__25_/D    1
clk(F)->clk(R)	2.795    */-0.884        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__53_/D    1
clk(R)->clk(R)	2.841    */-0.884        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.783    */-0.884        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.787    */-0.884        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__29_/D    1
clk(F)->clk(R)	2.801    */-0.884        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.812    */-0.884        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.772    */-0.884        */0.128         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.798    */-0.884        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__38_/D    1
clk(F)->clk(R)	2.783    */-0.884        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.806    */-0.884        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.795    */-0.884        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.768    */-0.884        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__10_/D    1
clk(F)->clk(R)	2.800    */-0.884        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.790    */-0.884        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.788    */-0.884        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.777    */-0.884        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.772    */-0.884        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.764    */-0.883        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__63_/D    1
clk(R)->clk(R)	2.844    */-0.883        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.775    */-0.883        */0.125         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__57_/D    1
clk(R)->clk(R)	2.841    */-0.883        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.789    */-0.883        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.784    */-0.883        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__11_/D    1
clk(F)->clk(R)	2.808    */-0.883        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.799    */-0.883        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__20_/D    1
clk(R)->clk(R)	2.841    */-0.883        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.785    */-0.883        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__25_/D    1
clk(F)->clk(R)	2.779    */-0.883        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.823    */-0.883        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__42_/D    1
clk(R)->clk(R)	2.840    */-0.883        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__41_/D    1
clk(R)->clk(R)	2.841    */-0.883        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.807    */-0.883        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__10_/D    1
clk(R)->clk(R)	2.841    */-0.883        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.751    */-0.883        */0.149         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.808    */-0.883        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__19_/D    1
clk(R)->clk(R)	2.841    */-0.883        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.788    */-0.883        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.788    */-0.883        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.775    */-0.883        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.789    */-0.883        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__48_/D    1
clk(R)->clk(R)	2.844    */-0.883        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__51_/D    1
clk(R)->clk(R)	2.843    */-0.882        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.789    */-0.882        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.774    */-0.882        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.808    */-0.882        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.808    */-0.882        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__9_/D    1
clk(F)->clk(R)	2.788    */-0.882        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.799    */-0.882        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__22_/D    1
clk(F)->clk(R)	2.824    */-0.882        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__40_/D    1
clk(R)->clk(R)	2.841    */-0.882        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.809    */-0.882        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.798    */-0.882        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.804    */-0.882        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.790    */-0.882        */0.110         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.826    */-0.882        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.788    */-0.882        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__11_/D    1
clk(F)->clk(R)	2.801    */-0.882        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__11_/D    1
clk(F)->clk(R)	2.796    */-0.882        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.810    */-0.882        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.791    */-0.882        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.780    */-0.882        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.786    */-0.882        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__9_/D    1
clk(F)->clk(R)	2.777    */-0.882        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.783    */-0.882        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__41_/D    1
clk(R)->clk(R)	2.841    */-0.882        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.787    */-0.882        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.784    */-0.882        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.808    */-0.882        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__16_/D    1
clk(F)->clk(R)	2.786    */-0.882        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__26_/D    1
clk(R)->clk(R)	2.841    */-0.882        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.794    */-0.882        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.783    */-0.882        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.824    */-0.882        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.810    */-0.881        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.799    */-0.881        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__23_/D    1
clk(F)->clk(R)	2.777    */-0.881        */0.123         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__2_/D    1
clk(F)->clk(R)	2.771    */-0.881        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.775    */-0.881        */0.125         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__51_/D    1
clk(R)->clk(R)	2.841    */-0.881        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.808    */-0.881        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__26_/D    1
clk(F)->clk(R)	2.787    */-0.881        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__11_/D    1
clk(R)->clk(R)	2.842    */-0.881        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.809    */-0.881        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.756    */-0.881        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.790    */-0.881        */0.110         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.809    */-0.881        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.777    */-0.881        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.790    */-0.881        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__44_/D    1
clk(R)->clk(R)	2.844    */-0.881        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.797    */-0.881        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.787    */-0.881        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.825    */-0.881        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.769    */-0.881        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__15_/D    1
clk(R)->clk(R)	2.844    */-0.881        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.768    */-0.881        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.797    */-0.881        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.800    */-0.881        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.809    */-0.881        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.797    */-0.881        */0.103         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.768    */-0.881        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.790    */-0.881        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__14_/D    1
clk(F)->clk(R)	2.779    */-0.881        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__2_/D    1
clk(F)->clk(R)	2.805    */-0.881        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__12_/D    1
clk(F)->clk(R)	2.811    */-0.881        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__43_/D    1
clk(R)->clk(R)	2.844    */-0.881        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__52_/D    1
clk(R)->clk(R)	2.843    */-0.880        */0.057         nr/router_ring/r3/ccwi/even_tail_reg_2_/D    1
clk(F)->clk(R)	2.757    */-0.880        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.773    */-0.880        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.771    */-0.880        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__28_/D    1
clk(F)->clk(R)	2.797    */-0.880        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__39_/D    1
clk(F)->clk(R)	2.809    */-0.880        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__10_/D    1
clk(F)->clk(R)	2.809    */-0.880        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.810    */-0.880        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.784    */-0.880        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__56_/D    1
clk(R)->clk(R)	2.843    */-0.880        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.813    */-0.880        */0.087         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.793    */-0.880        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.793    */-0.880        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__12_/D    1
clk(R)->clk(R)	2.844    */-0.880        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__38_/D    1
clk(R)->clk(R)	2.842    */-0.880        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.768    */-0.880        */0.132         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.789    */-0.880        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.791    */-0.880        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__10_/D    1
clk(F)->clk(R)	2.776    */-0.880        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__54_/D    1
clk(R)->clk(R)	2.844    */-0.880        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.808    */-0.880        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__17_/D    1
clk(F)->clk(R)	2.770    */-0.880        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.783    */-0.880        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.770    */-0.880        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__49_/D    1
clk(F)->clk(R)	2.776    */-0.880        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.788    */-0.880        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.805    */-0.880        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__12_/D    1
clk(F)->clk(R)	2.810    */-0.880        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.789    */-0.880        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__15_/D    1
clk(F)->clk(R)	2.787    */-0.880        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__25_/D    1
clk(F)->clk(R)	2.792    */-0.879        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.771    */-0.879        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__30_/D    1
clk(F)->clk(R)	2.770    */-0.879        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__14_/D    1
clk(F)->clk(R)	2.810    */-0.879        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.790    */-0.879        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__15_/D    1
clk(F)->clk(R)	2.789    */-0.879        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__14_/D    1
clk(F)->clk(R)	2.788    */-0.879        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.788    */-0.879        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.787    */-0.879        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__12_/D    1
clk(F)->clk(R)	2.779    */-0.879        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.769    */-0.879        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__14_/D    1
clk(F)->clk(R)	2.837    */-0.879        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.771    */-0.879        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__62_/D    1
clk(F)->clk(R)	2.785    */-0.879        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.784    */-0.879        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.767    */-0.879        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__31_/D    1
clk(R)->clk(R)	2.842    */-0.879        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.788    */-0.879        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__11_/D    1
clk(R)->clk(R)	2.844    */-0.879        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__46_/D    1
clk(R)->clk(R)	2.842    */-0.879        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.784    */-0.879        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.798    */-0.879        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__61_/D    1
clk(R)->clk(R)	2.844    */-0.879        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__48_/D    1
clk(R)->clk(R)	2.843    */-0.879        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.800    */-0.879        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__49_/D    1
clk(F)->clk(R)	2.769    */-0.879        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.811    */-0.879        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__7_/D    1
clk(F)->clk(R)	2.786    */-0.879        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.803    */-0.879        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.789    */-0.879        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__30_/D    1
clk(R)->clk(R)	2.843    */-0.879        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.809    */-0.879        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__17_/D    1
clk(F)->clk(R)	2.770    */-0.879        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.825    */-0.879        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__59_/D    1
clk(F)->clk(R)	2.796    */-0.878        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__12_/D    1
clk(R)->clk(R)	2.841    */-0.878        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.801    */-0.878        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.799    */-0.878        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__59_/D    1
clk(F)->clk(R)	2.805    */-0.878        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.769    */-0.878        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__15_/D    1
clk(F)->clk(R)	2.838    */-0.878        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.786    */-0.878        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.770    */-0.878        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__15_/D    1
clk(F)->clk(R)	2.790    */-0.878        */0.110         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.770    */-0.878        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.769    */-0.878        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.791    */-0.878        */0.109         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.770    */-0.878        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.792    */-0.878        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.787    */-0.878        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__7_/D    1
clk(F)->clk(R)	2.811    */-0.878        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.803    */-0.878        */0.097         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__12_/D    1
clk(F)->clk(R)	2.798    */-0.878        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.785    */-0.878        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.774    */-0.878        */0.126         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.785    */-0.878        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.756    */-0.878        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.800    */-0.878        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__55_/D    1
clk(F)->clk(R)	2.797    */-0.877        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__3_/D    1
clk(R)->clk(R)	2.844    */-0.877        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.798    */-0.877        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.789    */-0.877        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__26_/D    1
clk(F)->clk(R)	2.785    */-0.877        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__1_/D    1
clk(R)->clk(R)	2.841    */-0.877        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.809    */-0.877        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.795    */-0.877        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__28_/D    1
clk(R)->clk(R)	2.841    */-0.877        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.787    */-0.877        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.802    */-0.877        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.805    */-0.877        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.802    */-0.877        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.799    */-0.877        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.813    */-0.877        */0.087         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.783    */-0.877        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.800    */-0.877        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.772    */-0.877        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.768    */-0.877        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.800    */-0.877        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__17_/D    1
clk(R)->clk(R)	2.841    */-0.877        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.815    */-0.877        */0.085         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.772    */-0.877        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.772    */-0.877        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.799    */-0.877        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.782    */-0.877        */0.118         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.812    */-0.877        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.785    */-0.877        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.825    */-0.877        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.790    */-0.877        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.837    */-0.877        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.787    */-0.876        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.793    */-0.876        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__2_/D    1
clk(R)->clk(R)	2.841    */-0.876        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.802    */-0.876        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.791    */-0.876        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__11_/D    1
clk(F)->clk(R)	2.791    */-0.876        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__9_/D    1
clk(F)->clk(R)	2.799    */-0.876        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.786    */-0.876        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.779    */-0.876        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.790    */-0.876        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.767    */-0.876        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.793    */-0.876        */0.107         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.771    */-0.876        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.778    */-0.876        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__56_/D    1
clk(R)->clk(R)	2.840    */-0.876        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.811    */-0.876        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__16_/D    1
clk(R)->clk(R)	2.844    */-0.876        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.797    */-0.876        */0.103         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__28_/D    1
clk(F)->clk(R)	2.786    */-0.876        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.798    */-0.876        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.794    */-0.876        */0.106         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__50_/D    1
clk(R)->clk(R)	2.844    */-0.876        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.778    */-0.876        */0.122         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.788    */-0.876        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.801    */-0.876        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.787    */-0.876        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.787    */-0.876        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.824    */-0.876        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.782    */-0.875        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.838    */-0.875        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.786    */-0.875        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.784    */-0.875        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.812    */-0.875        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.795    */-0.875        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.781    */-0.875        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.790    */-0.875        */0.110         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.791    */-0.875        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__12_/D    1
clk(F)->clk(R)	2.785    */-0.875        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.801    */-0.875        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.801    */-0.875        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__48_/D    1
clk(F)->clk(R)	2.785    */-0.875        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.782    */-0.875        */0.118         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.770    */-0.875        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__38_/D    1
clk(R)->clk(R)	2.842    */-0.875        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.779    */-0.875        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.771    */-0.875        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.801    */-0.875        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__0_/D    1
clk(R)->clk(R)	2.840    */-0.875        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.771    */-0.875        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__38_/D    1
clk(F)->clk(R)	2.789    */-0.875        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__25_/D    1
clk(R)->clk(R)	2.841    */-0.875        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.825    */-0.875        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__9_/D    1
clk(F)->clk(R)	2.827    */-0.875        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__57_/D    1
clk(R)->clk(R)	2.838    */-0.875        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.824    */-0.875        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.802    */-0.875        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.776    */-0.875        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.812    */-0.875        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.829    */-0.874        */0.071         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.800    */-0.874        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__37_/D    1
clk(R)->clk(R)	2.844    */-0.874        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.779    */-0.874        */0.121         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.837    */-0.874        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.812    */-0.874        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.787    */-0.874        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.772    */-0.874        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.767    */-0.874        */0.133         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.781    */-0.874        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.798    */-0.874        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.774    */-0.874        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__20_/D    1
clk(R)->clk(R)	2.841    */-0.874        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.828    */-0.874        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__56_/D    1
clk(R)->clk(R)	2.844    */-0.874        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__43_/D    1
clk(R)->clk(R)	2.739    */-0.874        */0.161         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.776    */-0.874        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.806    */-0.874        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__29_/D    1
clk(F)->clk(R)	2.837    */-0.874        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.802    */-0.874        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.772    */-0.874        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.787    */-0.874        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__15_/D    1
clk(R)->clk(R)	2.843    */-0.874        */0.057         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.787    */-0.874        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.797    */-0.873        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.776    */-0.873        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.802    */-0.873        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.837    */-0.873        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__10_/D    1
clk(R)->clk(R)	2.844    */-0.873        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__42_/D    1
clk(F)->clk(R)	2.799    */-0.873        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.805    */-0.873        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__23_/D    1
clk(R)->clk(R)	2.844    */-0.873        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.772    */-0.873        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.837    */-0.873        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.776    */-0.873        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.781    */-0.873        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.816    */-0.873        */0.084         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.783    */-0.873        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__24_/D    1
clk(R)->clk(R)	2.842    */-0.873        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__12_/D    1
clk(R)->clk(R)	2.844    */-0.873        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.783    */-0.873        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__13_/D    1
clk(R)->clk(R)	2.841    */-0.873        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.771    */-0.873        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.783    */-0.873        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__39_/D    1
clk(R)->clk(R)	2.841    */-0.873        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.803    */-0.873        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.807    */-0.873        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__6_/D    1
clk(R)->clk(R)	2.844    */-0.873        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__49_/D    1
clk(R)->clk(R)	2.842    */-0.873        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.800    */-0.873        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.779    */-0.873        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__15_/D    1
clk(R)->clk(R)	2.842    */-0.873        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.783    */-0.873        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.814    */-0.873        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.803    */-0.873        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.783    */-0.872        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__2_/D    1
clk(F)->clk(R)	2.799    */-0.872        */0.101         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__1_/D    1
clk(R)->clk(R)	2.841    */-0.872        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__56_/D    1
clk(R)->clk(R)	2.844    */-0.872        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__57_/D    1
clk(F)->clk(R)	2.804    */-0.872        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.807    */-0.872        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__29_/D    1
clk(F)->clk(R)	2.837    */-0.872        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__29_/D    1
clk(R)->clk(R)	2.768    */-0.872        */0.132         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__22_/D    1
clk(R)->clk(R)	2.838    */-0.872        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.779    */-0.872        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.820    */-0.872        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.785    */-0.872        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__2_/D    1
clk(F)->clk(R)	2.789    */-0.872        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__1_/D    1
clk(F)->clk(R)	2.814    */-0.872        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.810    */-0.872        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.810    */-0.872        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__14_/D    1
clk(F)->clk(R)	2.771    */-0.872        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__13_/D    1
clk(F)->clk(R)	2.778    */-0.872        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__27_/D    1
clk(R)->clk(R)	2.842    */-0.872        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.789    */-0.872        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__25_/D    1
clk(F)->clk(R)	2.814    */-0.872        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.838    */-0.872        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.805    */-0.872        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.803    */-0.872        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.760    */-0.872        */0.140         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.799    */-0.872        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__29_/D    1
clk(R)->clk(R)	2.841    */-0.871        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__10_/D    1
clk(F)->clk(R)	2.800    */-0.871        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__51_/D    1
clk(R)->clk(R)	2.844    */-0.871        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.805    */-0.871        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__4_/D    1
clk(R)->clk(R)	2.842    */-0.871        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__26_/D    1
clk(R)->clk(R)	2.841    */-0.871        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.801    */-0.871        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.776    */-0.871        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.810    */-0.871        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__38_/D    1
clk(F)->clk(R)	2.802    */-0.871        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.783    */-0.871        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.820    */-0.871        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.838    */-0.871        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.811    */-0.871        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__14_/D    1
clk(R)->clk(R)	2.837    */-0.871        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.824    */-0.871        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.770    */-0.871        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.803    */-0.871        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.800    */-0.871        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__51_/D    1
clk(R)->clk(R)	2.841    */-0.871        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__10_/D    1
clk(F)->clk(R)	2.811    */-0.871        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.788    */-0.870        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.837    */-0.870        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.786    */-0.870        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.785    */-0.870        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.791    */-0.870        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.803    */-0.870        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.784    */-0.870        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.809    */-0.870        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.803    */-0.870        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.778    */-0.870        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.795    */-0.870        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.812    */-0.870        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__24_/D    1
clk(R)->clk(R)	2.842    */-0.870        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.804    */-0.870        */0.096         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__53_/D    1
clk(R)->clk(R)	2.841    */-0.870        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.769    */-0.870        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__35_/D    1
clk(R)->clk(R)	2.842    */-0.870        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.782    */-0.870        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__52_/D    1
clk(F)->clk(R)	2.783    */-0.870        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.773    */-0.870        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__13_/D    1
clk(F)->clk(R)	2.802    */-0.870        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.769    */-0.870        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.815    */-0.870        */0.085         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.782    */-0.870        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.814    */-0.870        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.776    */-0.870        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.790    */-0.869        */0.110         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__9_/D    1
clk(R)->clk(R)	2.838    */-0.869        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.796    */-0.869        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__10_/D    1
clk(R)->clk(R)	2.843    */-0.869        */0.057         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.802    */-0.869        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__28_/D    1
clk(F)->clk(R)	2.838    */-0.869        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.808    */-0.869        */0.092         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__39_/D    1
clk(R)->clk(R)	2.841    */-0.869        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.774    */-0.869        */0.126         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.811    */-0.869        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.784    */-0.869        */0.116         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__12_/D    1
clk(R)->clk(R)	2.843    */-0.869        */0.057         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.799    */-0.869        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.805    */-0.869        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.808    */-0.869        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__39_/D    1
clk(F)->clk(R)	2.809    */-0.869        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__22_/D    1
clk(F)->clk(R)	2.786    */-0.869        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__62_/D    1
clk(F)->clk(R)	2.798    */-0.869        */0.102         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.801    */-0.869        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.785    */-0.869        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.805    */-0.869        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__61_/D    1
clk(F)->clk(R)	2.806    */-0.869        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.823    */-0.869        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.787    */-0.869        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__48_/D    1
clk(R)->clk(R)	2.841    */-0.869        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.806    */-0.869        */0.094         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.837    */-0.868        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.781    */-0.868        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.807    */-0.868        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.755    */-0.868        */0.145         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__43_/D    1
clk(R)->clk(R)	2.844    */-0.868        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.801    */-0.868        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.756    */-0.868        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.789    */-0.868        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__27_/D    1
clk(F)->clk(R)	2.837    */-0.868        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.775    */-0.868        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__50_/D    1
clk(F)->clk(R)	2.791    */-0.868        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.789    */-0.868        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.789    */-0.868        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__26_/D    1
clk(F)->clk(R)	2.811    */-0.868        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.782    */-0.868        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.783    */-0.868        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.773    */-0.868        */0.127         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.807    */-0.867        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__52_/D    1
clk(F)->clk(R)	2.805    */-0.867        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.776    */-0.867        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.801    */-0.867        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.837    */-0.867        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.826    */-0.867        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__27_/D    1
clk(R)->clk(R)	2.844    */-0.867        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__44_/D    1
clk(R)->clk(R)	2.843    */-0.867        */0.057         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.779    */-0.867        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.800    */-0.867        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__29_/D    1
clk(R)->clk(R)	2.841    */-0.867        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.800    */-0.867        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.803    */-0.867        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__52_/D    1
clk(R)->clk(R)	2.842    */-0.867        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.787    */-0.867        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.784    */-0.867        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__10_/D    1
clk(R)->clk(R)	2.842    */-0.867        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__12_/D    1
clk(R)->clk(R)	2.841    */-0.867        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.786    */-0.867        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.794    */-0.867        */0.106         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.774    */-0.867        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.781    */-0.867        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.809    */-0.867        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.797    */-0.867        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.785    */-0.867        */0.115         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.828    */-0.867        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__29_/D    1
clk(R)->clk(R)	2.841    */-0.867        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__24_/D    1
clk(R)->clk(R)	2.841    */-0.866        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.758    */-0.866        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.756    */-0.866        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.781    */-0.866        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.776    */-0.866        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.776    */-0.866        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.802    */-0.866        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.810    */-0.866        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.783    */-0.866        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__38_/D    1
clk(F)->clk(R)	2.805    */-0.866        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.794    */-0.866        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.774    */-0.866        */0.126         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__63_/D    1
clk(R)->clk(R)	2.841    */-0.866        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.785    */-0.866        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__34_/D    1
clk(R)->clk(R)	2.841    */-0.866        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.807    */-0.866        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.786    */-0.866        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.785    */-0.866        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.803    */-0.866        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.789    */-0.866        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.808    */-0.866        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__37_/D    1
clk(R)->clk(R)	2.841    */-0.866        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.783    */-0.865        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.795    */-0.865        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__46_/D    1
clk(F)->clk(R)	2.777    */-0.865        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.755    */-0.865        */0.145         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__42_/D    1
clk(F)->clk(R)	2.811    */-0.865        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.802    */-0.865        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.806    */-0.865        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__61_/D    1
clk(R)->clk(R)	2.741    */-0.865        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.804    */-0.865        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.781    */-0.865        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.776    */-0.865        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.802    */-0.865        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.807    */-0.865        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__35_/D    1
clk(R)->clk(R)	2.841    */-0.865        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.837    */-0.865        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.801    */-0.865        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.802    */-0.865        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.816    */-0.865        */0.084         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.786    */-0.865        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.782    */-0.865        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.808    */-0.865        */0.092         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.776    */-0.865        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.809    */-0.865        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__4_/D    1
clk(R)->clk(R)	2.844    */-0.864        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__41_/D    1
clk(R)->clk(R)	2.844    */-0.864        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.810    */-0.864        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__43_/D    1
clk(R)->clk(R)	2.841    */-0.864        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__17_/D    1
clk(R)->clk(R)	2.841    */-0.864        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.838    */-0.864        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.778    */-0.864        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__1_/D    1
clk(R)->clk(R)	2.840    */-0.864        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.789    */-0.864        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__2_/D    1
clk(F)->clk(R)	2.804    */-0.864        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.784    */-0.864        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.778    */-0.864        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.801    */-0.864        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.785    */-0.864        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.817    */-0.864        */0.083         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.800    */-0.864        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__10_/D    1
clk(R)->clk(R)	2.841    */-0.864        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.804    */-0.864        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.786    */-0.864        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.806    */-0.864        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__28_/D    1
clk(R)->clk(R)	2.841    */-0.864        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__7_/D    1
clk(R)->clk(R)	2.844    */-0.864        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.801    */-0.864        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.777    */-0.863        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__15_/D    1
clk(R)->clk(R)	2.844    */-0.863        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.803    */-0.863        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__49_/D    1
clk(R)->clk(R)	2.844    */-0.863        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__39_/D    1
clk(R)->clk(R)	2.842    */-0.863        */0.058         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.823    */-0.863        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.783    */-0.863        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.814    */-0.863        */0.086         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__22_/D    1
clk(F)->clk(R)	2.789    */-0.863        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.757    */-0.863        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.809    */-0.863        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.775    */-0.863        */0.125         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.807    */-0.863        */0.093         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.818    */-0.863        */0.082         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.759    */-0.863        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.788    */-0.863        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.774    */-0.863        */0.126         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__6_/D    1
clk(F)->clk(R)	2.799    */-0.863        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__62_/D    1
clk(R)->clk(R)	2.840    */-0.863        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.786    */-0.863        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.806    */-0.862        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.787    */-0.862        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.809    */-0.862        */0.091         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__21_/D    1
clk(R)->clk(R)	2.844    */-0.862        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__9_/D    1
clk(R)->clk(R)	2.844    */-0.862        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.790    */-0.862        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.787    */-0.862        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.771    */-0.862        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.804    */-0.862        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.822    */-0.862        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__23_/D    1
clk(R)->clk(R)	2.841    */-0.862        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.810    */-0.862        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.756    */-0.862        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__47_/D    1
clk(F)->clk(R)	2.806    */-0.862        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.759    */-0.862        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.791    */-0.862        */0.109         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.797    */-0.862        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.783    */-0.862        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.775    */-0.862        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.781    */-0.862        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__40_/D    1
clk(R)->clk(R)	2.841    */-0.862        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.778    */-0.862        */0.122         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.844    */-0.861        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.784    */-0.861        */0.116         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.808    */-0.861        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.778    */-0.861        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__22_/D    1
clk(R)->clk(R)	2.742    */-0.861        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__18_/D    1
clk(F)->clk(R)	2.817    */-0.861        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.784    */-0.861        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.785    */-0.861        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.788    */-0.861        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.816    */-0.861        */0.084         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.808    */-0.861        */0.092         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.780    */-0.861        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.809    */-0.861        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__8_/D    1
clk(R)->clk(R)	2.840    */-0.861        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__2_/D    1
clk(R)->clk(R)	2.841    */-0.861        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.784    */-0.861        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__12_/D    1
clk(R)->clk(R)	2.771    */-0.861        */0.129         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.784    */-0.861        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.790    */-0.861        */0.110         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.799    */-0.861        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__42_/D    1
clk(F)->clk(R)	2.766    */-0.861        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.778    */-0.861        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.807    */-0.861        */0.093         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__60_/D    1
clk(R)->clk(R)	2.841    */-0.861        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.812    */-0.861        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.767    */-0.861        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.810    */-0.861        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.788    */-0.861        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__14_/D    1
clk(R)->clk(R)	2.841    */-0.861        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.822    */-0.861        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.779    */-0.861        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.785    */-0.860        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.777    */-0.860        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.767    */-0.860        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.778    */-0.860        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__6_/D    1
clk(R)->clk(R)	2.838    */-0.860        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.819    */-0.860        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.788    */-0.860        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.798    */-0.860        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.787    */-0.860        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.791    */-0.860        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.808    */-0.860        */0.092         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__7_/D    1
clk(R)->clk(R)	2.841    */-0.860        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__22_/D    1
clk(R)->clk(R)	2.844    */-0.860        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__59_/D    1
clk(R)->clk(R)	2.841    */-0.860        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__23_/D    1
clk(R)->clk(R)	2.838    */-0.860        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.781    */-0.860        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__2_/D    1
clk(R)->clk(R)	2.841    */-0.860        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.779    */-0.860        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.804    */-0.860        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__11_/D    1
clk(R)->clk(R)	2.844    */-0.860        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__58_/D    1
clk(R)->clk(R)	2.842    */-0.860        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__30_/D    1
clk(R)->clk(R)	2.841    */-0.860        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.787    */-0.860        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.788    */-0.860        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.792    */-0.860        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.766    */-0.860        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.818    */-0.860        */0.082         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__61_/D    1
clk(R)->clk(R)	2.841    */-0.860        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.790    */-0.860        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__15_/D    1
clk(F)->clk(R)	2.791    */-0.860        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.785    */-0.860        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.808    */-0.860        */0.092         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__7_/D    1
clk(R)->clk(R)	2.841    */-0.859        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__13_/D    1
clk(R)->clk(R)	2.744    */-0.859        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.784    */-0.859        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.810    */-0.859        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.790    */-0.859        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__50_/D    1
clk(R)->clk(R)	2.838    */-0.859        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.780    */-0.859        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.801    */-0.859        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.801    */-0.859        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.810    */-0.859        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__58_/D    1
clk(R)->clk(R)	2.841    */-0.859        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.791    */-0.859        */0.109         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.788    */-0.859        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__47_/D    1
clk(R)->clk(R)	2.841    */-0.859        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.777    */-0.859        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.792    */-0.859        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__51_/D    1
clk(R)->clk(R)	2.844    */-0.859        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.826    */-0.859        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.819    */-0.859        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.817    */-0.859        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.785    */-0.859        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.767    */-0.859        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.843    */-0.859        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__19_/D    1
clk(R)->clk(R)	2.844    */-0.859        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.788    */-0.859        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.784    */-0.859        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.781    */-0.859        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.812    */-0.859        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__35_/D    1
clk(R)->clk(R)	2.843    */-0.858        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.762    */-0.858        */0.138         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__42_/D    1
clk(F)->clk(R)	2.776    */-0.858        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__12_/D    1
clk(R)->clk(R)	2.844    */-0.858        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.803    */-0.858        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.800    */-0.858        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.776    */-0.858        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.779    */-0.858        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.800    */-0.858        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.786    */-0.858        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.786    */-0.858        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__35_/D    1
clk(R)->clk(R)	2.841    */-0.858        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.780    */-0.858        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__53_/D    1
clk(R)->clk(R)	2.841    */-0.858        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__1_/D    1
clk(R)->clk(R)	2.844    */-0.858        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.785    */-0.858        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.788    */-0.858        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.823    */-0.858        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.781    */-0.858        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__38_/D    1
clk(F)->clk(R)	2.804    */-0.858        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.799    */-0.858        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.782    */-0.858        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.800    */-0.858        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__8_/D    1
clk(R)->clk(R)	2.838    */-0.858        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.782    */-0.858        */0.118         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.787    */-0.858        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.782    */-0.858        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.791    */-0.857        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.789    */-0.857        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.807    */-0.857        */0.093         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.778    */-0.857        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.781    */-0.857        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__1_/D    1
clk(R)->clk(R)	2.740    */-0.857        */0.160         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.770    */-0.857        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.778    */-0.857        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__10_/D    1
clk(F)->clk(R)	2.777    */-0.857        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.785    */-0.857        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.798    */-0.857        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__34_/D    1
clk(R)->clk(R)	2.841    */-0.857        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__16_/D    1
clk(R)->clk(R)	2.741    */-0.857        */0.159         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__31_/D    1
clk(F)->clk(R)	2.759    */-0.857        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.812    */-0.857        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__21_/D    1
clk(R)->clk(R)	2.842    */-0.857        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.783    */-0.857        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.792    */-0.857        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.801    */-0.857        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.794    */-0.857        */0.106         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__47_/D    1
clk(R)->clk(R)	2.844    */-0.857        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.791    */-0.857        */0.109         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__45_/D    1
clk(R)->clk(R)	2.742    */-0.857        */0.158         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.823    */-0.857        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.800    */-0.857        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.792    */-0.857        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.787    */-0.857        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.783    */-0.857        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.803    */-0.856        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.783    */-0.856        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.780    */-0.856        */0.120         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__10_/D    1
clk(R)->clk(R)	2.746    */-0.856        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.783    */-0.856        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.778    */-0.856        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.792    */-0.856        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.778    */-0.856        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.829    */-0.856        */0.071         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.790    */-0.856        */0.110         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__35_/D    1
clk(R)->clk(R)	2.844    */-0.856        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.795    */-0.856        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.819    */-0.856        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.780    */-0.856        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.801    */-0.856        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__31_/D    1
clk(R)->clk(R)	2.841    */-0.856        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.801    */-0.856        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.778    */-0.856        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.765    */-0.856        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.800    */-0.856        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__17_/D    1
clk(F)->clk(R)	2.775    */-0.856        */0.125         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.789    */-0.856        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__10_/D    1
clk(R)->clk(R)	2.844    */-0.856        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.809    */-0.856        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.794    */-0.856        */0.106         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.794    */-0.856        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.787    */-0.856        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.777    */-0.856        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__52_/D    1
clk(R)->clk(R)	2.841    */-0.856        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.781    */-0.856        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.810    */-0.855        */0.090         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.785    */-0.855        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.783    */-0.855        */0.117         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.783    */-0.855        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__62_/D    1
clk(R)->clk(R)	2.841    */-0.855        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.823    */-0.855        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.783    */-0.855        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.765    */-0.855        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.813    */-0.855        */0.087         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__32_/D    1
clk(R)->clk(R)	2.841    */-0.855        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.785    */-0.855        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.781    */-0.855        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.819    */-0.855        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.818    */-0.855        */0.082         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.766    */-0.855        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.795    */-0.855        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.824    */-0.855        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.809    */-0.855        */0.091         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__56_/D    1
clk(R)->clk(R)	2.841    */-0.855        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__16_/D    1
clk(R)->clk(R)	2.842    */-0.855        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__62_/D    1
clk(R)->clk(R)	2.838    */-0.855        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.774    */-0.855        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.789    */-0.855        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.820    */-0.855        */0.080         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.799    */-0.855        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.790    */-0.855        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.785    */-0.855        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.776    */-0.855        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.817    */-0.855        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__0_/D    1
clk(R)->clk(R)	2.841    */-0.855        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.814    */-0.855        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.789    */-0.854        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__58_/D    1
clk(F)->clk(R)	2.791    */-0.854        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__28_/D    1
clk(F)->clk(R)	2.788    */-0.854        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.795    */-0.854        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.824    */-0.854        */0.076         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.790    */-0.854        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.776    */-0.854        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__50_/D    1
clk(R)->clk(R)	2.844    */-0.854        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__63_/D    1
clk(R)->clk(R)	2.747    */-0.854        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.782    */-0.854        */0.118         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.806    */-0.854        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__46_/D    1
clk(F)->clk(R)	2.789    */-0.854        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.798    */-0.854        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.771    */-0.854        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.795    */-0.854        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__40_/D    1
clk(R)->clk(R)	2.841    */-0.854        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.826    */-0.854        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.780    */-0.854        */0.120         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.782    */-0.854        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.821    */-0.854        */0.079         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.792    */-0.854        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.784    */-0.854        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.767    */-0.854        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.778    */-0.854        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__49_/D    1
clk(R)->clk(R)	2.841    */-0.854        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.794    */-0.854        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.808    */-0.854        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.823    */-0.854        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.778    */-0.854        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__49_/D    1
clk(R)->clk(R)	2.841    */-0.853        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.791    */-0.853        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.792    */-0.853        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.786    */-0.853        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__15_/D    1
clk(R)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.792    */-0.853        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.818    */-0.853        */0.082         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.786    */-0.853        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.795    */-0.853        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__51_/D    1
clk(R)->clk(R)	2.840    */-0.853        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.795    */-0.853        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__46_/D    1
clk(F)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.787    */-0.853        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.746    */-0.853        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__51_/D    1
clk(R)->clk(R)	2.840    */-0.853        */0.060         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__20_/D    1
clk(R)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.791    */-0.853        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.826    */-0.853        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__46_/D    1
clk(R)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__55_/D    1
clk(R)->clk(R)	2.841    */-0.853        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.783    */-0.853        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.799    */-0.853        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.844    */-0.853        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__9_/D    1
clk(R)->clk(R)	2.841    */-0.853        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.796    */-0.853        */0.104         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.784    */-0.853        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.780    */-0.852        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.775    */-0.852        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.842    */-0.852        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.790    */-0.852        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.823    */-0.852        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.780    */-0.852        */0.120         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.838    */-0.852        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__14_/D    1
clk(R)->clk(R)	2.844    */-0.852        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.790    */-0.852        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__15_/D    1
clk(F)->clk(R)	2.843    */-0.852        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.791    */-0.852        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.786    */-0.852        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__41_/D    1
clk(F)->clk(R)	2.783    */-0.852        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.783    */-0.852        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.767    */-0.852        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__32_/D    1
clk(R)->clk(R)	2.744    */-0.852        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.805    */-0.852        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.791    */-0.852        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.781    */-0.852        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.787    */-0.852        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__45_/D    1
clk(F)->clk(R)	2.805    */-0.852        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.826    */-0.852        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.786    */-0.852        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.767    */-0.852        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.806    */-0.852        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__46_/D    1
clk(F)->clk(R)	2.794    */-0.852        */0.106         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.775    */-0.852        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.794    */-0.852        */0.106         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.809    */-0.852        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__62_/D    1
clk(F)->clk(R)	2.795    */-0.852        */0.105         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.824    */-0.852        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.791    */-0.852        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.787    */-0.852        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__38_/D    1
clk(F)->clk(R)	2.776    */-0.852        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.785    */-0.852        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.788    */-0.851        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__13_/D    1
clk(F)->clk(R)	2.800    */-0.851        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.789    */-0.851        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__14_/D    1
clk(R)->clk(R)	2.844    */-0.851        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__17_/D    1
clk(R)->clk(R)	2.841    */-0.851        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.809    */-0.851        */0.091         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.821    */-0.851        */0.079         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.785    */-0.851        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.806    */-0.851        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.784    */-0.851        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.786    */-0.851        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.808    */-0.851        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__62_/D    1
clk(R)->clk(R)	2.844    */-0.851        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.768    */-0.851        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.765    */-0.851        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.843    */-0.851        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.786    */-0.851        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.798    */-0.851        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__41_/D    1
clk(F)->clk(R)	2.776    */-0.850        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.844    */-0.850        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__49_/D    1
clk(R)->clk(R)	2.841    */-0.850        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.797    */-0.850        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.784    */-0.850        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.787    */-0.850        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__45_/D    1
clk(R)->clk(R)	2.745    */-0.850        */0.155         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__31_/D    1
clk(F)->clk(R)	2.799    */-0.850        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.812    */-0.850        */0.088         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.841    */-0.850        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.806    */-0.850        */0.094         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__58_/D    1
clk(R)->clk(R)	2.840    */-0.850        */0.060         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.841    */-0.850        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.799    */-0.850        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.766    */-0.850        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.788    */-0.850        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.783    */-0.850        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.765    */-0.850        */0.135         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.801    */-0.850        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.792    */-0.850        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.765    */-0.850        */0.135         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.787    */-0.850        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.805    */-0.850        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__14_/D    1
clk(R)->clk(R)	2.841    */-0.850        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.764    */-0.850        */0.136         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.781    */-0.850        */0.119         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__27_/D    1
clk(F)->clk(R)	2.786    */-0.850        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.806    */-0.850        */0.094         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.844    */-0.850        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.784    */-0.850        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.775    */-0.850        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.776    */-0.850        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.806    */-0.849        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__15_/D    1
clk(F)->clk(R)	2.783    */-0.849        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.768    */-0.849        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__56_/D    1
clk(R)->clk(R)	2.841    */-0.849        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.792    */-0.849        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.784    */-0.849        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.788    */-0.849        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.789    */-0.849        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.789    */-0.849        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.788    */-0.849        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__57_/D    1
clk(R)->clk(R)	2.841    */-0.849        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.823    */-0.849        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.775    */-0.849        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.824    */-0.849        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__55_/D    1
clk(R)->clk(R)	2.841    */-0.849        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.809    */-0.849        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.824    */-0.849        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.798    */-0.849        */0.102         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.743    -0.849/*        0.157/*         nr/router_ring/r3/cwi/even_tail_reg_1_/D    1
clk(F)->clk(R)	2.777    */-0.849        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.767    */-0.849        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.778    */-0.849        */0.122         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.843    */-0.849        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.786    */-0.849        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.822    */-0.849        */0.078         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.788    */-0.849        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.827    */-0.849        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.800    */-0.849        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__13_/D    1
clk(R)->clk(R)	2.746    */-0.849        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__31_/D    1
clk(F)->clk(R)	2.844    */-0.849        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.783    */-0.848        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.843    */-0.848        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.766    */-0.848        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.778    */-0.848        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__21_/D    1
clk(R)->clk(R)	2.841    */-0.848        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.787    */-0.848        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.784    */-0.848        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.785    */-0.848        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.776    */-0.848        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.777    */-0.848        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.777    */-0.848        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.777    */-0.848        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.826    */-0.848        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.776    */-0.848        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.803    */-0.848        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.788    */-0.848        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.795    */-0.848        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.837    */-0.848        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__11_/D    1
clk(R)->clk(R)	2.842    */-0.848        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__32_/D    1
clk(R)->clk(R)	2.841    */-0.848        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__18_/D    1
clk(R)->clk(R)	2.817    */-0.848        */0.083         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.843    */-0.848        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.841    */-0.848        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.781    */-0.848        */0.119         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.791    */-0.848        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.827    */-0.848        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.824    */-0.848        */0.076         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.767    */-0.848        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.842    */-0.848        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.786    */-0.848        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.823    */-0.848        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.837    */-0.848        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.819    */-0.848        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.788    */-0.848        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.808    */-0.848        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__36_/D    1
clk(R)->clk(R)	2.744    */-0.847        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__8_/D    1
clk(F)->clk(R)	2.795    */-0.847        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.767    */-0.847        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.776    */-0.847        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__60_/D    1
clk(R)->clk(R)	2.841    */-0.847        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.769    */-0.847        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__41_/D    1
clk(R)->clk(R)	2.844    */-0.847        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.842    */-0.847        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.821    */-0.847        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.786    */-0.847        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__6_/D    1
clk(R)->clk(R)	2.748    */-0.847        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.791    */-0.847        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.786    */-0.847        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.842    */-0.847        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.842    */-0.847        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.827    */-0.847        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.745    */-0.847        */0.155         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__61_/D    1
clk(F)->clk(R)	2.782    */-0.847        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__49_/D    1
clk(R)->clk(R)	2.817    */-0.847        */0.083         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.843    */-0.847        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.784    */-0.847        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.842    */-0.847        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.787    */-0.847        */0.113         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.838    */-0.847        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.843    */-0.847        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.842    */-0.847        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.847        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.802    */-0.847        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.785    */-0.846        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__49_/D    1
clk(F)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.775    */-0.846        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.807    */-0.846        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.800    */-0.846        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.790    */-0.846        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.785    */-0.846        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.786    */-0.846        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.778    */-0.846        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.844    */-0.846        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.768    */-0.846        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.799    */-0.846        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__38_/D    1
clk(F)->clk(R)	2.767    */-0.846        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__41_/D    1
clk(R)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.777    */-0.846        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.844    */-0.846        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.809    */-0.846        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.844    */-0.846        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__22_/D    1
clk(R)->clk(R)	2.841    */-0.846        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.803    */-0.846        */0.097         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.782    */-0.846        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.844    */-0.846        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.792    */-0.846        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.823    */-0.846        */0.077         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.822    */-0.846        */0.078         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__38_/D    1
clk(F)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.786    */-0.846        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.808    */-0.846        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.823    */-0.846        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.767    */-0.846        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__16_/D    1
clk(R)->clk(R)	2.844    */-0.846        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.785    */-0.846        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.823    */-0.846        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.811    */-0.846        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.800    */-0.846        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__26_/D    1
clk(R)->clk(R)	2.842    */-0.846        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.796    */-0.846        */0.104         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.810    */-0.845        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.825    */-0.845        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.819    */-0.845        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.827    */-0.845        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.812    */-0.845        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.786    */-0.845        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.788    */-0.845        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.803    */-0.845        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.843    */-0.845        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.790    */-0.845        */0.110         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__48_/D    1
clk(R)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__31_/D    1
clk(R)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.769    */-0.845        */0.131         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__40_/D    1
clk(R)->clk(R)	2.841    */-0.845        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.799    */-0.845        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.787    */-0.845        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.808    */-0.845        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.747    */-0.845        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.843    */-0.845        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.802    */-0.845        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.771    */-0.845        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.775    */-0.845        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__61_/D    1
clk(F)->clk(R)	2.805    */-0.845        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.777    */-0.845        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.769    */-0.845        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__42_/D    1
clk(F)->clk(R)	2.827    */-0.845        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__23_/D    1
clk(F)->clk(R)	2.791    */-0.845        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__38_/D    1
clk(F)->clk(R)	2.791    */-0.845        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__10_/D    1
clk(R)->clk(R)	2.842    */-0.845        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__61_/D    1
clk(R)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.842    */-0.845        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.786    */-0.845        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.797    */-0.845        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.842    */-0.845        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.787    */-0.845        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__61_/D    1
clk(F)->clk(R)	2.768    */-0.845        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.788    */-0.845        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__29_/D    1
clk(R)->clk(R)	2.842    */-0.845        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.841    */-0.845        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.842    */-0.845        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.843    */-0.845        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.790    */-0.845        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__28_/D    1
clk(R)->clk(R)	2.844    */-0.845        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.812    */-0.845        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.843    */-0.845        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.808    */-0.845        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.801    */-0.845        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__37_/D    1
clk(R)->clk(R)	2.844    */-0.844        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__62_/D    1
clk(F)->clk(R)	2.791    */-0.844        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.798    */-0.844        */0.102         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.792    */-0.844        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__38_/D    1
clk(F)->clk(R)	2.800    */-0.844        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.790    */-0.844        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.792    */-0.844        */0.108         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.767    */-0.844        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__61_/D    1
clk(R)->clk(R)	2.841    */-0.844        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.755    */-0.844        */0.145         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__45_/D    1
clk(F)->clk(R)	2.804    */-0.844        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.804    */-0.844        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.823    */-0.844        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.794    */-0.844        */0.106         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.783    */-0.844        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.783    */-0.844        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.791    */-0.844        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.792    */-0.844        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.790    */-0.844        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.791    */-0.844        */0.109         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.806    */-0.844        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.779    */-0.844        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.796    */-0.844        */0.104         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.758    */-0.844        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__45_/D    1
clk(F)->clk(R)	2.777    */-0.844        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.786    */-0.844        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.842    */-0.844        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.791    */-0.844        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.811    */-0.844        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.844    */-0.844        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.843    */-0.844        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__30_/D    1
clk(R)->clk(R)	3.596    */-0.844        */-0.696        nr/router_ring/r4/cwi/state_even_reg_0_/D    1
clk(F)->clk(R)	2.811    */-0.843        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.768    */-0.843        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.844    */-0.843        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.799    */-0.843        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.841    */-0.843        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.789    */-0.843        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__39_/D    1
clk(F)->clk(R)	2.844    */-0.843        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__7_/D    1
clk(R)->clk(R)	2.844    */-0.843        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.806    */-0.843        */0.094         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.798    */-0.843        */0.102         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.776    */-0.843        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.826    */-0.843        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__17_/D    1
clk(F)->clk(R)	2.841    */-0.843        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.824    */-0.843        */0.076         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.789    */-0.843        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.770    */-0.843        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.823    */-0.843        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__62_/D    1
clk(F)->clk(R)	2.746    */-0.843        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.799    */-0.843        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.786    */-0.843        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.801    */-0.843        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.779    */-0.843        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.782    */-0.843        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__18_/D    1
clk(R)->clk(R)	2.844    */-0.843        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.788    */-0.843        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.746    */-0.843        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.844    */-0.843        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.842    */-0.843        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.785    */-0.843        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.843    */-0.843        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.803    */-0.843        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.790    */-0.842        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__49_/D    1
clk(F)->clk(R)	2.821    */-0.842        */0.079         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.810    */-0.842        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.843    */-0.842        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.793    */-0.842        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.789    */-0.842        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.792    */-0.842        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.837    */-0.842        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.784    */-0.842        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.843    */-0.842        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.805    */-0.842        */0.095         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.801    */-0.842        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.832    */-0.842        */0.068         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.785    */-0.842        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.777    */-0.842        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.821    */-0.842        */0.079         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.843    */-0.842        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.844    */-0.842        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.805    */-0.842        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.779    */-0.842        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.800    */-0.842        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.796    */-0.842        */0.104         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.833    */-0.842        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.809    */-0.842        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.811    */-0.842        */0.089         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.843    */-0.842        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.841    */-0.842        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.772    */-0.842        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__43_/D    1
clk(F)->clk(R)	2.784    */-0.842        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__36_/D    1
clk(F)->clk(R)	2.794    */-0.842        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.768    */-0.842        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.791    */-0.842        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__49_/D    1
clk(F)->clk(R)	2.843    */-0.842        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.809    */-0.842        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.812    */-0.842        */0.088         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.779    */-0.842        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.813    */-0.841        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.806    */-0.841        */0.094         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.823    */-0.841        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.777    */-0.841        */0.123         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.789    */-0.841        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.789    */-0.841        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.809    */-0.841        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.791    */-0.841        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__61_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.841        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.842    */-0.841        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.792    */-0.841        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__47_/D    1
clk(F)->clk(R)	2.812    */-0.841        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__27_/D    1
clk(R)->clk(R)	2.639    */-0.841        */0.261         nr/router_ring/r2/cwo/state_odd_reg_3_/D    1
clk(F)->clk(R)	2.786    */-0.841        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__48_/D    1
clk(F)->clk(R)	2.791    */-0.841        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.844    */-0.841        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.788    */-0.841        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.800    */-0.841        */0.100         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__62_/D    1
clk(F)->clk(R)	2.786    */-0.841        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.748    */-0.841        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.788    */-0.841        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__42_/D    1
clk(F)->clk(R)	2.813    */-0.841        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.838    */-0.841        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.780    */-0.841        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.843    */-0.841        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.810    */-0.841        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.786    */-0.841        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.807    */-0.841        */0.093         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.790    */-0.840        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__49_/D    1
clk(F)->clk(R)	2.842    */-0.840        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__29_/D    1
clk(R)->clk(R)	2.841    */-0.840        */0.059         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.842    */-0.840        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.787    */-0.840        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.784    */-0.840        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.800    */-0.840        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.787    */-0.840        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__43_/D    1
clk(F)->clk(R)	2.842    */-0.840        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.832    */-0.840        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__63_/D    1
clk(R)->clk(R)	2.748    */-0.840        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__8_/D    1
clk(F)->clk(R)	2.804    */-0.840        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.792    */-0.840        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__47_/D    1
clk(F)->clk(R)	2.771    */-0.840        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__47_/D    1
clk(F)->clk(R)	2.833    */-0.840        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.833    */-0.840        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.795    */-0.840        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.842    */-0.840        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.829    */-0.840        */0.071         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.799    */-0.840        */0.101         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.843    */-0.840        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.838    */-0.840        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.833    */-0.840        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.807    */-0.840        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__40_/D    1
clk(F)->clk(R)	2.843    */-0.840        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.843    */-0.840        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.803    */-0.840        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.825    */-0.840        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.826    */-0.840        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.844    */-0.840        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.808    */-0.840        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__46_/D    1
clk(F)->clk(R)	2.787    */-0.840        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.789    */-0.840        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.837    */-0.840        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.799    */-0.840        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.837    */-0.840        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.785    */-0.840        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.800    */-0.839        */0.100         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.787    */-0.839        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.784    */-0.839        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.827    */-0.839        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__48_/D    1
clk(R)->clk(R)	2.844    */-0.839        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.751    -0.839/*        0.149/*         nr/router_ring/r3/cwi/even_tail_reg_3_/D    1
clk(F)->clk(R)	2.751    -0.839/*        0.149/*         nr/router_ring/r3/cwi/even_tail_reg_2_/D    1
clk(F)->clk(R)	2.787    */-0.839        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__28_/D    1
clk(R)->clk(R)	2.844    */-0.839        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.833    */-0.839        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.789    */-0.839        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.788    */-0.839        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__10_/D    1
clk(F)->clk(R)	2.767    */-0.839        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.801    */-0.839        */0.099         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.804    */-0.839        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.794    */-0.839        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__37_/D    1
clk(R)->clk(R)	2.844    */-0.839        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.788    */-0.839        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.823    */-0.839        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.776    */-0.839        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.810    */-0.839        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.831    */-0.839        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__51_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.802    */-0.839        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.796    */-0.839        */0.104         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.844    */-0.839        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.842    */-0.839        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.843    */-0.839        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__54_/D    1
clk(R)->clk(R)	2.844    */-0.838        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.843    */-0.838        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.809    */-0.838        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.751    -0.838/*        0.149/*         nr/router_ring/r3/cwi/even_tail_reg_4_/D    1
clk(F)->clk(R)	2.843    */-0.838        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.830    */-0.838        */0.070         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__30_/D    1
clk(F)->clk(R)	2.842    */-0.838        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.790    */-0.838        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.807    */-0.838        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.843    */-0.838        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.813    */-0.838        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.805    */-0.838        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.772    */-0.838        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.842    */-0.838        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.797    */-0.838        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.800    */-0.838        */0.100         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.808    */-0.838        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.842    */-0.838        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__0_/D    1
clk(F)->clk(R)	2.827    */-0.838        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.823    */-0.838        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.797    */-0.838        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.824    */-0.838        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.781    */-0.838        */0.119         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.824    */-0.838        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.822    */-0.838        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.777    */-0.838        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.788    */-0.837        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.806    */-0.837        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.807    */-0.837        */0.093         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.810    */-0.837        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.790    */-0.837        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.832    */-0.837        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__7_/D    1
clk(F)->clk(R)	2.798    */-0.837        */0.102         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.810    */-0.837        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.790    */-0.837        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.833    */-0.837        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.841    */-0.837        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.767    */-0.837        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.844    */-0.837        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.842    */-0.837        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.833    */-0.837        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__16_/D    1
clk(F)->clk(R)	2.790    */-0.837        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.844    */-0.837        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.805    */-0.837        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.785    */-0.837        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.837        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.789    */-0.837        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__27_/D    1
clk(R)->clk(R)	2.844    */-0.837        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__0_/D    1
clk(R)->clk(R)	2.844    */-0.837        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.811    */-0.837        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.833    */-0.837        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.789    */-0.837        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__43_/D    1
clk(F)->clk(R)	2.833    */-0.837        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__17_/D    1
clk(F)->clk(R)	2.842    */-0.837        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.843    */-0.837        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.842    */-0.837        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.791    */-0.836        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__42_/D    1
clk(F)->clk(R)	2.843    */-0.836        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.794    */-0.836        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__35_/D    1
clk(F)->clk(R)	2.844    */-0.836        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.833    */-0.836        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__52_/D    1
clk(F)->clk(R)	2.796    */-0.836        */0.104         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.789    */-0.836        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.838    */-0.836        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.795    */-0.836        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.791    */-0.836        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.843    */-0.836        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.824    */-0.836        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.795    */-0.836        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__39_/D    1
clk(F)->clk(R)	2.784    */-0.836        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.833    */-0.836        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.799    */-0.836        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.833    */-0.836        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.787    */-0.836        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.824    */-0.836        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.767    */-0.836        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.843    */-0.836        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.784    */-0.836        */0.116         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.843    */-0.836        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.798    */-0.836        */0.102         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.812    */-0.836        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.775    */-0.836        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.844    */-0.836        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__10_/D    1
clk(F)->clk(R)	2.807    */-0.836        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.775    */-0.836        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.833    */-0.836        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.828    */-0.836        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__31_/D    1
clk(F)->clk(R)	2.811    */-0.836        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.844    */-0.836        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.785    */-0.836        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__52_/D    1
clk(F)->clk(R)	2.822    */-0.836        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.805    */-0.836        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__27_/D    1
clk(F)->clk(R)	2.825    */-0.836        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.842    */-0.836        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.785    */-0.835        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.843    */-0.835        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.833    */-0.835        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.825    */-0.835        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.754    -0.835/*        0.146/*         nr/router_ring/r3/cwi/even_tail_reg_0_/D    1
clk(F)->clk(R)	2.786    */-0.835        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.833    */-0.835        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__53_/D    1
clk(F)->clk(R)	2.783    */-0.835        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.843    */-0.835        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.841    */-0.835        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.842    */-0.835        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__49_/D    1
clk(R)->clk(R)	2.844    */-0.835        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.791    */-0.835        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.766    */-0.835        */0.134         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.833    */-0.835        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__50_/D    1
clk(F)->clk(R)	2.790    */-0.835        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.833    */-0.835        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.843    */-0.835        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.842    */-0.835        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.793    */-0.835        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__48_/D    1
clk(F)->clk(R)	2.773    */-0.835        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.828    */-0.835        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.794    */-0.835        */0.106         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__42_/D    1
clk(F)->clk(R)	2.811    */-0.835        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.843    */-0.835        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.838    */-0.835        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.790    */-0.835        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.753    -0.835/*        0.147/*         nr/router_ring/r3/cwi/even_tail_reg_5_/D    1
clk(F)->clk(R)	2.833    */-0.835        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.789    */-0.835        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.789    */-0.835        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.844    */-0.835        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__30_/D    1
clk(R)->clk(R)	2.844    */-0.835        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.844    */-0.835        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.799    */-0.835        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.795    */-0.834        */0.105         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.809    */-0.834        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.758    */-0.834        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.842    */-0.834        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.791    */-0.834        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.785    */-0.834        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.754    -0.834/*        0.146/*         nr/router_ring/r3/cwi/even_tail_reg_6_/D    1
clk(F)->clk(R)	2.790    */-0.834        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.776    */-0.834        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.804    */-0.834        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.832    */-0.834        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__13_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.841    */-0.834        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.797    */-0.834        */0.103         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__47_/D    1
clk(F)->clk(R)	2.844    */-0.834        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.828    */-0.834        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.838    */-0.834        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.824    */-0.834        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.842    */-0.834        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.807    */-0.834        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.790    */-0.834        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__28_/D    1
clk(R)->clk(R)	2.743    */-0.834        */0.157         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__35_/D    1
clk(F)->clk(R)	2.838    */-0.834        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.843    */-0.834        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.791    */-0.834        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.797    */-0.834        */0.103         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__62_/D    1
clk(F)->clk(R)	2.833    */-0.834        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__23_/D    1
clk(F)->clk(R)	2.842    */-0.834        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.813    */-0.834        */0.087         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.786    */-0.834        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.842    */-0.834        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.783    */-0.833        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.787    */-0.833        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.806    */-0.833        */0.094         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.843    */-0.833        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.789    */-0.833        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.808    */-0.833        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.792    */-0.833        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.825    */-0.833        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.810    */-0.833        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.807    */-0.833        */0.093         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.775    */-0.833        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.775    */-0.833        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.796    */-0.833        */0.104         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.833    */-0.833        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.788    */-0.833        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.776    */-0.833        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.833    */-0.833        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.844    */-0.833        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.829    */-0.833        */0.071         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.790    */-0.833        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.790    */-0.833        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.808    */-0.833        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.842    */-0.833        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.790    */-0.833        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.791    */-0.833        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.797    */-0.833        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.843    */-0.833        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__17_/D    1
clk(R)->clk(R)	3.604    */-0.833        */-0.704        nr/router_ring/r4/cwi/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.828    */-0.833        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.843    */-0.833        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__1_/D    1
clk(R)->clk(R)	2.844    */-0.833        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.799    */-0.833        */0.101         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.793    */-0.833        */0.107         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.833    */-0.833        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.808    */-0.832        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.833    */-0.832        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__22_/D    1
clk(F)->clk(R)	2.844    */-0.832        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.805    */-0.832        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.746    */-0.832        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.832    */-0.832        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.842    */-0.832        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.833    */-0.832        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.822    */-0.832        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.833    */-0.832        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.790    */-0.832        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.833    */-0.832        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__24_/D    1
clk(F)->clk(R)	2.790    */-0.832        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.789    */-0.832        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.843    */-0.832        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.808    */-0.832        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.798    */-0.832        */0.102         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.843    */-0.832        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.776    */-0.832        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.843    */-0.832        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.793    */-0.832        */0.107         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__36_/D    1
clk(F)->clk(R)	2.843    */-0.832        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.776    */-0.832        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.838    */-0.831        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.842    */-0.831        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.842    */-0.831        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.794    */-0.831        */0.106         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.833    */-0.831        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.778    */-0.831        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.838    */-0.831        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.756    -0.831/*        0.144/*         nr/router_ring/r3/cwi/even_tail_reg_7_/D    1
clk(F)->clk(R)	2.842    */-0.831        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.789    */-0.831        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.838    */-0.831        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.842    */-0.831        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__48_/D    1
clk(R)->clk(R)	2.746    */-0.831        */0.154         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.843    */-0.831        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.831        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.786    */-0.831        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.811    */-0.831        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.843    */-0.830        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.843    */-0.830        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.778    */-0.830        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.779    */-0.830        */0.121         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.842    */-0.830        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.791    */-0.830        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.843    */-0.830        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.793    */-0.830        */0.107         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.843    */-0.830        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.773    */-0.830        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.782    */-0.830        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__19_/D    1
clk(F)->clk(R)	2.843    */-0.830        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.776    */-0.830        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.777    */-0.830        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.796    */-0.830        */0.104         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__48_/D    1
clk(F)->clk(R)	2.823    */-0.830        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.777    */-0.830        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.833    */-0.829        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.799    */-0.829        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__23_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.801    */-0.829        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.833    */-0.829        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__27_/D    1
clk(F)->clk(R)	2.833    */-0.829        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.844    */-0.829        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.842    */-0.829        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.782    */-0.829        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__19_/D    1
clk(F)->clk(R)	2.785    */-0.829        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.795    */-0.829        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__43_/D    1
clk(F)->clk(R)	2.813    */-0.829        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.844    */-0.829        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.785    */-0.829        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.844    */-0.829        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.842    */-0.829        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.839    */-0.829        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.843    */-0.829        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.827    */-0.829        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.777    */-0.828        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.842    */-0.828        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.838    */-0.828        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.789    */-0.828        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.844    */-0.828        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.822    */-0.828        */0.078         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.815    */-0.828        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.746    */-0.828        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.809    */-0.828        */0.091         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.843    */-0.828        */0.057         nr/router_ring/r2/ccwi/even_tail_reg_2_/D    1
clk(F)->clk(R)	2.843    */-0.828        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.795    */-0.828        */0.105         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.773    */-0.828        */0.127         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.829    */-0.828        */0.071         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__25_/D    1
clk(F)->clk(R)	2.830    */-0.828        */0.070         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__14_/D    1
clk(F)->clk(R)	2.844    */-0.828        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.843    */-0.828        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.832    */-0.828        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__28_/D    1
clk(F)->clk(R)	2.833    */-0.828        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.789    */-0.828        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.842    */-0.827        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.822    */-0.827        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.844    */-0.827        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.843    */-0.827        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.810    */-0.827        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.822    */-0.827        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.823    */-0.827        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.843    */-0.827        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.839    */-0.827        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.777    */-0.827        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.843    */-0.827        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.814    */-0.827        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__43_/D    1
clk(R)->clk(R)	2.744    */-0.827        */0.156         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__40_/D    1
clk(F)->clk(R)	2.806    */-0.827        */0.094         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.843    */-0.827        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.844    */-0.827        */0.056         nr/router_ring/r2/ccwi/even_tail_reg_1_/D    1
clk(F)->clk(R)	2.800    */-0.827        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.779    */-0.827        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.833    */-0.827        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.823    */-0.827        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.777    */-0.826        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__23_/D    1
clk(F)->clk(R)	2.757    */-0.826        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.833    */-0.826        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.843    */-0.826        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.791    */-0.826        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.833    */-0.826        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.791    */-0.826        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__54_/D    1
clk(R)->clk(R)	2.747    */-0.826        */0.153         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.826    */-0.826        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__30_/D    1
clk(R)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r2/cwi/MEM_CW_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.832    */-0.826        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__15_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.843    */-0.826        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__61_/D    1
clk(R)->clk(R)	2.749    */-0.826        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.844    */-0.826        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.789    */-0.826        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.823    */-0.826        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.833    */-0.826        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.798    */-0.825        */0.102         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.844    */-0.825        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.795    */-0.825        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__4_/D    1
clk(R)->clk(R)	2.746    */-0.825        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__41_/D    1
clk(F)->clk(R)	2.834    */-0.825        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.808    */-0.825        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__29_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__63_/D    1
clk(R)->clk(R)	2.746    */-0.825        */0.154         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__40_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.814    */-0.825        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__40_/D    1
clk(F)->clk(R)	2.815    */-0.825        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__34_/D    1
clk(R)->clk(R)	2.748    */-0.825        */0.152         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.806    */-0.825        */0.094         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.843    */-0.825        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.842    */-0.825        */0.058         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.815    */-0.825        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__46_/D    1
clk(R)->clk(R)	2.639    */-0.825        */0.261         nr/router_ring/r2/ccwo/state_odd_reg_3_/D    1
clk(F)->clk(R)	2.795    */-0.825        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.844    */-0.825        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.809    */-0.825        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.813    */-0.825        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.758    */-0.825        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__58_/D    1
clk(F)->clk(R)	2.843    */-0.825        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.833    */-0.825        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.811    */-0.824        */0.089         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.825    */-0.824        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.794    */-0.824        */0.106         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.779    */-0.824        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.793    */-0.824        */0.107         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.808    */-0.824        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.834    */-0.824        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.786    */-0.824        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.817    */-0.824        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.789    */-0.824        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__62_/D    1
clk(F)->clk(R)	2.814    */-0.824        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.844    */-0.824        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.787    */-0.824        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.833    */-0.824        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.843    */-0.823        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.815    */-0.823        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.785    */-0.823        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.813    */-0.823        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.811    */-0.823        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.768    */-0.823        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__45_/D    1
clk(F)->clk(R)	2.758    */-0.823        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__44_/D    1
clk(F)->clk(R)	2.787    */-0.823        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.816    */-0.823        */0.084         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.785    */-0.823        */0.115         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.843    */-0.823        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.817    */-0.823        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.785    */-0.823        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.803    */-0.823        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__23_/D    1
clk(F)->clk(R)	2.792    */-0.823        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__61_/D    1
clk(F)->clk(R)	2.786    */-0.823        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.843    */-0.823        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.807    */-0.823        */0.093         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.844    */-0.823        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.843    */-0.823        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.759    */-0.823        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__61_/D    1
clk(F)->clk(R)	2.814    */-0.823        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.817    */-0.823        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.833    */-0.823        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__11_/D    1
clk(F)->clk(R)	2.765    */-0.823        */0.135         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__33_/D    1
clk(F)->clk(R)	2.768    */-0.822        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.803    */-0.822        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.811    */-0.822        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.843    */-0.822        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.842    */-0.822        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.832    */-0.822        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__9_/D    1
clk(F)->clk(R)	2.842    */-0.822        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__18_/D    1
clk(R)->clk(R)	2.750    */-0.822        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__36_/D    1
clk(R)->clk(R)	2.749    */-0.822        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_2__35_/D    1
clk(R)->clk(R)	2.749    */-0.822        */0.151         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__36_/D    1
clk(F)->clk(R)	2.787    */-0.822        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.817    */-0.822        */0.083         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__46_/D    1
clk(R)->clk(R)	2.814    */-0.822        */0.086         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.785    */-0.822        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.816    */-0.822        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.793    */-0.822        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.844    */-0.822        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.843    */-0.822        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.822        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.809    */-0.822        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.844    */-0.822        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.806    */-0.822        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.844    */-0.821        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.844    */-0.821        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.842    */-0.821        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.811    */-0.821        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.783    */-0.821        */0.117         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.777    */-0.821        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.844    */-0.821        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.811    */-0.821        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.805    */-0.821        */0.095         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__38_/D    1
clk(R)->clk(R)	2.815    */-0.821        */0.085         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.825    */-0.821        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.811    */-0.821        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__58_/D    1
clk(F)->clk(R)	2.817    */-0.821        */0.083         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.826    */-0.821        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.806    */-0.821        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.808    */-0.821        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.843    */-0.821        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.797    */-0.821        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.810    */-0.821        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.797    */-0.821        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.834    */-0.821        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.813    */-0.821        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.844    */-0.821        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.844    */-0.821        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.813    */-0.820        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.788    */-0.820        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__19_/D    1
clk(F)->clk(R)	2.810    */-0.820        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.760    */-0.820        */0.140         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__39_/D    1
clk(F)->clk(R)	2.812    */-0.820        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.791    */-0.820        */0.109         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.787    */-0.820        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__59_/D    1
clk(F)->clk(R)	2.815    */-0.820        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.770    */-0.820        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.783    */-0.820        */0.117         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.842    */-0.820        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.833    */-0.820        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__12_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.787    */-0.820        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.808    */-0.820        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__33_/D    1
clk(F)->clk(R)	2.844    */-0.820        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.808    */-0.820        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.843    */-0.820        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.844    */-0.820        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.833    */-0.820        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.821    */-0.820        */0.079         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.821    */-0.820        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.820    */-0.820        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__43_/D    1
clk(R)->clk(R)	2.838    */-0.819        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.788    */-0.819        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.830    */-0.819        */0.070         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__1_/D    1
clk(F)->clk(R)	2.823    */-0.819        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.843    */-0.819        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__18_/D    1
clk(R)->clk(R)	2.750    */-0.819        */0.150         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.810    */-0.819        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.810    */-0.819        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.795    */-0.819        */0.105         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.844    */-0.819        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.786    */-0.819        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.817    */-0.819        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.842    */-0.819        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.815    */-0.819        */0.085         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.815    */-0.819        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.843    */-0.819        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.843    */-0.819        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.843    */-0.819        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.791    */-0.819        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.788    */-0.819        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__40_/D    1
clk(F)->clk(R)	2.792    */-0.819        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.842    */-0.819        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.817    */-0.819        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.793    */-0.819        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.842    */-0.819        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.789    */-0.818        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.843    */-0.818        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.793    */-0.818        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.842    */-0.818        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.764    */-0.818        */0.136         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.844    */-0.818        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.818        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.843    */-0.818        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.816    */-0.818        */0.084         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.786    */-0.818        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.792    */-0.818        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__47_/D    1
clk(F)->clk(R)	2.823    */-0.818        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.843    */-0.818        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.842    */-0.818        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.842    */-0.818        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.787    */-0.818        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.843    */-0.818        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.842    */-0.818        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.793    */-0.818        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.824    */-0.818        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.833    */-0.818        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.804    */-0.818        */0.096         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.789    */-0.818        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.810    */-0.818        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__32_/D    1
clk(F)->clk(R)	2.824    */-0.818        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.843    */-0.818        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.790    */-0.818        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.844    */-0.818        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.807    */-0.817        */0.093         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.800    */-0.817        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.842    */-0.817        */0.058         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.843    */-0.817        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.797    */-0.817        */0.103         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__17_/D    1
clk(F)->clk(R)	2.824    */-0.817        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.844    */-0.817        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.842    */-0.817        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.842    */-0.817        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.820    */-0.817        */0.080         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.818    */-0.817        */0.082         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.842    */-0.817        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.787    */-0.817        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.809    */-0.817        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.787    */-0.817        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.842    */-0.817        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.817        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.789    */-0.817        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.814    */-0.817        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.810    */-0.817        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.844    */-0.817        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.823    */-0.817        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.843    */-0.817        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.805    */-0.817        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.823    */-0.817        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.777    */-0.817        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.784    */-0.817        */0.116         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.767    */-0.817        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.844    */-0.817        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.790    */-0.817        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.826    */-0.817        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.824    */-0.817        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__45_/D    1
clk(F)->clk(R)	2.789    */-0.816        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.789    */-0.816        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.843    */-0.816        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.843    */-0.816        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.842    */-0.816        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.788    */-0.816        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.843    */-0.816        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.842    */-0.816        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.785    */-0.816        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.820    */-0.816        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.825    */-0.816        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__46_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.804    */-0.816        */0.096         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.789    */-0.816        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__42_/D    1
clk(F)->clk(R)	2.843    */-0.816        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.789    */-0.816        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.821    */-0.816        */0.079         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.788    */-0.816        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.824    */-0.816        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__59_/D    1
clk(F)->clk(R)	2.844    */-0.816        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.825    */-0.816        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__56_/D    1
clk(F)->clk(R)	2.786    */-0.816        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.814    */-0.816        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.843    */-0.816        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.789    */-0.816        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.787    */-0.816        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__14_/D    1
clk(R)->clk(R)	2.748    */-0.816        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__37_/D    1
clk(F)->clk(R)	2.842    */-0.816        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.842    */-0.816        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.821    */-0.815        */0.079         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.812    */-0.815        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.790    */-0.815        */0.110         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.769    */-0.815        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.843    */-0.815        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.824    */-0.815        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.819    */-0.815        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.819    */-0.815        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__20_/D    1
clk(R)->clk(R)	2.754    */-0.815        */0.146         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.818    */-0.815        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.818    */-0.815        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.842    */-0.815        */0.058         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.789    */-0.815        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__46_/D    1
clk(F)->clk(R)	2.839    */-0.815        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.807    */-0.815        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.790    */-0.815        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__42_/D    1
clk(F)->clk(R)	2.812    */-0.815        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.818    */-0.815        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.815        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.785    */-0.815        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.805    */-0.815        */0.095         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.842    */-0.815        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.808    */-0.814        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.787    */-0.814        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__23_/D    1
clk(F)->clk(R)	2.815    */-0.814        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.790    */-0.814        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.791    */-0.814        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.788    */-0.814        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.778    */-0.814        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.825    */-0.814        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.811    */-0.814        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__63_/D    1
clk(F)->clk(R)	2.789    */-0.814        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.843    */-0.814        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.793    */-0.814        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.824    */-0.814        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.785    */-0.814        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.844    */-0.814        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__42_/D    1
clk(F)->clk(R)	2.792    */-0.814        */0.108         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.787    */-0.814        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__16_/D    1
clk(R)->clk(R)	2.838    */-0.814        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.823    */-0.814        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.809    */-0.814        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.785    */-0.814        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.844    */-0.814        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.842    */-0.814        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.791    */-0.814        */0.109         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.791    */-0.814        */0.109         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.785    */-0.814        */0.115         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.826    */-0.814        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.796    */-0.814        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.844    */-0.814        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.807    */-0.814        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.827    */-0.814        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__46_/D    1
clk(F)->clk(R)	2.821    */-0.814        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.822    */-0.814        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.787    */-0.814        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.842    */-0.814        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.825    */-0.814        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.810    */-0.814        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.821    */-0.814        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.810    */-0.814        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.842    */-0.814        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.844    */-0.814        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__63_/D    1
clk(R)->clk(R)	2.747    */-0.814        */0.153         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__32_/D    1
clk(F)->clk(R)	2.811    */-0.814        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.825    */-0.813        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.823    */-0.813        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__41_/D    1
clk(F)->clk(R)	2.843    */-0.813        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.825    */-0.813        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.789    */-0.813        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__39_/D    1
clk(F)->clk(R)	2.842    */-0.813        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__10_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.786    */-0.813        */0.114         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.823    */-0.813        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.795    */-0.813        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.831    */-0.813        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__2_/D    1
clk(F)->clk(R)	2.823    */-0.813        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.790    */-0.813        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.818    */-0.813        */0.082         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.814    */-0.813        */0.086         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.843    */-0.813        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.842    */-0.813        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.811    */-0.813        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.844    */-0.813        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.809    */-0.813        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__31_/D    1
clk(R)->clk(R)	2.771    */-0.813        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__48_/D    1
clk(F)->clk(R)	2.791    */-0.813        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.814    */-0.813        */0.086         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.789    */-0.813        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.842    */-0.813        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.795    */-0.813        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.843    */-0.813        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.824    */-0.812        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.842    */-0.812        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.808    */-0.812        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.817    */-0.812        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.842    */-0.812        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.810    */-0.812        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.789    */-0.812        */0.111         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.842    */-0.812        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.800    */-0.812        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.791    */-0.812        */0.109         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.816    */-0.812        */0.084         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.813    */-0.812        */0.087         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.785    */-0.812        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__37_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.828    */-0.812        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__45_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__15_/D    1
clk(R)->clk(R)	2.772    */-0.812        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.795    */-0.812        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.843    */-0.812        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.842    */-0.812        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.822    */-0.812        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.816    */-0.812        */0.084         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.844    */-0.812        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.825    */-0.811        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.815    */-0.811        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.823    */-0.811        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.842    */-0.811        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.766    */-0.811        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__44_/D    1
clk(F)->clk(R)	2.809    */-0.811        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.812    */-0.811        */0.088         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.820    */-0.811        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__61_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__33_/D    1
clk(R)->clk(R)	2.755    */-0.811        */0.145         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__36_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.842    */-0.811        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.842    */-0.811        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.800    */-0.811        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.822    */-0.811        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.810    */-0.811        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.808    */-0.811        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__58_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.813    */-0.811        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.842    */-0.811        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.844    */-0.811        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.790    */-0.811        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__44_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.843    */-0.811        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.825    */-0.811        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.816    */-0.811        */0.084         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.790    */-0.810        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.790    */-0.810        */0.110         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.808    */-0.810        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.810    */-0.810        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.819    */-0.810        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.788    */-0.810        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.787    */-0.810        */0.113         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.817    */-0.810        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.842    */-0.810        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.816    */-0.810        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.808    */-0.810        */0.092         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.842    */-0.810        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__25_/D    1
clk(R)->clk(R)	2.756    */-0.810        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__41_/D    1
clk(F)->clk(R)	2.793    */-0.810        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.810    */-0.810        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.812    */-0.810        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.796    */-0.810        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__56_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.842    */-0.810        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.818    */-0.810        */0.082         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.810    */-0.810        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.842    */-0.810        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.766    */-0.810        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.807    */-0.810        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.843    */-0.810        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.794    */-0.810        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.844    */-0.810        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.817    */-0.810        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.758    */-0.809        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.767    */-0.809        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__39_/D    1
clk(F)->clk(R)	2.825    */-0.809        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.821    */-0.809        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__61_/D    1
clk(R)->clk(R)	2.756    */-0.809        */0.144         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.818    */-0.809        */0.082         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.812    */-0.809        */0.088         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.813    */-0.809        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.825    */-0.809        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.842    */-0.809        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.815    */-0.809        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.820    */-0.809        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__39_/D    1
clk(F)->clk(R)	2.816    */-0.809        */0.084         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.793    */-0.809        */0.107         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.796    */-0.809        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.788    */-0.809        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.811    */-0.809        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.817    */-0.809        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__35_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.824    */-0.809        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.814    */-0.809        */0.086         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.822    */-0.809        */0.078         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__30_/D    1
clk(F)->clk(R)	2.843    */-0.809        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.826    */-0.809        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.815    */-0.809        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__38_/D    1
clk(F)->clk(R)	2.844    */-0.809        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.842    */-0.809        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.768    */-0.808        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__59_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.808    */-0.808        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.767    */-0.808        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__39_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.842    */-0.808        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.843    */-0.808        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.808    */-0.808        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.841    */-0.808        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.843    */-0.808        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.788    */-0.808        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.819    */-0.808        */0.081         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.843    */-0.808        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.812    */-0.808        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.842    */-0.808        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.768    */-0.808        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.818    */-0.808        */0.082         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.818    */-0.808        */0.082         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.842    */-0.808        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.843    */-0.808        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.767    */-0.808        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__61_/D    1
clk(F)->clk(R)	2.843    */-0.808        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.801    */-0.808        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.812    */-0.808        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.844    */-0.808        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.843    */-0.807        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.822    */-0.807        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__47_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.843    */-0.807        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.841    */-0.807        */0.059         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.807        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.842    */-0.807        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__10_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.819    */-0.807        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.803    */-0.807        */0.097         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.843    */-0.807        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__33_/D    1
clk(R)->clk(R)	2.841    */-0.807        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.810    */-0.807        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.816    */-0.807        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.807    */-0.807        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.794    */-0.807        */0.106         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.796    */-0.807        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.811    */-0.807        */0.089         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.814    */-0.807        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.809    */-0.807        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.816    */-0.807        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.843    */-0.807        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.814    */-0.807        */0.086         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__18_/D    1
clk(R)->clk(R)	2.754    */-0.807        */0.146         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__40_/D    1
clk(F)->clk(R)	2.844    */-0.807        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__34_/D    1
clk(R)->clk(R)	2.757    */-0.807        */0.143         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__41_/D    1
clk(F)->clk(R)	2.809    */-0.807        */0.091         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.789    */-0.806        */0.111         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.814    */-0.806        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.798    */-0.806        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__57_/D    1
clk(F)->clk(R)	2.844    */-0.806        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.806        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.767    */-0.806        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__61_/D    1
clk(F)->clk(R)	2.811    */-0.806        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.844    */-0.806        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.814    */-0.806        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.799    */-0.806        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.844    */-0.806        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.823    */-0.806        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__47_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.814    */-0.806        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__10_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.834    */-0.806        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.811    */-0.806        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.842    */-0.806        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__0_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.805    */-0.806        */0.095         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.810    */-0.806        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__25_/D    1
clk(F)->clk(R)	2.811    */-0.806        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.843    */-0.806        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.823    */-0.806        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__44_/D    1
clk(F)->clk(R)	2.798    */-0.806        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.803    */-0.806        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.768    */-0.806        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__44_/D    1
clk(F)->clk(R)	2.818    */-0.806        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__63_/D    1
clk(F)->clk(R)	2.842    */-0.806        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.842    */-0.806        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.842    */-0.806        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.803    */-0.806        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.842    */-0.806        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.810    */-0.805        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.823    */-0.805        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__58_/D    1
clk(F)->clk(R)	2.842    */-0.805        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.808    */-0.805        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.812    */-0.805        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.787    */-0.805        */0.113         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.777    */-0.805        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.817    */-0.805        */0.083         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.817    */-0.805        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.802    */-0.805        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__56_/D    1
clk(F)->clk(R)	2.788    */-0.805        */0.112         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.808    */-0.805        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.814    */-0.805        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.768    */-0.805        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.813    */-0.805        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.842    */-0.805        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.821    */-0.805        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.770    */-0.805        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__44_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.828    */-0.805        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__62_/D    1
clk(F)->clk(R)	2.809    */-0.805        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.809    */-0.805        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.786    */-0.805        */0.114         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__45_/D    1
clk(F)->clk(R)	2.809    */-0.805        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.844    */-0.805        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.842    */-0.805        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.842    */-0.805        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.843    */-0.805        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.812    */-0.804        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.824    */-0.804        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__44_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.818    */-0.804        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.757    */-0.804        */0.143         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__36_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.834    */-0.804        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.814    */-0.804        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.819    */-0.804        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__52_/D    1
clk(F)->clk(R)	2.808    */-0.804        */0.092         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.811    */-0.804        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.777    */-0.804        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.828    */-0.804        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.819    */-0.804        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__37_/D    1
clk(R)->clk(R)	2.841    */-0.804        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.771    */-0.804        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__6_/D    1
clk(R)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.843    */-0.804        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.811    */-0.804        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.826    */-0.804        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__58_/D    1
clk(F)->clk(R)	2.844    */-0.804        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.842    */-0.804        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__57_/D    1
clk(R)->clk(R)	2.772    */-0.803        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__31_/D    1
clk(F)->clk(R)	2.824    */-0.803        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.843    */-0.803        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.810    */-0.803        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.822    */-0.803        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.811    */-0.803        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.804    */-0.803        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.843    */-0.803        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.806    */-0.803        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__2_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.801    */-0.803        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.817    */-0.803        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.803    */-0.803        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__11_/D    1
clk(F)->clk(R)	2.771    */-0.803        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__39_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.809    */-0.803        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.814    */-0.803        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.820    */-0.803        */0.080         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.803    */-0.803        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.822    */-0.803        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__37_/D    1
clk(F)->clk(R)	2.843    */-0.803        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.802    */-0.803        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__40_/D    1
clk(R)->clk(R)	2.749    */-0.803        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__55_/D    1
clk(F)->clk(R)	2.842    */-0.803        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.826    */-0.803        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.819    */-0.803        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.802    */-0.803        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__62_/D    1
clk(F)->clk(R)	2.844    */-0.803        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.842    */-0.803        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.843    */-0.803        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.800    */-0.803        */0.100         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.842    */-0.802        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.842    */-0.802        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.817    */-0.802        */0.083         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.827    */-0.802        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.824    */-0.802        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.812    */-0.802        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.771    */-0.802        */0.129         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__61_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.842    */-0.802        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.816    */-0.802        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__30_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.823    */-0.802        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__35_/D    1
clk(R)->clk(R)	2.751    */-0.802        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__57_/D    1
clk(F)->clk(R)	2.843    */-0.802        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.814    */-0.802        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.806    */-0.802        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.829    */-0.802        */0.071         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.829    */-0.802        */0.071         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.826    */-0.802        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.816    */-0.802        */0.084         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.843    */-0.802        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__61_/D    1
clk(R)->clk(R)	2.755    */-0.802        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__37_/D    1
clk(F)->clk(R)	2.830    */-0.802        */0.070         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.822    */-0.802        */0.078         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.843    */-0.802        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.819    */-0.802        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__33_/D    1
clk(R)->clk(R)	2.842    */-0.802        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.809    */-0.802        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.844    */-0.802        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.843    */-0.802        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__17_/D    1
clk(R)->clk(R)	2.748    */-0.802        */0.152         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.813    */-0.801        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.803    */-0.801        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r2/cwi/even_head_reg_6_/D    1
clk(F)->clk(R)	2.808    */-0.801        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.798    */-0.801        */0.102         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.812    */-0.801        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__5_/D    1
clk(R)->clk(R)	2.774    */-0.801        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.844    */-0.801        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.814    */-0.801        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.831    */-0.801        */0.069         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.821    */-0.801        */0.079         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.814    */-0.801        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.812    */-0.801        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__32_/D    1
clk(F)->clk(R)	2.844    */-0.801        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.815    */-0.801        */0.085         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.801        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r2/cwi/even_head_reg_2_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.811    */-0.801        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.844    */-0.801        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.815    */-0.801        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__27_/D    1
clk(F)->clk(R)	2.843    */-0.801        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.800    */-0.801        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r2/cwi/even_head_reg_0_/D    1
clk(F)->clk(R)	2.842    */-0.801        */0.058         nr/router_ring/r2/cwi/even_head_reg_1_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.808    */-0.800        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.842    */-0.800        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__10_/D    1
clk(R)->clk(R)	2.755    */-0.800        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.825    */-0.800        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__32_/D    1
clk(F)->clk(R)	2.822    */-0.800        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.813    */-0.800        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__10_/D    1
clk(F)->clk(R)	2.824    */-0.800        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__37_/D    1
clk(F)->clk(R)	2.827    */-0.800        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.842    */-0.800        */0.058         nr/router_ring/r2/cwi/even_head_reg_3_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.815    */-0.800        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.818    */-0.800        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__31_/D    1
clk(F)->clk(R)	2.812    */-0.800        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__14_/D    1
clk(R)->clk(R)	2.756    */-0.800        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__37_/D    1
clk(F)->clk(R)	2.828    */-0.800        */0.072         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.795    */-0.800        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.834    */-0.800        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.831    */-0.800        */0.069         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.811    */-0.800        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.821    */-0.800        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.841    */-0.800        */0.059         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.815    */-0.800        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.831    */-0.800        */0.069         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.811    */-0.800        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.799    */-0.800        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.804    */-0.800        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__25_/D    1
clk(F)->clk(R)	2.825    */-0.800        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.842    */-0.800        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.842    */-0.800        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.825    */-0.800        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.821    */-0.800        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__31_/D    1
clk(F)->clk(R)	2.844    */-0.800        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.843    */-0.800        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.817    */-0.799        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__29_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.818    */-0.799        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.842    */-0.799        */0.058         nr/router_ring/r2/cwi/even_head_reg_7_/D    1
clk(F)->clk(R)	2.816    */-0.799        */0.084         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.842    */-0.799        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.810    */-0.799        */0.090         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.811    */-0.799        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.811    */-0.799        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.834    */-0.799        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.814    */-0.799        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.805    */-0.799        */0.095         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__33_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.826    */-0.799        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.812    */-0.799        */0.088         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.842    */-0.799        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.802    */-0.799        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.770    */-0.799        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__34_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.805    */-0.799        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.827    */-0.799        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.802    */-0.799        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.844    */-0.799        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.828    */-0.799        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.810    */-0.799        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.842    */-0.799        */0.058         nr/router_ring/r2/cwi/even_head_reg_5_/D    1
clk(F)->clk(R)	2.843    */-0.799        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.772    */-0.799        */0.128         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.803    */-0.799        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.798    */-0.799        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.833    */-0.799        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.766    */-0.798        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__58_/D    1
clk(F)->clk(R)	2.811    */-0.798        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.828    */-0.798        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.818    */-0.798        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.798        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.798        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.798    */-0.798        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.842    */-0.798        */0.058         nr/router_ring/r2/cwi/even_head_reg_4_/D    1
clk(R)->clk(R)	2.756    */-0.798        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.841    */-0.798        */0.059         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.834    */-0.798        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.828    */-0.798        */0.072         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.817    */-0.798        */0.083         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.842    */-0.798        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.807    */-0.798        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__56_/D    1
clk(F)->clk(R)	2.842    */-0.798        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.804    */-0.798        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.844    */-0.798        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.804    */-0.798        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.835    */-0.798        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.817    */-0.798        */0.083         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.843    */-0.798        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.798        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.827    */-0.798        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__10_/D    1
clk(F)->clk(R)	2.835    */-0.798        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.817    */-0.798        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.842    */-0.798        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.816    */-0.797        */0.084         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__21_/D    1
clk(R)->clk(R)	2.755    */-0.797        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__57_/D    1
clk(F)->clk(R)	2.804    */-0.797        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__38_/D    1
clk(R)->clk(R)	2.774    */-0.797        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.812    */-0.797        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__9_/D    1
clk(F)->clk(R)	2.799    */-0.797        */0.101         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.842    */-0.797        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.825    */-0.797        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__39_/D    1
clk(F)->clk(R)	2.826    */-0.797        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__33_/D    1
clk(F)->clk(R)	2.826    */-0.797        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.805    */-0.797        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__9_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.842    */-0.797        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.804    */-0.797        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.812    */-0.797        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__60_/D    1
clk(F)->clk(R)	2.823    */-0.797        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__38_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.796    */-0.797        */0.104         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.815    */-0.797        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__9_/D    1
clk(F)->clk(R)	2.828    */-0.797        */0.072         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.835    */-0.797        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.815    */-0.797        */0.085         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.807    */-0.797        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.814    */-0.797        */0.086         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.812    */-0.797        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__61_/D    1
clk(F)->clk(R)	2.825    */-0.797        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.798    */-0.797        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.811    */-0.797        */0.089         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.804    */-0.797        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__62_/D    1
clk(R)->clk(R)	2.781    */-0.797        */0.119         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__31_/D    1
clk(F)->clk(R)	2.843    */-0.797        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.844    */-0.797        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.826    */-0.797        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__33_/D    1
clk(F)->clk(R)	2.823    */-0.797        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.828    */-0.797        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__32_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.812    */-0.796        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.835    */-0.796        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__56_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__28_/D    1
clk(R)->clk(R)	2.755    */-0.796        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__55_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.828    */-0.796        */0.072         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.811    */-0.796        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.811    */-0.796        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.804    */-0.796        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.819    */-0.796        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.820    */-0.796        */0.080         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.822    */-0.796        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__30_/D    1
clk(F)->clk(R)	2.828    */-0.796        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.824    */-0.796        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__31_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.832    */-0.796        */0.068         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__20_/D    1
clk(R)->clk(R)	2.749    */-0.796        */0.151         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.808    */-0.796        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.842    */-0.796        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.835    */-0.796        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__40_/D    1
clk(R)->clk(R)	2.842    */-0.796        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.821    */-0.796        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.827    */-0.796        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.776    */-0.796        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__5_/D    1
clk(F)->clk(R)	2.843    */-0.796        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.817    */-0.796        */0.083         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.844    */-0.796        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.768    */-0.795        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__60_/D    1
clk(F)->clk(R)	2.827    */-0.795        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.835    */-0.795        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.822    */-0.795        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.825    */-0.795        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.826    */-0.795        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.834    */-0.795        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.766    */-0.795        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__60_/D    1
clk(F)->clk(R)	2.801    */-0.795        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.766    */-0.795        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__34_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.810    */-0.795        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.777    */-0.795        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.768    */-0.795        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__58_/D    1
clk(F)->clk(R)	2.830    */-0.795        */0.070         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.809    */-0.795        */0.091         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.791    */-0.795        */0.109         nr/router_ring/r2/ccwi/odd_tail_reg_2_/D    1
clk(F)->clk(R)	2.805    */-0.795        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.800    */-0.795        */0.100         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__0_/D    1
clk(F)->clk(R)	2.843    */-0.795        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.795        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.802    */-0.794        */0.098         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.806    */-0.794        */0.094         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__39_/D    1
clk(F)->clk(R)	2.798    */-0.794        */0.102         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.819    */-0.794        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.830    */-0.794        */0.070         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__45_/D    1
clk(F)->clk(R)	2.844    */-0.794        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__7_/D    1
clk(R)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__6_/D    1
clk(R)->clk(R)	2.756    */-0.794        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__55_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.809    */-0.794        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__14_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.844    */-0.794        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.829    */-0.794        */0.071         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.794        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.831    */-0.794        */0.069         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__24_/D    1
clk(F)->clk(R)	2.844    */-0.794        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.844    */-0.794        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.827    */-0.794        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.820    */-0.794        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.843    */-0.794        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.842    */-0.794        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.842    */-0.793        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.825    */-0.793        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.828    */-0.793        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__63_/D    1
clk(F)->clk(R)	2.808    */-0.793        */0.092         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.801    */-0.793        */0.099         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.807    */-0.793        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.835    */-0.793        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.803    */-0.793        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.834    */-0.793        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.806    */-0.793        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.803    */-0.793        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.823    */-0.793        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.826    */-0.793        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.819    */-0.793        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.828    */-0.793        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__63_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.843    */-0.793        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.842    */-0.793        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__35_/D    1
clk(R)->clk(R)	2.756    */-0.793        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__57_/D    1
clk(F)->clk(R)	2.844    */-0.793        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.843    */-0.792        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.830    */-0.792        */0.070         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__35_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.818    */-0.792        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.808    */-0.792        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.778    */-0.792        */0.122         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__35_/D    1
clk(F)->clk(R)	2.843    */-0.792        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.843    */-0.792        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.843    */-0.792        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.808    */-0.792        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.825    */-0.792        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__36_/D    1
clk(F)->clk(R)	2.769    */-0.792        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__34_/D    1
clk(F)->clk(R)	2.812    */-0.792        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__47_/D    1
clk(F)->clk(R)	2.844    */-0.792        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.803    */-0.792        */0.097         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.822    */-0.791        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.825    */-0.791        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__36_/D    1
clk(F)->clk(R)	2.842    */-0.791        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.766    */-0.791        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__36_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.826    */-0.791        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.786    */-0.791        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.817    */-0.791        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__55_/D    1
clk(R)->clk(R)	2.787    */-0.791        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__48_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.843    */-0.791        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.833    */-0.791        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.843    */-0.791        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.825    */-0.791        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__29_/D    1
clk(F)->clk(R)	2.825    */-0.791        */0.075         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__16_/D    1
clk(F)->clk(R)	2.804    */-0.791        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.811    */-0.791        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.843    */-0.791        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.833    */-0.791        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__44_/D    1
clk(F)->clk(R)	2.844    */-0.791        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.833    */-0.791        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.806    */-0.791        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__16_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.830    */-0.790        */0.070         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__29_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.821    */-0.790        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.833    */-0.790        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.809    */-0.790        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.841    */-0.790        */0.059         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__4_/D    1
clk(F)->clk(R)	2.843    */-0.790        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.824    */-0.790        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__30_/D    1
clk(R)->clk(R)	2.787    */-0.790        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.833    */-0.790        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.805    */-0.790        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.830    */-0.790        */0.070         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.843    */-0.790        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.843    */-0.790        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.774    */-0.790        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.809    */-0.790        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__14_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.826    */-0.790        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.815    */-0.790        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__24_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.842    */-0.790        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.843    */-0.790        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__40_/D    1
clk(F)->clk(R)	2.844    */-0.790        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.842    */-0.789        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.833    */-0.789        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__39_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__57_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__7_/D    1
clk(R)->clk(R)	2.785    */-0.789        */0.115         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.820    */-0.789        */0.080         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.775    */-0.789        */0.125         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__51_/D    1
clk(F)->clk(R)	2.806    */-0.789        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.843    */-0.789        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.843    */-0.789        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.843    */-0.789        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.821    */-0.789        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.833    */-0.789        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__47_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.824    */-0.789        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__27_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.843    */-0.789        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.833    */-0.789        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.826    */-0.789        */0.074         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.784    */-0.789        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.825    */-0.789        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.821    */-0.789        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__10_/D    1
clk(F)->clk(R)	2.844    */-0.789        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.805    */-0.788        */0.095         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__63_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.833    */-0.788        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__4_/D    1
clk(R)->clk(R)	2.843    */-0.788        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__17_/D    1
clk(R)->clk(R)	2.756    */-0.788        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__60_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.805    */-0.788        */0.095         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.767    */-0.788        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__36_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.833    */-0.788        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.843    */-0.788        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__31_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__53_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.843    */-0.788        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.832    */-0.788        */0.068         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.811    */-0.788        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__46_/D    1
clk(F)->clk(R)	2.806    */-0.788        */0.094         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__15_/D    1
clk(F)->clk(R)	2.842    */-0.788        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__17_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.792    */-0.788        */0.108         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.819    */-0.788        */0.081         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.824    */-0.788        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__43_/D    1
clk(R)->clk(R)	2.750    */-0.788        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__62_/D    1
clk(F)->clk(R)	2.828    */-0.788        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__30_/D    1
clk(F)->clk(R)	2.844    */-0.788        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.833    */-0.788        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.810    */-0.787        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.808    */-0.787        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.767    */-0.787        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__35_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.791    */-0.787        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__36_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__7_/D    1
clk(F)->clk(R)	2.826    */-0.787        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.843    */-0.787        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.776    */-0.787        */0.124         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__34_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.825    */-0.787        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__38_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__60_/D    1
clk(R)->clk(R)	2.843    */-0.787        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.804    */-0.787        */0.096         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.807    */-0.787        */0.093         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.822    */-0.787        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.809    */-0.787        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__44_/D    1
clk(F)->clk(R)	2.843    */-0.787        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.843    */-0.787        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__50_/D    1
clk(F)->clk(R)	2.844    */-0.787        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.833    */-0.787        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.784    */-0.787        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__5_/D    1
clk(F)->clk(R)	2.826    */-0.787        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.833    */-0.786        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.843    */-0.786        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.772    */-0.786        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.843    */-0.786        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.828    */-0.786        */0.072         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.827    */-0.786        */0.073         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.811    */-0.786        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.833    */-0.786        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__20_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__16_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__3_/D    1
clk(R)->clk(R)	2.770    */-0.786        */0.130         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.823    */-0.786        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__9_/D    1
clk(F)->clk(R)	2.832    */-0.786        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.811    */-0.786        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.826    */-0.786        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.804    */-0.786        */0.096         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__37_/D    1
clk(F)->clk(R)	2.835    */-0.786        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__58_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.833    */-0.786        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.783    */-0.786        */0.117         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__5_/D    1
clk(F)->clk(R)	2.827    */-0.786        */0.073         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.809    */-0.786        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__15_/D    1
clk(F)->clk(R)	2.843    */-0.786        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.813    */-0.786        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.822    */-0.786        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.779    */-0.786        */0.121         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__38_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__17_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.786        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.843    */-0.786        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.809    */-0.785        */0.091         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__53_/D    1
clk(R)->clk(R)	2.843    */-0.785        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.809    */-0.785        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.808    */-0.785        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.819    */-0.785        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__28_/D    1
clk(R)->clk(R)	2.757    */-0.785        */0.143         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__60_/D    1
clk(F)->clk(R)	2.842    */-0.785        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.811    */-0.785        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__46_/D    1
clk(F)->clk(R)	2.809    */-0.785        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.843    */-0.785        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.828    */-0.785        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.843    */-0.785        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__52_/D    1
clk(R)->clk(R)	2.771    */-0.785        */0.129         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__40_/D    1
clk(F)->clk(R)	2.826    */-0.785        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__0_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.828    */-0.785        */0.072         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__29_/D    1
clk(F)->clk(R)	2.844    */-0.785        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__29_/D    1
clk(R)->clk(R)	2.755    */-0.785        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__0_/D    1
clk(R)->clk(R)	2.755    */-0.785        */0.145         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.817    */-0.785        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.785    */-0.785        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.823    */-0.785        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.810    */-0.784        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.843    */-0.784        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.826    */-0.784        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.824    */-0.784        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.827    */-0.784        */0.073         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.842    */-0.784        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__49_/D    1
clk(R)->clk(R)	2.772    */-0.784        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.843    */-0.784        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.813    */-0.784        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__0_/D    1
clk(F)->clk(R)	2.843    */-0.784        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.842    */-0.784        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.811    */-0.784        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__25_/D    1
clk(R)->clk(R)	2.770    */-0.784        */0.130         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__37_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.810    */-0.784        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__23_/D    1
clk(F)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__53_/D    1
clk(F)->clk(R)	2.833    */-0.784        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__61_/D    1
clk(R)->clk(R)	2.787    */-0.784        */0.113         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__8_/D    1
clk(R)->clk(R)	2.844    */-0.784        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.813    */-0.783        */0.087         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__42_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.833    */-0.783        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.843    */-0.783        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.818    */-0.783        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__8_/D    1
clk(R)->clk(R)	2.750    */-0.783        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__63_/D    1
clk(F)->clk(R)	2.833    */-0.783        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__49_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__16_/D    1
clk(F)->clk(R)	2.833    */-0.783        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.826    */-0.783        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__10_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.826    */-0.783        */0.074         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.823    */-0.783        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__18_/D    1
clk(R)->clk(R)	2.772    */-0.783        */0.128         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.835    */-0.783        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__61_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__7_/D    1
clk(F)->clk(R)	2.843    */-0.783        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.835    */-0.783        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.767    */-0.783        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__45_/D    1
clk(F)->clk(R)	2.843    */-0.783        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.783        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__51_/D    1
clk(F)->clk(R)	2.833    */-0.783        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.833    */-0.783        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.822    */-0.782        */0.078         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.835    */-0.782        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__44_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__17_/D    1
clk(F)->clk(R)	2.843    */-0.782        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.824    */-0.782        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__4_/D    1
clk(F)->clk(R)	2.833    */-0.782        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__48_/D    1
clk(F)->clk(R)	2.833    */-0.782        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.843    */-0.782        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.833    */-0.782        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__42_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.822    */-0.782        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__24_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.835    */-0.782        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__47_/D    1
clk(F)->clk(R)	2.826    */-0.782        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.756    */-0.782        */0.144         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__10_/D    1
clk(F)->clk(R)	2.843    */-0.782        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__40_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.808    */-0.782        */0.092         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__0_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.844    */-0.782        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.770    */-0.781        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__45_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.835    */-0.781        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.843    */-0.781        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.843    */-0.781        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.843    */-0.781        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__13_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.835    */-0.781        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__32_/D    1
clk(F)->clk(R)	2.843    */-0.781        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.824    */-0.781        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.771    */-0.781        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__35_/D    1
clk(F)->clk(R)	2.844    */-0.781        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.833    */-0.781        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.834    */-0.781        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__33_/D    1
clk(F)->clk(R)	2.843    */-0.781        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__30_/D    1
clk(F)->clk(R)	2.827    */-0.780        */0.073         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__61_/D    1
clk(R)->clk(R)	2.751    */-0.780        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__56_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.834    */-0.780        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.821    */-0.780        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__28_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.833    */-0.780        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.747    */-0.780        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.843    */-0.780        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.843    */-0.780        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.843    */-0.780        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__54_/D    1
clk(R)->clk(R)	2.756    */-0.780        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__62_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.844    */-0.780        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.807    */-0.780        */0.093         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__45_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.829    */-0.779        */0.071         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.842    */-0.779        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.823    */-0.779        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__17_/D    1
clk(R)->clk(R)	2.754    */-0.779        */0.146         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__63_/D    1
clk(F)->clk(R)	2.773    */-0.779        */0.127         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__36_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__28_/D    1
clk(F)->clk(R)	2.833    */-0.779        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__43_/D    1
clk(F)->clk(R)	2.829    */-0.779        */0.071         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.833    */-0.779        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__36_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.826    */-0.779        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__31_/D    1
clk(R)->clk(R)	2.751    */-0.779        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.844    */-0.779        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.833    */-0.778        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.738    */-0.778        */0.162         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_3__23_/D    1
clk(R)->clk(R)	2.751    */-0.778        */0.149         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__1_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__47_/D    1
clk(R)->clk(R)	2.774    */-0.778        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__41_/D    1
clk(R)->clk(R)	2.750    */-0.778        */0.150         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__1_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__53_/D    1
clk(R)->clk(R)	2.753    */-0.778        */0.147         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__63_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.788    */-0.778        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.826    */-0.778        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.835    */-0.778        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__63_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__10_/D    1
clk(F)->clk(R)	2.833    */-0.778        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__27_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.820    */-0.778        */0.080         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.844    */-0.778        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.843    */-0.778        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.835    */-0.778        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__39_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.843    */-0.777        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.843    */-0.777        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.813    */-0.777        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__26_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.844    */-0.777        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.842    */-0.777        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.788    */-0.777        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__38_/D    1
clk(R)->clk(R)	2.752    */-0.777        */0.148         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__3_/D    1
clk(F)->clk(R)	2.843    */-0.777        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.838    */-0.777        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.789    */-0.776        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.843    */-0.776        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.842    */-0.776        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.842    */-0.776        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.831    */-0.776        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__55_/D    1
clk(F)->clk(R)	2.810    */-0.776        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__37_/D    1
clk(F)->clk(R)	2.839    */-0.776        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__63_/D    1
clk(F)->clk(R)	2.817    */-0.776        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.841    */-0.776        */0.059         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.791    */-0.776        */0.109         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__59_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.758    */-0.776        */0.142         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__24_/D    1
clk(F)->clk(R)	2.748    */-0.776        */0.152         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__26_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.842    */-0.776        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__32_/D    1
clk(F)->clk(R)	2.839    */-0.776        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.790    */-0.776        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__5_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.817    */-0.776        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.781    */-0.776        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__34_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__24_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.839    */-0.776        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.827    */-0.776        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__24_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__15_/D    1
clk(F)->clk(R)	2.844    */-0.776        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__35_/D    1
clk(R)->clk(R)	2.757    */-0.776        */0.143         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__62_/D    1
clk(F)->clk(R)	2.839    */-0.776        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.839    */-0.775        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__9_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.791    */-0.775        */0.109         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__35_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.783    */-0.775        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__34_/D    1
clk(F)->clk(R)	2.839    */-0.775        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__11_/D    1
clk(F)->clk(R)	2.843    */-0.775        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.808    */-0.775        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__62_/D    1
clk(F)->clk(R)	2.844    */-0.775        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__7_/D    1
clk(R)->clk(R)	2.753    */-0.774        */0.147         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.843    */-0.774        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.823    */-0.774        */0.077         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__31_/D    1
clk(R)->clk(R)	2.754    */-0.774        */0.146         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_6__56_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.842    */-0.774        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.838    */-0.774        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.835    */-0.774        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.839    */-0.774        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.783    */-0.774        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__60_/D    1
clk(F)->clk(R)	2.813    */-0.774        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__26_/D    1
clk(F)->clk(R)	2.825    */-0.774        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.774        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__12_/D    1
clk(F)->clk(R)	2.839    */-0.774        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__55_/D    1
clk(R)->clk(R)	2.753    */-0.773        */0.147         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_4__1_/D    1
clk(F)->clk(R)	2.829    */-0.773        */0.071         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.823    */-0.773        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.835    */-0.773        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.831    */-0.773        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.818    */-0.773        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.829    */-0.773        */0.071         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.783    */-0.773        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__58_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__12_/D    1
clk(F)->clk(R)	2.843    */-0.773        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.749    */-0.773        */0.151         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__54_/D    1
clk(F)->clk(R)	2.818    */-0.773        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__15_/D    1
clk(F)->clk(R)	2.811    */-0.773        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__12_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__29_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__14_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.843    */-0.773        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.773        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__48_/D    1
clk(R)->clk(R)	2.756    */-0.773        */0.144         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_0__56_/D    1
clk(F)->clk(R)	2.843    */-0.773        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.838    */-0.772        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.824    */-0.772        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__14_/D    1
clk(F)->clk(R)	2.835    */-0.772        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__31_/D    1
clk(F)->clk(R)	2.764    */-0.772        */0.136         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__10_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.823    */-0.772        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__14_/D    1
clk(F)->clk(R)	2.834    */-0.772        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.813    */-0.772        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__12_/D    1
clk(F)->clk(R)	2.816    */-0.772        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.784    */-0.772        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__58_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__11_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.835    */-0.772        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__30_/D    1
clk(F)->clk(R)	2.843    */-0.772        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.843    */-0.772        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.843    */-0.772        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__63_/D    1
clk(R)->clk(R)	2.773    */-0.772        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.844    */-0.772        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__10_/D    1
clk(F)->clk(R)	2.838    */-0.771        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__29_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.843    */-0.771        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.805    */-0.771        */0.095         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__36_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.811    */-0.771        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__45_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__63_/D    1
clk(F)->clk(R)	2.821    */-0.771        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.771        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.843    */-0.770        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.843    */-0.770        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__12_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__25_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__39_/D    1
clk(R)->clk(R)	2.841    */-0.770        */0.059         nr/router_ring/r2/ccwo/state_even_reg_0_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.825    */-0.770        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.770        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.839    */-0.769        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.816    */-0.769        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__62_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.825    */-0.769        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__56_/D    1
clk(R)->clk(R)	2.838    */-0.769        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__22_/D    1
clk(F)->clk(R)	2.835    */-0.769        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__27_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.844    */-0.769        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__46_/D    1
clk(F)->clk(R)	2.843    */-0.769        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.824    */-0.769        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.781    */-0.769        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__35_/D    1
clk(F)->clk(R)	2.824    */-0.768        */0.076         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.835    */-0.768        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__29_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.843    */-0.768        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__9_/D    1
clk(F)->clk(R)	2.823    */-0.768        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.843    */-0.768        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.770    */-0.768        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__19_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.768        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.760    */-0.768        */0.140         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__8_/D    1
clk(F)->clk(R)	2.843    */-0.768        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__40_/D    1
clk(R)->clk(R)	2.772    */-0.768        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__57_/D    1
clk(F)->clk(R)	2.843    */-0.767        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.772    */-0.767        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__19_/D    1
clk(F)->clk(R)	2.825    */-0.767        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.835    */-0.767        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.815    */-0.767        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__62_/D    1
clk(R)->clk(R)	2.773    */-0.767        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__55_/D    1
clk(F)->clk(R)	2.790    */-0.767        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__40_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__8_/D    1
clk(R)->clk(R)	2.837    */-0.767        */0.063         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.816    */-0.767        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.792    */-0.767        */0.108         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__34_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__9_/D    1
clk(F)->clk(R)	2.843    */-0.767        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.806    */-0.767        */0.094         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__36_/D    1
clk(F)->clk(R)	2.844    */-0.767        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.842    */-0.766        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.771    */-0.766        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__40_/D    1
clk(R)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.838    */-0.766        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__2_/D    1
clk(F)->clk(R)	2.839    */-0.766        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__33_/D    1
clk(F)->clk(R)	2.844    */-0.766        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__39_/D    1
clk(F)->clk(R)	2.817    */-0.766        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__62_/D    1
clk(F)->clk(R)	2.843    */-0.766        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.835    */-0.766        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.838    */-0.766        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.826    */-0.765        */0.074         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.827    */-0.765        */0.073         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__2_/D    1
clk(F)->clk(R)	2.839    */-0.765        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.765        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.843    */-0.765        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.766    */-0.765        */0.134         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__20_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.784    */-0.764        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__35_/D    1
clk(F)->clk(R)	2.835    */-0.764        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__10_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__26_/D    1
clk(F)->clk(R)	2.811    */-0.764        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__11_/D    1
clk(R)->clk(R)	2.843    */-0.764        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.843    */-0.764        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.832    */-0.764        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.835    */-0.764        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.843    */-0.764        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__61_/D    1
clk(F)->clk(R)	2.835    */-0.764        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__9_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__25_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__27_/D    1
clk(F)->clk(R)	2.825    */-0.764        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.843    */-0.764        */0.057         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__56_/D    1
clk(F)->clk(R)	2.844    */-0.764        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.767    */-0.763        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__6_/D    1
clk(F)->clk(R)	2.825    */-0.763        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__15_/D    1
clk(F)->clk(R)	2.746    */-0.763        */0.154         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.839    */-0.763        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.827    */-0.763        */0.073         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.844    */-0.763        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.838    */-0.763        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.843    */-0.763        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.844    */-0.763        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.824    */-0.763        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__20_/D    1
clk(R)->clk(R)	2.843    */-0.763        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.844    */-0.763        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.842    */-0.763        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.843    */-0.763        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.823    */-0.763        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__26_/D    1
clk(F)->clk(R)	2.842    */-0.763        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__14_/D    1
clk(F)->clk(R)	2.843    */-0.763        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.844    */-0.763        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.843    */-0.763        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.773    */-0.763        */0.127         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.786    */-0.762        */0.114         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.825    */-0.762        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.769    */-0.762        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__24_/D    1
clk(F)->clk(R)	2.843    */-0.762        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.843    */-0.762        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.783    */-0.762        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__45_/D    1
clk(F)->clk(R)	2.842    */-0.762        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.844    */-0.762        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.844    */-0.762        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.843    */-0.762        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__31_/D    1
clk(F)->clk(R)	2.825    */-0.762        */0.075         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.844    */-0.762        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.821    */-0.762        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.843    */-0.762        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__44_/D    1
clk(F)->clk(R)	2.808    */-0.761        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__50_/D    1
clk(F)->clk(R)	2.842    */-0.761        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.842    */-0.761        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__15_/D    1
clk(F)->clk(R)	2.821    */-0.761        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__12_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.843    */-0.761        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.843    */-0.761        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.768    */-0.761        */0.132         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__24_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.828    */-0.761        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.756    */-0.761        */0.144         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__26_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.843    */-0.761        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.843    */-0.761        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.842    */-0.761        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.843    */-0.761        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.761        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.842    */-0.761        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.760        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.844    */-0.760        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__63_/D    1
clk(F)->clk(R)	2.784    */-0.760        */0.116         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__45_/D    1
clk(F)->clk(R)	2.823    */-0.760        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__12_/D    1
clk(F)->clk(R)	2.772    */-0.760        */0.128         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.842    */-0.760        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.760        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.812    */-0.760        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__11_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__59_/D    1
clk(R)->clk(R)	2.772    */-0.759        */0.128         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__0_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__59_/D    1
clk(R)->clk(R)	2.773    */-0.759        */0.127         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__60_/D    1
clk(R)->clk(R)	2.841    */-0.759        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__22_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.820    */-0.759        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__27_/D    1
clk(F)->clk(R)	2.842    */-0.759        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.825    */-0.759        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__26_/D    1
clk(F)->clk(R)	2.844    */-0.759        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.843    */-0.759        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__47_/D    1
clk(F)->clk(R)	2.823    */-0.759        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__37_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__56_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.843    */-0.758        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__2_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.835    */-0.758        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__24_/D    1
clk(F)->clk(R)	2.843    */-0.758        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.843    */-0.758        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.843    */-0.758        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__30_/D    1
clk(F)->clk(R)	2.818    */-0.758        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.810    */-0.758        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__50_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.843    */-0.758        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.844    */-0.758        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.771    */-0.757        */0.129         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__10_/D    1
clk(F)->clk(R)	2.838    */-0.757        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.842    */-0.757        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__38_/D    1
clk(F)->clk(R)	2.759    */-0.757        */0.141         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.839    */-0.757        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.838    */-0.757        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.827    */-0.757        */0.073         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__0_/D    1
clk(F)->clk(R)	2.844    */-0.757        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.843    */-0.756        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__31_/D    1
clk(R)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.767    */-0.756        */0.133         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_0__3_/D    1
clk(R)->clk(R)	2.792    */-0.756        */0.108         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__41_/D    1
clk(F)->clk(R)	2.843    */-0.756        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__43_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.835    */-0.756        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.823    */-0.756        */0.077         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__45_/D    1
clk(F)->clk(R)	2.838    */-0.756        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__28_/D    1
clk(F)->clk(R)	2.842    */-0.756        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__63_/D    1
clk(F)->clk(R)	2.802    */-0.756        */0.098         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__6_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__10_/D    1
clk(F)->clk(R)	2.838    */-0.756        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.844    */-0.756        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.843    */-0.755        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.842    */-0.755        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.781    */-0.755        */0.119         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__0_/D    1
clk(F)->clk(R)	2.838    */-0.755        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.798    */-0.755        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__34_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.843    */-0.755        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.842    */-0.755        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.842    */-0.755        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.839    */-0.755        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.843    */-0.755        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.838    */-0.755        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.755        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.843    */-0.755        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__15_/D    1
clk(F)->clk(R)	2.844    */-0.755        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.843    */-0.754        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__14_/D    1
clk(F)->clk(R)	2.798    */-0.754        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__58_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.840    */-0.754        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__55_/D    1
clk(R)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.770    */-0.754        */0.130         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__8_/D    1
clk(F)->clk(R)	2.840    */-0.754        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.844    */-0.754        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.843    */-0.753        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.840    */-0.753        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.805    */-0.753        */0.095         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__48_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.838    */-0.753        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.843    */-0.753        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.769    */-0.753        */0.131         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__8_/D    1
clk(F)->clk(R)	2.804    */-0.753        */0.096         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.843    */-0.753        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.753        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.805    */-0.753        */0.095         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__34_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.838    */-0.752        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.840    */-0.752        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.776    */-0.752        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__24_/D    1
clk(F)->clk(R)	2.754    */-0.752        */0.146         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__6_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.838    */-0.752        */0.062         nr/router_ring/r2/ccwi/odd_tail_reg_1_/D    1
clk(F)->clk(R)	2.843    */-0.752        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.839    */-0.752        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.844    */-0.752        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__28_/D    1
clk(F)->clk(R)	2.807    */-0.752        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__19_/D    1
clk(F)->clk(R)	2.805    */-0.752        */0.095         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.843    */-0.751        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__60_/D    1
clk(R)->clk(R)	2.843    */-0.751        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__22_/D    1
clk(F)->clk(R)	2.841    */-0.751        */0.059         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.776    */-0.751        */0.124         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__20_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__40_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.840    */-0.751        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.843    */-0.751        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__32_/D    1
clk(R)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__20_/D    1
clk(R)->clk(R)	2.841    */-0.751        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.840    */-0.751        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.844    */-0.751        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.841    */-0.750        */0.059         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.840    */-0.750        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.840    */-0.750        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.806    */-0.750        */0.094         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__38_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__63_/D    1
clk(F)->clk(R)	2.843    */-0.750        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__13_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__42_/D    1
clk(R)->clk(R)	2.774    */-0.750        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__62_/D    1
clk(F)->clk(R)	2.817    */-0.750        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.834    */-0.750        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.750        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.835    */-0.749        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__14_/D    1
clk(F)->clk(R)	2.838    */-0.749        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.822    */-0.749        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__36_/D    1
clk(F)->clk(R)	2.842    */-0.749        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.812    */-0.749        */0.088         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__35_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.843    */-0.749        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.807    */-0.749        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__7_/D    1
clk(F)->clk(R)	2.809    */-0.749        */0.091         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__38_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.844    */-0.749        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__10_/D    1
clk(F)->clk(R)	2.808    */-0.748        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__13_/D    1
clk(F)->clk(R)	2.786    */-0.748        */0.114         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__19_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.823    */-0.748        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__11_/D    1
clk(F)->clk(R)	2.808    */-0.748        */0.092         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__34_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.844    */-0.748        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.798    */-0.748        */0.102         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__35_/D    1
clk(F)->clk(R)	2.785    */-0.748        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__0_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.811    */-0.747        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__35_/D    1
clk(F)->clk(R)	2.766    */-0.747        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.840    */-0.747        */0.060         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.809    */-0.747        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__52_/D    1
clk(F)->clk(R)	2.843    */-0.747        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__62_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__9_/D    1
clk(R)->clk(R)	2.796    */-0.747        */0.104         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__40_/D    1
clk(F)->clk(R)	2.835    */-0.747        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__15_/D    1
clk(F)->clk(R)	2.844    */-0.747        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__63_/D    1
clk(R)->clk(R)	2.843    */-0.747        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__52_/D    1
clk(F)->clk(R)	2.839    */-0.747        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.807    */-0.746        */0.093         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__5_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.780    */-0.746        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__10_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.775    */-0.746        */0.125         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.838    */-0.746        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.843    */-0.746        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.844    */-0.746        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.780    */-0.745        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__20_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.809    */-0.745        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__49_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.843    */-0.745        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__23_/D    1
clk(R)->clk(R)	2.792    */-0.745        */0.108         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.809    */-0.745        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__51_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.811    */-0.745        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__16_/D    1
clk(R)->clk(R)	2.774    */-0.745        */0.126         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__63_/D    1
clk(F)->clk(R)	2.844    */-0.745        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.811    */-0.745        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__19_/D    1
clk(F)->clk(R)	2.817    */-0.745        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__50_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.842    */-0.744        */0.058         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__12_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.843    */-0.744        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__38_/D    1
clk(R)->clk(R)	2.775    */-0.744        */0.125         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__56_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__44_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.768    */-0.744        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__21_/D    1
clk(F)->clk(R)	2.844    */-0.744        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.838    */-0.743        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__59_/D    1
clk(F)->clk(R)	2.842    */-0.743        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.812    */-0.743        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__48_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__13_/D    1
clk(F)->clk(R)	2.783    */-0.743        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__6_/D    1
clk(F)->clk(R)	2.843    */-0.743        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__57_/D    1
clk(F)->clk(R)	2.810    */-0.743        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__17_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__39_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.789    */-0.743        */0.111         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__19_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.809    */-0.743        */0.091         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.843    */-0.743        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.843    */-0.743        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__40_/D    1
clk(R)->clk(R)	2.796    */-0.743        */0.104         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__37_/D    1
clk(F)->clk(R)	2.835    */-0.743        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.826    */-0.743        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__11_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.844    */-0.743        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.811    */-0.742        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.811    */-0.742        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__52_/D    1
clk(F)->clk(R)	2.842    */-0.742        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__34_/D    1
clk(F)->clk(R)	2.813    */-0.742        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__51_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.768    */-0.742        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__26_/D    1
clk(F)->clk(R)	2.843    */-0.742        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__15_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.812    */-0.742        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__16_/D    1
clk(F)->clk(R)	2.843    */-0.742        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.742        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.843    */-0.741        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.811    */-0.741        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__5_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.838    */-0.741        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__42_/D    1
clk(F)->clk(R)	2.843    */-0.741        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__29_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.843    */-0.741        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__14_/D    1
clk(F)->clk(R)	2.768    */-0.741        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.780    */-0.741        */0.120         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__8_/D    1
clk(F)->clk(R)	2.769    */-0.741        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__54_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.844    */-0.741        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__49_/D    1
clk(F)->clk(R)	2.835    */-0.741        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__26_/D    1
clk(F)->clk(R)	2.844    */-0.740        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.843    */-0.740        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__9_/D    1
clk(F)->clk(R)	2.787    */-0.740        */0.113         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.768    */-0.740        */0.132         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__54_/D    1
clk(F)->clk(R)	2.844    */-0.740        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.740        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.740        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.838    */-0.740        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.838    */-0.740        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.769    */-0.740        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__26_/D    1
clk(F)->clk(R)	2.843    */-0.740        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__10_/D    1
clk(F)->clk(R)	2.814    */-0.740        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__49_/D    1
clk(F)->clk(R)	2.844    */-0.740        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.843    */-0.740        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__30_/D    1
clk(F)->clk(R)	2.810    */-0.740        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.843    */-0.739        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.824    */-0.739        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__50_/D    1
clk(F)->clk(R)	2.816    */-0.739        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.842    */-0.739        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.838    */-0.739        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__39_/D    1
clk(R)->clk(R)	2.793    */-0.739        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__57_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__38_/D    1
clk(F)->clk(R)	2.811    */-0.739        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__49_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__60_/D    1
clk(R)->clk(R)	2.586    -0.739/*        0.314/*         nr/router_ring/r2/peo/state_even_reg_1_/D    1
clk(F)->clk(R)	2.835    */-0.739        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__12_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.838    */-0.739        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.815    */-0.739        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__17_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.844    */-0.739        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.751    */-0.738        */0.149         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_6__0_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.801    */-0.738        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__45_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__61_/D    1
clk(R)->clk(R)	2.793    */-0.738        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__55_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.814    */-0.738        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__6_/D    1
clk(F)->clk(R)	2.844    */-0.738        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.787    */-0.737        */0.113         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__20_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__36_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.814    */-0.737        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__7_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.842    */-0.737        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__47_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.842    */-0.737        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__37_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.844    */-0.737        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.772    */-0.737        */0.128         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__26_/D    1
clk(R)->clk(R)	2.776    */-0.737        */0.124         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.843    */-0.736        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.843    */-0.736        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__61_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__47_/D    1
clk(R)->clk(R)	2.777    */-0.736        */0.123         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_2__1_/D    1
clk(F)->clk(R)	2.783    */-0.736        */0.117         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_6__3_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.813    */-0.736        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__16_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.736        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.826    */-0.736        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__50_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__49_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.843    */-0.735        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__11_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.838    */-0.735        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__44_/D    1
clk(F)->clk(R)	2.843    */-0.735        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.843    */-0.735        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.819    */-0.735        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__6_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__32_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.813    */-0.735        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__48_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.844    */-0.735        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__61_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__42_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.835    */-0.734        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__62_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.821    */-0.734        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__48_/D    1
clk(F)->clk(R)	2.785    */-0.734        */0.115         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.843    */-0.734        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.844    */-0.734        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__48_/D    1
clk(F)->clk(R)	2.764    */-0.733        */0.136         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__6_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.843    */-0.733        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.820    */-0.733        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__16_/D    1
clk(F)->clk(R)	2.843    */-0.733        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__63_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.843    */-0.733        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__53_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.843    */-0.733        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__24_/D    1
clk(F)->clk(R)	2.820    */-0.733        */0.080         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__34_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.842    */-0.733        */0.058         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__47_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__50_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__63_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.733        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.843    */-0.732        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__33_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.842    */-0.732        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__39_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.732        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.821    */-0.732        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__51_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__49_/D    1
clk(F)->clk(R)	2.817    */-0.731        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__52_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.816    */-0.731        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.756    */-0.731        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__13_/D    1
clk(F)->clk(R)	2.842    */-0.731        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.843    */-0.731        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.844    */-0.731        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__32_/D    1
clk(F)->clk(R)	2.820    */-0.730        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__7_/D    1
clk(F)->clk(R)	2.843    */-0.730        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.774    */-0.730        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__54_/D    1
clk(F)->clk(R)	2.817    */-0.730        */0.083         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__7_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__11_/D    1
clk(F)->clk(R)	2.767    */-0.730        */0.133         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__6_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.808    */-0.730        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__3_/D    1
clk(F)->clk(R)	2.822    */-0.730        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__19_/D    1
clk(F)->clk(R)	2.843    */-0.730        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.825    */-0.730        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__43_/D    1
clk(F)->clk(R)	2.844    */-0.730        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.822    */-0.730        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__49_/D    1
clk(F)->clk(R)	2.844    */-0.729        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.800    */-0.729        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.818    */-0.729        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__6_/D    1
clk(F)->clk(R)	2.844    */-0.729        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__54_/D    1
clk(F)->clk(R)	2.844    */-0.729        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__31_/D    1
clk(F)->clk(R)	2.844    */-0.729        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.800    */-0.729        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__19_/D    1
clk(F)->clk(R)	2.842    */-0.729        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.844    */-0.729        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.821    */-0.729        */0.079         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__40_/D    1
clk(R)->clk(R)	2.794    */-0.729        */0.106         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.818    */-0.728        */0.082         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.843    */-0.728        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.844    */-0.728        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.728        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.824    */-0.728        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__17_/D    1
clk(F)->clk(R)	2.844    */-0.728        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.764    */-0.728        */0.136         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.822    */-0.728        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.844    */-0.728        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.824    */-0.727        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__19_/D    1
clk(F)->clk(R)	2.808    */-0.727        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__3_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.824    */-0.727        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__49_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__6_/D    1
clk(R)->clk(R)	2.797    */-0.727        */0.103         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__60_/D    1
clk(F)->clk(R)	2.763    */-0.727        */0.137         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.843    */-0.727        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.842    */-0.727        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__42_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.842    */-0.727        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__43_/D    1
clk(F)->clk(R)	2.805    */-0.727        */0.095         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.825    */-0.727        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__48_/D    1
clk(F)->clk(R)	2.824    */-0.727        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__52_/D    1
clk(F)->clk(R)	2.770    */-0.727        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__6_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__30_/D    1
clk(F)->clk(R)	2.838    */-0.727        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__37_/D    1
clk(F)->clk(R)	2.824    */-0.727        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__5_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__30_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__38_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.831    */-0.727        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__5_/D    1
clk(F)->clk(R)	2.844    */-0.727        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.824    */-0.727        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__5_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.823    */-0.726        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__51_/D    1
clk(F)->clk(R)	2.820    */-0.726        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__51_/D    1
clk(F)->clk(R)	2.823    */-0.726        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__4_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__31_/D    1
clk(F)->clk(R)	2.835    */-0.726        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__11_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.825    */-0.726        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__17_/D    1
clk(F)->clk(R)	2.843    */-0.726        */0.057         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.843    */-0.726        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__5_/D    1
clk(F)->clk(R)	2.808    */-0.726        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__21_/D    1
clk(F)->clk(R)	2.824    */-0.726        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__52_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__58_/D    1
clk(F)->clk(R)	2.844    */-0.726        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.824    */-0.726        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__53_/D    1
clk(F)->clk(R)	2.844    */-0.725        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.725        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.765    */-0.725        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.769    */-0.725        */0.131         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.826    */-0.725        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__16_/D    1
clk(F)->clk(R)	2.806    */-0.725        */0.094         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__23_/D    1
clk(F)->clk(R)	2.825    */-0.725        */0.075         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__38_/D    1
clk(F)->clk(R)	2.820    */-0.725        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__58_/D    1
clk(F)->clk(R)	2.844    */-0.725        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.767    */-0.725        */0.133         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_6__23_/D    1
clk(F)->clk(R)	2.825    */-0.725        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__7_/D    1
clk(F)->clk(R)	2.820    */-0.725        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.782    */-0.725        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.844    */-0.724        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.820    */-0.724        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__17_/D    1
clk(F)->clk(R)	2.806    */-0.724        */0.094         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.843    */-0.724        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.844    */-0.724        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.844    */-0.724        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.844    */-0.724        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.821    */-0.723        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.843    */-0.723        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__46_/D    1
clk(F)->clk(R)	2.839    */-0.723        */0.061         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r3/cwi/MEM_CW_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__27_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.844    */-0.723        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__61_/D    1
clk(F)->clk(R)	2.842    */-0.723        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__47_/D    1
clk(F)->clk(R)	2.811    */-0.723        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__18_/D    1
clk(F)->clk(R)	2.844    */-0.722        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.835    */-0.722        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__50_/D    1
clk(F)->clk(R)	2.808    */-0.722        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.785    */-0.722        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__26_/D    1
clk(F)->clk(R)	2.844    */-0.722        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.823    */-0.722        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.826    */-0.722        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__6_/D    1
clk(F)->clk(R)	2.844    */-0.722        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.843    */-0.722        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.844    */-0.722        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__56_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__29_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.843    */-0.721        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.811    */-0.721        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__20_/D    1
clk(F)->clk(R)	2.810    */-0.721        */0.090         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__22_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.843    */-0.721        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__43_/D    1
clk(F)->clk(R)	2.843    */-0.721        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__27_/D    1
clk(F)->clk(R)	2.844    */-0.721        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__52_/D    1
clk(R)->clk(R)	2.795    */-0.721        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__62_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__62_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.813    */-0.720        */0.087         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__22_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.811    */-0.720        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.801    */-0.720        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__6_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__29_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.844    */-0.720        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.843    */-0.719        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__42_/D    1
clk(F)->clk(R)	2.819    */-0.719        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.844    */-0.719        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__10_/D    1
clk(F)->clk(R)	2.770    */-0.719        */0.130         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__4_/D    1
clk(F)->clk(R)	2.811    */-0.719        */0.089         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__54_/D    1
clk(F)->clk(R)	2.844    */-0.719        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.719        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.812    */-0.718        */0.088         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__54_/D    1
clk(F)->clk(R)	2.755    */-0.718        */0.145         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__57_/D    1
clk(F)->clk(R)	2.800    */-0.718        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__20_/D    1
clk(R)->clk(R)	2.837    */-0.718        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.769    */-0.718        */0.131         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.814    */-0.718        */0.086         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__21_/D    1
clk(F)->clk(R)	2.844    */-0.718        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__41_/D    1
clk(F)->clk(R)	2.756    */-0.718        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__60_/D    1
clk(F)->clk(R)	2.801    */-0.718        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__10_/D    1
clk(F)->clk(R)	2.843    */-0.718        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__19_/D    1
clk(F)->clk(R)	2.844    */-0.718        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.718        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.844    */-0.717        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__47_/D    1
clk(F)->clk(R)	2.844    */-0.717        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__10_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.843    */-0.716        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__47_/D    1
clk(R)->clk(R)	2.793    */-0.716        */0.107         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__1_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.816    */-0.716        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__18_/D    1
clk(F)->clk(R)	2.756    */-0.716        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__42_/D    1
clk(R)->clk(R)	2.838    */-0.716        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__48_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.716        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.771    */-0.716        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__1_/D    1
clk(F)->clk(R)	2.754    */-0.716        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.844    */-0.715        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.715        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.715        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.844    */-0.715        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.787    */-0.715        */0.113         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__54_/D    1
clk(F)->clk(R)	2.800    */-0.715        */0.100         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__3_/D    1
clk(F)->clk(R)	2.844    */-0.715        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__2_/D    1
clk(F)->clk(R)	2.843    */-0.715        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__20_/D    1
clk(F)->clk(R)	2.815    */-0.715        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__23_/D    1
clk(R)->clk(R)	2.794    */-0.715        */0.106         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__63_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__40_/D    1
clk(R)->clk(R)	2.837    */-0.714        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.816    */-0.714        */0.084         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__20_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__62_/D    1
clk(F)->clk(R)	2.789    */-0.714        */0.111         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__54_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__41_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.844    */-0.714        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__9_/D    1
clk(F)->clk(R)	2.843    */-0.714        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.803    */-0.713        */0.097         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__24_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.843    */-0.713        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.775    */-0.713        */0.125         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__4_/D    1
clk(F)->clk(R)	2.801    */-0.713        */0.099         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_3__8_/D    1
clk(F)->clk(R)	2.844    */-0.713        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__24_/D    1
clk(F)->clk(R)	2.844    */-0.712        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__40_/D    1
clk(R)->clk(R)	2.795    */-0.712        */0.105         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__3_/D    1
clk(R)->clk(R)	2.797    */-0.712        */0.103         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_3__56_/D    1
clk(F)->clk(R)	2.838    */-0.712        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.823    */-0.712        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__45_/D    1
clk(F)->clk(R)	2.844    */-0.712        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.844    */-0.711        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.769    */-0.711        */0.131         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_2__0_/D    1
clk(F)->clk(R)	2.843    */-0.711        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.711        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__62_/D    1
clk(R)->clk(R)	2.809    */-0.711        */0.091         nr/router_ring/r3/ccwi/state_even_reg_1_/D    1
clk(F)->clk(R)	2.844    */-0.711        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__56_/D    1
clk(F)->clk(R)	2.844    */-0.711        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.711        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.779    */-0.711        */0.121         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_7__23_/D    1
clk(F)->clk(R)	2.821    */-0.711        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__21_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__24_/D    1
clk(F)->clk(R)	2.779    */-0.710        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__25_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__24_/D    1
clk(R)->clk(R)	2.837    */-0.710        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__31_/D    1
clk(F)->clk(R)	2.844    */-0.710        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__9_/D    1
clk(F)->clk(R)	2.754    */-0.710        */0.146         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.776    */-0.709        */0.124         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__1_/D    1
clk(F)->clk(R)	2.844    */-0.709        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.709        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__11_/D    1
clk(R)->clk(R)	2.837    */-0.709        */0.063         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.709        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.709        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__46_/D    1
clk(F)->clk(R)	2.779    */-0.708        */0.121         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__25_/D    1
clk(F)->clk(R)	2.822    */-0.708        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__20_/D    1
clk(F)->clk(R)	2.844    */-0.708        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__36_/D    1
clk(F)->clk(R)	2.844    */-0.708        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.844    */-0.708        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.823    */-0.707        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__3_/D    1
clk(F)->clk(R)	2.844    */-0.707        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.834    */-0.707        */0.066         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__4_/D    1
clk(F)->clk(R)	2.844    */-0.707        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__33_/D    1
clk(F)->clk(R)	2.820    */-0.707        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__23_/D    1
clk(F)->clk(R)	2.844    */-0.707        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.835    */-0.707        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__49_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__52_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__19_/D    1
clk(F)->clk(R)	2.844    */-0.706        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__6_/D    1
clk(F)->clk(R)	2.844    */-0.706        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__17_/D    1
clk(F)->clk(R)	2.782    */-0.706        */0.118         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__4_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__16_/D    1
clk(F)->clk(R)	2.835    */-0.706        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__48_/D    1
clk(F)->clk(R)	2.770    */-0.706        */0.130         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.844    */-0.706        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.822    */-0.706        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__23_/D    1
clk(R)->clk(R)	2.811    */-0.706        */0.089         nr/router_ring/r3/ccwi/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.824    */-0.705        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__21_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__44_/D    1
clk(F)->clk(R)	2.835    */-0.705        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__7_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.835    */-0.705        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__51_/D    1
clk(F)->clk(R)	2.835    */-0.705        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__5_/D    1
clk(F)->clk(R)	2.823    */-0.705        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__1_/D    1
clk(F)->clk(R)	2.844    */-0.705        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__39_/D    1
clk(F)->clk(R)	2.825    */-0.705        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__3_/D    1
clk(F)->clk(R)	2.826    */-0.705        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__18_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__0_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.835    */-0.704        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.825    */-0.704        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__20_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.844    */-0.704        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.844    */-0.703        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.842    */-0.703        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.825    */-0.703        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__22_/D    1
clk(F)->clk(R)	2.844    */-0.703        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__16_/D    1
clk(F)->clk(R)	2.824    */-0.703        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__54_/D    1
clk(F)->clk(R)	2.844    */-0.703        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.822    */-0.703        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__3_/D    1
clk(F)->clk(R)	2.756    */-0.703        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__43_/D    1
clk(F)->clk(R)	2.844    */-0.703        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.844    */-0.703        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__14_/D    1
clk(F)->clk(R)	2.826    */-0.703        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__18_/D    1
clk(F)->clk(R)	2.822    */-0.703        */0.078         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__18_/D    1
clk(F)->clk(R)	2.844    */-0.702        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.823    */-0.702        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.844    */-0.702        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.825    */-0.702        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__23_/D    1
clk(F)->clk(R)	2.844    */-0.702        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.702        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__15_/D    1
clk(F)->clk(R)	2.823    */-0.702        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__19_/D    1
clk(F)->clk(R)	2.824    */-0.702        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.808    */-0.702        */0.092         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_6__2_/D    1
clk(F)->clk(R)	2.844    */-0.701        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.819    */-0.701        */0.081         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.701        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__14_/D    1
clk(F)->clk(R)	2.838    */-0.701        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__35_/D    1
clk(F)->clk(R)	2.826    */-0.701        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__22_/D    1
clk(F)->clk(R)	2.826    */-0.701        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__54_/D    1
clk(F)->clk(R)	2.823    */-0.700        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__21_/D    1
clk(F)->clk(R)	2.838    */-0.700        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__38_/D    1
clk(F)->clk(R)	2.826    */-0.700        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.844    */-0.699        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.699        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.824    */-0.699        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.699        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__0_/D    1
clk(F)->clk(R)	2.844    */-0.698        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__7_/D    1
clk(F)->clk(R)	2.824    */-0.698        */0.076         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__22_/D    1
clk(F)->clk(R)	2.789    */-0.697        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.844    */-0.697        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__15_/D    1
clk(F)->clk(R)	2.844    */-0.697        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.774    */-0.697        */0.126         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.838    */-0.697        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__34_/D    1
clk(F)->clk(R)	2.756    */-0.697        */0.144         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__27_/D    1
clk(F)->clk(R)	2.842    */-0.696        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.821    */-0.696        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__6_/D    1
clk(F)->clk(R)	2.786    */-0.696        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__1_/D    1
clk(F)->clk(R)	2.825    */-0.696        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__54_/D    1
clk(F)->clk(R)	2.843    */-0.696        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.776    */-0.696        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__13_/D    1
clk(F)->clk(R)	2.843    */-0.696        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__33_/D    1
clk(R)->clk(R)	2.844    */-0.696        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__48_/D    1
clk(F)->clk(R)	2.757    */-0.696        */0.143         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_6__28_/D    1
clk(F)->clk(R)	2.779    */-0.695        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__13_/D    1
clk(F)->clk(R)	2.844    */-0.695        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.825    */-0.694        */0.075         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.844    */-0.694        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__25_/D    1
clk(R)->clk(R)	2.844    */-0.694        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.821    */-0.694        */0.079         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__20_/D    1
clk(F)->clk(R)	2.775    */-0.693        */0.125         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__32_/D    1
clk(F)->clk(R)	2.844    */-0.693        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__26_/D    1
clk(F)->clk(R)	2.815    */-0.693        */0.085         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_4__2_/D    1
clk(F)->clk(R)	2.844    */-0.692        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__26_/D    1
clk(F)->clk(R)	2.844    */-0.692        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__37_/D    1
clk(F)->clk(R)	2.844    */-0.691        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__12_/D    1
clk(F)->clk(R)	2.844    */-0.691        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__12_/D    1
clk(F)->clk(R)	2.838    */-0.691        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.691        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__45_/D    1
clk(F)->clk(R)	2.772    */-0.690        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__25_/D    1
clk(R)->clk(R)	2.838    */-0.690        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.782    */-0.689        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__13_/D    1
clk(F)->clk(R)	2.820    */-0.689        */0.080         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.774    */-0.689        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__42_/D    1
clk(F)->clk(R)	2.844    */-0.688        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__62_/D    1
clk(F)->clk(R)	2.842    */-0.688        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__44_/D    1
clk(R)->clk(R)	2.838    */-0.688        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.842    */-0.688        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__59_/D    1
clk(F)->clk(R)	2.774    */-0.687        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__57_/D    1
clk(R)->clk(R)	2.844    */-0.686        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.686        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__62_/D    1
clk(F)->clk(R)	2.831    */-0.686        */0.069         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__20_/D    1
clk(R)->clk(R)	2.838    */-0.686        */0.062         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_5__35_/D    1
clk(R)->clk(R)	2.844    */-0.686        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__48_/D    1
clk(F)->clk(R)	2.842    */-0.686        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__58_/D    1
clk(R)->clk(R)	2.844    */-0.685        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__31_/D    1
clk(R)->clk(R)	2.844    */-0.685        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.785    */-0.685        */0.115         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.776    */-0.685        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__60_/D    1
clk(F)->clk(R)	2.777    */-0.684        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__60_/D    1
clk(R)->clk(R)	2.843    */-0.684        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.835    */-0.684        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__3_/D    1
clk(F)->clk(R)	2.843    */-0.684        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__61_/D    1
clk(F)->clk(R)	2.842    */-0.684        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__39_/D    1
clk(F)->clk(R)	2.835    */-0.684        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__54_/D    1
clk(F)->clk(R)	2.835    */-0.684        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__18_/D    1
clk(F)->clk(R)	2.823    */-0.683        */0.077         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_0__2_/D    1
clk(F)->clk(R)	2.843    */-0.683        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__44_/D    1
clk(F)->clk(R)	2.827    */-0.683        */0.073         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__24_/D    1
clk(F)->clk(R)	2.844    */-0.683        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__36_/D    1
clk(F)->clk(R)	2.829    */-0.683        */0.071         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__10_/D    1
clk(F)->clk(R)	2.843    */-0.683        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__59_/D    1
clk(F)->clk(R)	2.843    */-0.683        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__39_/D    1
clk(F)->clk(R)	2.835    */-0.683        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__21_/D    1
clk(F)->clk(R)	2.799    */-0.683        */0.101         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_2__23_/D    1
clk(F)->clk(R)	2.843    */-0.683        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__61_/D    1
clk(F)->clk(R)	2.777    */-0.683        */0.123         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__25_/D    1
clk(F)->clk(R)	2.835    */-0.682        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__23_/D    1
clk(F)->clk(R)	2.843    */-0.682        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.835    */-0.682        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__22_/D    1
clk(F)->clk(R)	2.835    */-0.682        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__20_/D    1
clk(F)->clk(R)	2.835    */-0.682        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__1_/D    1
clk(F)->clk(R)	2.788    */-0.682        */0.112         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_0__0_/D    1
clk(R)->clk(R)	2.733    -0.681/*        0.167/*         nr/router_ring/r2/cwo/state_even_reg_1_/D    1
clk(F)->clk(R)	2.835    */-0.681        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__55_/D    1
clk(R)->clk(R)	2.839    */-0.681        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__41_/D    1
clk(F)->clk(R)	2.781    */-0.680        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__42_/D    1
clk(F)->clk(R)	2.782    */-0.680        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__46_/D    1
clk(R)->clk(R)	2.841    */-0.680        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__35_/D    1
clk(R)->clk(R)	2.844    */-0.680        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__31_/D    1
clk(F)->clk(R)	2.826    */-0.679        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_7__8_/D    1
clk(F)->clk(R)	2.774    */-0.679        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.791    */-0.679        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__13_/D    1
clk(F)->clk(R)	2.826    */-0.679        */0.074         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_2__2_/D    1
clk(R)->clk(R)	2.839    */-0.679        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__40_/D    1
clk(F)->clk(R)	2.785    */-0.678        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__32_/D    1
clk(F)->clk(R)	2.842    */-0.677        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.677        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__11_/D    1
clk(R)->clk(R)	2.844    */-0.677        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__21_/D    1
clk(R)->clk(R)	2.841    */-0.677        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__36_/D    1
clk(R)->clk(R)	2.841    */-0.676        */0.059         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_1__34_/D    1
clk(R)->clk(R)	2.838    */-0.676        */0.062         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__37_/D    1
clk(R)->clk(R)	2.842    */-0.675        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__36_/D    1
clk(F)->clk(R)	2.844    */-0.675        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__11_/D    1
clk(F)->clk(R)	2.772    */-0.675        */0.128         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__27_/D    1
clk(R)->clk(R)	2.844    */-0.675        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.782    */-0.675        */0.118         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__57_/D    1
clk(F)->clk(R)	2.844    */-0.674        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__5_/D    1
clk(F)->clk(R)	2.774    */-0.674        */0.126         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__43_/D    1
clk(F)->clk(R)	2.788    */-0.674        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__32_/D    1
clk(F)->clk(R)	2.842    */-0.674        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.674        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__50_/D    1
clk(F)->clk(R)	2.842    */-0.673        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.673        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__50_/D    1
clk(R)->clk(R)	2.552    */-0.673        */0.348         nr/router_ring/r3/peo/state_odd_reg_3_/D    1
clk(F)->clk(R)	2.807    */-0.672        */0.093         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_0__23_/D    1
clk(F)->clk(R)	2.790    */-0.672        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__32_/D    1
clk(F)->clk(R)	2.787    */-0.672        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__42_/D    1
clk(R)->clk(R)	2.842    */-0.672        */0.058         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__35_/D    1
clk(F)->clk(R)	2.843    */-0.671        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__58_/D    1
clk(F)->clk(R)	2.777    */-0.671        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__40_/D    1
clk(F)->clk(R)	2.779    */-0.671        */0.121         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.844    */-0.671        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__5_/D    1
clk(F)->clk(R)	2.842    */-0.671        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__36_/D    1
clk(R)->clk(R)	2.843    */-0.670        */0.057         nr/router_ring/r1/cwi/MEM_CW_ODD_reg_7__34_/D    1
clk(F)->clk(R)	2.810    */-0.670        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__25_/D    1
clk(R)->clk(R)	2.839    */-0.670        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__32_/D    1
clk(R)->clk(R)	2.758    */-0.669        */0.142         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.782    */-0.669        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__33_/D    1
clk(F)->clk(R)	2.843    */-0.669        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__58_/D    1
clk(F)->clk(R)	2.844    */-0.669        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__35_/D    1
clk(F)->clk(R)	2.786    */-0.669        */0.114         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__25_/D    1
clk(F)->clk(R)	2.843    */-0.669        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__34_/D    1
clk(R)->clk(R)	2.558    */-0.669        */0.342         nr/router_ring/r3/peo/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.841    */-0.668        */0.059         nr/router_ring/r3/ccwo/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.844    */-0.668        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__5_/D    1
clk(R)->clk(R)	2.839    */-0.668        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__57_/D    1
clk(F)->clk(R)	2.790    */-0.667        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__60_/D    1
clk(F)->clk(R)	2.812    */-0.667        */0.088         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_4__23_/D    1
clk(F)->clk(R)	2.760    */-0.667        */0.140         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_0__55_/D    1
clk(F)->clk(R)	2.790    */-0.667        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__46_/D    1
clk(F)->clk(R)	2.790    */-0.667        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__46_/D    1
clk(F)->clk(R)	2.791    */-0.667        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__60_/D    1
clk(F)->clk(R)	2.792    */-0.666        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__46_/D    1
clk(F)->clk(R)	2.830    */-0.665        */0.070         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_7__2_/D    1
clk(F)->clk(R)	2.776    */-0.665        */0.124         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_2__28_/D    1
clk(R)->clk(R)	2.839    */-0.665        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__55_/D    1
clk(F)->clk(R)	2.843    */-0.665        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__35_/D    1
clk(F)->clk(R)	2.791    */-0.664        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__42_/D    1
clk(F)->clk(R)	2.781    */-0.664        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__43_/D    1
clk(F)->clk(R)	2.789    */-0.664        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__57_/D    1
clk(F)->clk(R)	2.844    */-0.663        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.844    */-0.663        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__38_/D    1
clk(R)->clk(R)	2.844    */-0.663        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__41_/D    1
clk(F)->clk(R)	2.843    */-0.663        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__36_/D    1
clk(F)->clk(R)	2.790    */-0.663        */0.110         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__25_/D    1
clk(F)->clk(R)	2.835    */-0.662        */0.065         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_3__2_/D    1
clk(F)->clk(R)	2.792    */-0.662        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__57_/D    1
clk(F)->clk(R)	2.787    */-0.662        */0.113         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.785    */-0.661        */0.115         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__40_/D    1
clk(F)->clk(R)	2.843    */-0.661        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__35_/D    1
clk(F)->clk(R)	2.844    */-0.661        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__34_/D    1
clk(F)->clk(R)	2.844    */-0.661        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__48_/D    1
clk(R)->clk(R)	2.844    */-0.661        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__40_/D    1
clk(F)->clk(R)	2.844    */-0.660        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__19_/D    1
clk(F)->clk(R)	2.788    */-0.660        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__33_/D    1
clk(F)->clk(R)	2.765    */-0.660        */0.135         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_3__55_/D    1
clk(F)->clk(R)	2.844    */-0.660        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__16_/D    1
clk(F)->clk(R)	2.781    */-0.660        */0.119         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__27_/D    1
clk(R)->clk(R)	2.843    */-0.660        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__37_/D    1
clk(F)->clk(R)	2.843    */-0.660        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__45_/D    1
clk(F)->clk(R)	2.791    */-0.660        */0.109         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__33_/D    1
clk(F)->clk(R)	2.844    */-0.659        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__7_/D    1
clk(R)->clk(R)	2.844    */-0.659        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__41_/D    1
clk(R)->clk(R)	2.839    */-0.659        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.659        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__51_/D    1
clk(F)->clk(R)	2.776    */-0.658        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__3_/D    1
clk(F)->clk(R)	2.821    */-0.658        */0.079         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__25_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__7_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__52_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__49_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__48_/D    1
clk(F)->clk(R)	2.844    */-0.658        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.657        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.783    */-0.657        */0.117         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_4__28_/D    1
clk(F)->clk(R)	2.844    */-0.657        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__5_/D    1
clk(F)->clk(R)	2.788    */-0.657        */0.112         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__40_/D    1
clk(F)->clk(R)	2.843    */-0.657        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__45_/D    1
clk(F)->clk(R)	2.844    */-0.656        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__6_/D    1
clk(F)->clk(R)	2.844    */-0.656        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__49_/D    1
clk(F)->clk(R)	2.791    */-0.656        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.844    */-0.656        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__17_/D    1
clk(F)->clk(R)	2.844    */-0.656        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__52_/D    1
clk(F)->clk(R)	2.844    */-0.655        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__6_/D    1
clk(F)->clk(R)	2.844    */-0.655        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__5_/D    1
clk(F)->clk(R)	2.844    */-0.655        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__51_/D    1
clk(F)->clk(R)	2.844    */-0.654        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__53_/D    1
clk(R)->clk(R)	2.844    */-0.654        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__40_/D    1
clk(F)->clk(R)	2.792    */-0.654        */0.108         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__33_/D    1
clk(R)->clk(R)	2.840    */-0.654        */0.060         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__0_/D    1
clk(F)->clk(R)	2.788    */-0.654        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__43_/D    1
clk(F)->clk(R)	2.781    */-0.654        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__3_/D    1
clk(F)->clk(R)	2.844    */-0.653        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__16_/D    1
clk(R)->clk(R)	2.844    */-0.653        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.784    */-0.653        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__3_/D    1
clk(F)->clk(R)	2.768    */-0.653        */0.132         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_0__8_/D    1
clk(F)->clk(R)	2.844    */-0.652        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__19_/D    1
clk(F)->clk(R)	2.844    */-0.652        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__17_/D    1
clk(F)->clk(R)	2.792    */-0.652        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__43_/D    1
clk(F)->clk(R)	2.771    */-0.651        */0.129         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_6__55_/D    1
clk(F)->clk(R)	2.776    */-0.651        */0.124         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__8_/D    1
clk(R)->clk(R)	2.839    */-0.651        */0.061         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__62_/D    1
clk(F)->clk(R)	2.788    */-0.651        */0.112         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__27_/D    1
clk(R)->clk(R)	2.844    */-0.651        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.747    */-0.651        */0.153         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.778    */-0.650        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__21_/D    1
clk(F)->clk(R)	2.843    */-0.650        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__19_/D    1
clk(F)->clk(R)	2.777    */-0.650        */0.123         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_0__53_/D    1
clk(R)->clk(R)	2.844    */-0.650        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__37_/D    1
clk(F)->clk(R)	2.789    */-0.649        */0.111         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__28_/D    1
clk(F)->clk(R)	2.843    */-0.649        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__0_/D    1
clk(R)->clk(R)	2.844    */-0.648        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__57_/D    1
clk(R)->clk(R)	2.841    */-0.647        */0.059         nr/nic1/output_statue_reg_reg/D    1
clk(F)->clk(R)	2.776    */-0.647        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__21_/D    1
clk(R)->clk(R)	2.844    */-0.647        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__55_/D    1
clk(F)->clk(R)	2.792    */-0.646        */0.108         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_0__27_/D    1
clk(F)->clk(R)	2.786    */-0.646        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__3_/D    1
clk(F)->clk(R)	2.843    */-0.645        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__0_/D    1
clk(F)->clk(R)	2.844    */-0.645        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__19_/D    1
clk(F)->clk(R)	2.791    */-0.645        */0.109         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_3__28_/D    1
clk(F)->clk(R)	2.842    */-0.645        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.783    */-0.644        */0.117         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__53_/D    1
clk(F)->clk(R)	2.784    */-0.643        */0.116         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__53_/D    1
clk(F)->clk(R)	2.782    */-0.643        */0.118         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_4__8_/D    1
clk(R)->clk(R)	2.844    */-0.643        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__57_/D    1
clk(F)->clk(R)	2.843    */-0.642        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__10_/D    1
clk(R)->clk(R)	2.843    */-0.642        */0.057         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__0_/D    1
clk(R)->clk(R)	2.844    */-0.642        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__60_/D    1
clk(R)->clk(R)	2.840    */-0.642        */0.060         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__56_/D    1
clk(R)->clk(R)	2.647    */-0.642        */0.253         nr/router_ring/r2/peo/state_even_reg_3_/D    1
clk(F)->clk(R)	2.778    */-0.641        */0.122         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__0_/D    1
clk(F)->clk(R)	2.842    */-0.641        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__24_/D    1
clk(R)->clk(R)	2.844    */-0.641        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__55_/D    1
clk(F)->clk(R)	2.844    */-0.640        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.779    */-0.640        */0.121         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_4__55_/D    1
clk(F)->clk(R)	2.775    */-0.640        */0.125         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__59_/D    1
clk(F)->clk(R)	2.843    */-0.640        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__20_/D    1
clk(F)->clk(R)	2.834    */-0.640        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__25_/D    1
clk(R)->clk(R)	2.840    */-0.640        */0.060         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__63_/D    1
clk(F)->clk(R)	2.844    */-0.639        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__20_/D    1
clk(F)->clk(R)	2.843    */-0.639        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__10_/D    1
clk(R)->clk(R)	2.840    */-0.638        */0.060         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__1_/D    1
clk(F)->clk(R)	2.781    */-0.638        */0.119         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__0_/D    1
clk(F)->clk(R)	2.844    */-0.637        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__18_/D    1
clk(F)->clk(R)	2.844    */-0.637        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__20_/D    1
clk(F)->clk(R)	2.843    */-0.636        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__20_/D    1
clk(R)->clk(R)	2.840    */-0.636        */0.060         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.843    */-0.636        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__24_/D    1
clk(F)->clk(R)	2.844    */-0.636        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__3_/D    1
clk(F)->clk(R)	2.780    */-0.636        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__59_/D    1
clk(F)->clk(R)	2.844    */-0.636        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__21_/D    1
clk(F)->clk(R)	2.843    */-0.635        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__3_/D    1
clk(R)->clk(R)	2.844    */-0.635        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.635        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__23_/D    1
clk(F)->clk(R)	2.844    */-0.635        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__3_/D    1
clk(F)->clk(R)	2.785    */-0.635        */0.115         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__21_/D    1
clk(F)->clk(R)	2.844    */-0.634        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.844    */-0.634        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__23_/D    1
clk(F)->clk(R)	2.789    */-0.634        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_2__8_/D    1
clk(F)->clk(R)	2.842    */-0.634        */0.058         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.634        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__54_/D    1
clk(R)->clk(R)	2.844    */-0.634        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__62_/D    1
clk(R)->clk(R)	2.844    */-0.633        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.844    */-0.633        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__22_/D    1
clk(F)->clk(R)	2.844    */-0.633        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.844    */-0.633        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__18_/D    1
clk(F)->clk(R)	2.844    */-0.633        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__21_/D    1
clk(F)->clk(R)	2.844    */-0.632        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__22_/D    1
clk(F)->clk(R)	2.789    */-0.632        */0.111         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__21_/D    1
clk(F)->clk(R)	2.844    */-0.632        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.843    */-0.631        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.844    */-0.631        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__54_/D    1
clk(F)->clk(R)	2.786    */-0.631        */0.114         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_2__55_/D    1
clk(F)->clk(R)	2.844    */-0.631        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__55_/D    1
clk(F)->clk(R)	2.788    */-0.630        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_4__59_/D    1
clk(F)->clk(R)	2.788    */-0.630        */0.112         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_0__59_/D    1
clk(F)->clk(R)	2.786    */-0.630        */0.114         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.843    */-0.629        */0.057         nr/router_ring/r2/ccwi/MEM_ccw_ODD_reg_1__8_/D    1
clk(F)->clk(R)	2.786    */-0.629        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__0_/D    1
clk(R)->clk(R)	2.844    */-0.628        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__56_/D    1
clk(F)->clk(R)	2.811    */-0.628        */0.089         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__40_/D    1
clk(F)->clk(R)	2.786    */-0.626        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__59_/D    1
clk(F)->clk(R)	2.788    */-0.626        */0.112         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__0_/D    1
clk(F)->clk(R)	2.790    */-0.625        */0.110         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_7__8_/D    1
clk(R)->clk(R)	2.844    */-0.625        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__62_/D    1
clk(R)->clk(R)	2.844    */-0.624        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__63_/D    1
clk(R)->clk(R)	2.844    */-0.623        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.771    */-0.623        */0.129         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_0__41_/D    1
clk(F)->clk(R)	2.777    */-0.622        */0.123         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__18_/D    1
clk(F)->clk(R)	2.790    */-0.622        */0.110         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__59_/D    1
clk(F)->clk(R)	2.843    */-0.622        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__26_/D    1
clk(R)->clk(R)	2.844    */-0.622        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_7__1_/D    1
clk(F)->clk(R)	2.842    */-0.621        */0.058         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__21_/D    1
clk(R)->clk(R)	2.844    */-0.620        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__56_/D    1
clk(F)->clk(R)	2.780    */-0.620        */0.120         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__18_/D    1
clk(F)->clk(R)	2.844    */-0.619        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__21_/D    1
clk(R)->clk(R)	2.844    */-0.619        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__63_/D    1
clk(F)->clk(R)	2.833    */-0.619        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__32_/D    1
clk(F)->clk(R)	2.806    */-0.617        */0.094         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__53_/D    1
clk(F)->clk(R)	2.776    */-0.617        */0.124         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_0__4_/D    1
clk(F)->clk(R)	2.766    */-0.617        */0.134         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_4__46_/D    1
clk(F)->clk(R)	2.795    */-0.617        */0.105         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_2__8_/D    1
clk(R)->clk(R)	2.844    */-0.616        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.844    */-0.615        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_5__2_/D    1
clk(R)->clk(R)	2.844    */-0.615        */0.056         nr/router_ring/r3/cwi/MEM_CW_ODD_reg_5__1_/D    1
clk(F)->clk(R)	2.844    */-0.615        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__26_/D    1
clk(F)->clk(R)	2.770    */-0.615        */0.130         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_0__46_/D    1
clk(F)->clk(R)	2.843    */-0.614        */0.057         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__54_/D    1
clk(F)->clk(R)	2.844    */-0.614        */0.056         nr/router_ring/r2/ccwi/MEM_ccw_EVEN_reg_1__2_/D    1
clk(F)->clk(R)	2.802    */-0.613        */0.098         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_6__59_/D    1
clk(F)->clk(R)	2.768    */-0.613        */0.132         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_2__46_/D    1
clk(R)->clk(R)	2.716    -0.612/*        0.184/*         nr/router_ring/r2/ccwo/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.777    */-0.612        */0.123         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_2__41_/D    1
clk(R)->clk(R)	2.841    */-0.612        */0.059         nr/router_ring/r2/cwo/state_even_reg_0_/D    1
clk(F)->clk(R)	2.844    */-0.611        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__54_/D    1
clk(F)->clk(R)	2.786    */-0.610        */0.114         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__18_/D    1
clk(F)->clk(R)	2.801    */-0.610        */0.099         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.782    */-0.609        */0.118         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_2__4_/D    1
clk(R)->clk(R)	2.841    */-0.609        */0.059         nr/router_ring/r3/ccwo/state_even_reg_0_/D    1
clk(F)->clk(R)	2.810    */-0.609        */0.090         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_3__8_/D    1
clk(F)->clk(R)	2.833    */-0.608        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__46_/D    1
clk(F)->clk(R)	2.806    */-0.608        */0.094         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_2__59_/D    1
clk(R)->clk(R)	3.138    */-0.608        */-0.238        nr/router_ring/r3/ccwi/state_even_reg_0_/D    1
clk(F)->clk(R)	2.787    */-0.607        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__18_/D    1
clk(R)->clk(R)	3.136    */-0.607        */-0.236        nr/router_ring/r3/ccwi/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.828    */-0.607        */0.072         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__40_/D    1
clk(F)->clk(R)	2.784    */-0.606        */0.116         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_6__4_/D    1
clk(F)->clk(R)	2.843    */-0.604        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__6_/D    1
clk(F)->clk(R)	2.842    */-0.604        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_5__23_/D    1
clk(F)->clk(R)	2.841    */-0.604        */0.059         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__1_/D    1
clk(F)->clk(R)	2.842    */-0.604        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__4_/D    1
clk(F)->clk(R)	2.806    */-0.603        */0.094         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_4__8_/D    1
clk(F)->clk(R)	2.842    */-0.603        */0.058         nr/router_ring/r1/ccwi/MEM_ccw_ODD_reg_1__23_/D    1
clk(F)->clk(R)	2.843    */-0.601        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__4_/D    1
clk(F)->clk(R)	2.843    */-0.601        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__1_/D    1
clk(F)->clk(R)	2.787    */-0.601        */0.113         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_4__4_/D    1
clk(F)->clk(R)	2.843    */-0.601        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__1_/D    1
clk(F)->clk(R)	2.833    */-0.600        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__33_/D    1
clk(F)->clk(R)	2.843    */-0.600        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__4_/D    1
clk(F)->clk(R)	2.844    */-0.598        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__6_/D    1
clk(F)->clk(R)	2.834    */-0.597        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__40_/D    1
clk(R)->clk(R)	2.744    -0.597/*        0.156/*         nr/router_ring/r2/cwo/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.841    */-0.597        */0.059         nr/router_ring/r3/cwo/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.790    */-0.594        */0.110         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_6__41_/D    1
clk(F)->clk(R)	2.844    */-0.592        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__13_/D    1
clk(R)->clk(R)	2.875    -0.592/*        0.025/*         nr/router_ring/r3/ccwo/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.824    */-0.588        */0.076         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_3__59_/D    1
clk(F)->clk(R)	2.844    */-0.587        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.587        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.789    */-0.586        */0.111         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.833    */-0.585        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__3_/D    1
clk(F)->clk(R)	2.829    */-0.584        */0.071         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__8_/D    1
clk(F)->clk(R)	2.829    */-0.583        */0.071         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_6__53_/D    1
clk(F)->clk(R)	2.844    */-0.581        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_1__0_/D    1
clk(F)->clk(R)	2.844    */-0.579        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__13_/D    1
clk(F)->clk(R)	2.833    */-0.579        */0.067         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__53_/D    1
clk(F)->clk(R)	2.844    */-0.577        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.844    */-0.577        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__13_/D    1
clk(F)->clk(R)	2.832    */-0.576        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__21_/D    1
clk(F)->clk(R)	2.834    */-0.575        */0.066         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.844    */-0.573        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__57_/D    1
clk(R)->clk(R)	2.548    */-0.571        */0.352         nr/router_ring/r3/peo/state_even_reg_3_/D    1
clk(F)->clk(R)	2.844    */-0.570        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__32_/D    1
clk(F)->clk(R)	2.844    */-0.570        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__60_/D    1
clk(F)->clk(R)	2.844    */-0.570        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__42_/D    1
clk(F)->clk(R)	2.832    */-0.570        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__0_/D    1
clk(F)->clk(R)	2.810    */-0.569        */0.090         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_3__41_/D    1
clk(F)->clk(R)	2.844    */-0.569        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__32_/D    1
clk(F)->clk(R)	2.811    */-0.569        */0.089         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_4__41_/D    1
clk(F)->clk(R)	2.844    */-0.568        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__42_/D    1
clk(R)->clk(R)	2.550    */-0.566        */0.350         nr/router_ring/r3/peo/state_even_reg_1_/D    1
clk(F)->clk(R)	2.833    */-0.566        */0.067         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__59_/D    1
clk(F)->clk(R)	2.844    */-0.564        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__60_/D    1
clk(F)->clk(R)	2.844    */-0.564        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__32_/D    1
clk(F)->clk(R)	2.844    */-0.563        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__25_/D    1
clk(F)->clk(R)	2.844    */-0.563        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__42_/D    1
clk(F)->clk(R)	2.844    */-0.563        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.844    */-0.562        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__25_/D    1
clk(F)->clk(R)	2.844    */-0.562        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__60_/D    1
clk(F)->clk(R)	2.844    */-0.561        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__46_/D    1
clk(F)->clk(R)	2.844    */-0.561        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__57_/D    1
clk(F)->clk(R)	2.844    */-0.560        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__57_/D    1
clk(F)->clk(R)	2.844    */-0.560        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__8_/D    1
clk(F)->clk(R)	2.844    */-0.559        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__46_/D    1
clk(F)->clk(R)	2.844    */-0.559        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__25_/D    1
clk(F)->clk(R)	2.844    */-0.557        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__33_/D    1
clk(F)->clk(R)	2.822    */-0.555        */0.078         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_7__41_/D    1
clk(F)->clk(R)	2.844    */-0.555        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.555        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.831    */-0.554        */0.069         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__18_/D    1
clk(F)->clk(R)	2.844    */-0.553        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__33_/D    1
clk(F)->clk(R)	2.844    */-0.552        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__33_/D    1
clk(F)->clk(R)	2.844    */-0.552        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__43_/D    1
clk(R)->clk(R)	2.842    */-0.551        */0.058         nr/router_ring/r3/cwo/state_even_reg_0_/D    1
clk(F)->clk(R)	2.844    */-0.550        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__27_/D    1
clk(F)->clk(R)	2.844    */-0.549        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__43_/D    1
clk(F)->clk(R)	2.844    */-0.549        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__40_/D    1
clk(F)->clk(R)	2.844    */-0.548        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__40_/D    1
clk(F)->clk(R)	2.844    */-0.548        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_7__28_/D    1
clk(F)->clk(R)	2.844    */-0.548        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__28_/D    1
clk(F)->clk(R)	2.844    */-0.546        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__43_/D    1
clk(F)->clk(R)	2.844    */-0.546        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__28_/D    1
clk(F)->clk(R)	2.844    */-0.546        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_1__27_/D    1
clk(R)->clk(R)	2.599    -0.544/*        0.301/*         nr/router_ring/r2/peo/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.832    */-0.544        */0.068         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_3__4_/D    1
clk(F)->clk(R)	2.844    */-0.543        */0.056         nr/router_ring/r1/cwi/MEM_CW_EVEN_reg_5__27_/D    1
clk(R)->clk(R)	2.841    */-0.540        */0.059         nr/router_ring/r2/cwo/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.843    */-0.540        */0.057         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_7__59_/D    1
clk(F)->clk(R)	2.844    */-0.539        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__3_/D    1
clk(F)->clk(R)	2.844    */-0.539        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__3_/D    1
clk(F)->clk(R)	2.844    */-0.537        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__3_/D    1
clk(F)->clk(R)	2.842    */-0.536        */0.058         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_1__55_/D    1
clk(F)->clk(R)	2.843    */-0.535        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_7__55_/D    1
clk(F)->clk(R)	2.844    */-0.531        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_1__59_/D    1
clk(R)->clk(F)	2.278    -0.530/*        -0.578/*        nr/router_ring/r2/cwo/cwso_reg/D    1
clk(F)->clk(R)	2.843    */-0.530        */0.057         nr/router_ring/r2/cwi/MEM_CW_EVEN_reg_5__55_/D    1
clk(R)->clk(R)	2.841    */-0.530        */0.059         nr/router_ring/r2/ccwo/state_odd_reg_0_/D    1
clk(F)->clk(R)	2.844    */-0.529        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.528        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__53_/D    1
clk(F)->clk(R)	2.844    */-0.528        */0.056         nr/router_ring/r4/cwi/MEM_CW_EVEN_reg_5__59_/D    1
clk(F)->clk(R)	2.844    */-0.528        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_5__53_/D    1
clk(R)->clk(R)	2.872    -0.527/*        0.028/*         nr/router_ring/r3/cwo/state_odd_reg_1_/D    1
clk(F)->clk(R)	2.844    */-0.527        */0.056         nr/router_ring/r4/ccwi/MEM_ccw_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.526        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__21_/D    1
clk(F)->clk(R)	2.844    */-0.525        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__21_/D    1
clk(F)->clk(R)	2.844    */-0.522        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_5__8_/D    1
clk(F)->clk(R)	2.844    */-0.521        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__21_/D    1
clk(F)->clk(R)	2.838    */-0.521        */0.062         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_1__41_/D    1
clk(R)->clk(R)	2.724    -0.521/*        0.176/*         nr/router_ring/r3/ccwo/state_even_reg_2_/D    1
clk(F)->clk(R)	2.844    */-0.520        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__0_/D    1
clk(R)->clk(R)	2.722    -0.520/*        0.178/*         nr/router_ring/r3/ccwo/state_even_reg_4_/D    1
clk(F)->clk(R)	2.844    */-0.520        */0.056         nr/router_ring/r1/ccwi/MEM_ccw_EVEN_reg_1__8_/D    1
clk(F)->clk(R)	2.844    */-0.519        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__0_/D    1
clk(F)->clk(R)	2.844    */-0.519        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__59_/D    1
clk(F)->clk(R)	2.844    */-0.518        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__0_/D    1
clk(F)->clk(R)	2.844    */-0.517        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__59_/D    1
clk(R)->clk(R)	2.572    -0.517/*        0.328/*         nr/router_ring/r2/peo/state_odd_reg_3_/D    1
clk(R)->clk(R)	2.733    -0.516/*        0.167/*         nr/router_ring/r3/ccwo/state_odd_reg_2_/D    1
clk(F)->clk(R)	2.844    */-0.516        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__59_/D    1
clk(R)->clk(R)	2.616    -0.504/*        0.284/*         nr/router_ring/r3/ccwo/state_odd_reg_4_/D    1
clk(F)->clk(R)	2.844    */-0.502        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__18_/D    1
clk(F)->clk(R)	2.844    */-0.501        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__18_/D    1
clk(F)->clk(R)	2.844    */-0.498        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__18_/D    1
clk(R)->clk(R)	2.738    */-0.497        */0.162         nr/nic1/input_statue_reg_reg/D    1
clk(F)->clk(R)	2.844    */-0.496        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_1__4_/D    1
clk(R)->clk(R)	2.550    -0.495/*        0.350/*         nr/router_ring/r3/cwo/state_odd_reg_4_/D    1
clk(F)->clk(R)	2.844    */-0.494        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_7__4_/D    1
clk(R)->clk(R)	2.549    -0.494/*        0.351/*         nr/router_ring/r3/cwo/state_odd_reg_2_/D    1
clk(F)->clk(R)	2.843    */-0.493        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_1__46_/D    1
clk(F)->clk(R)	2.843    */-0.492        */0.057         nr/router_ring/r4/ccwi/MEM_ccw_ODD_reg_5__46_/D    1
clk(R)->clk(R)	2.549    -0.491/*        0.351/*         nr/router_ring/r3/cwo/state_even_reg_4_/D    1
clk(R)->clk(R)	2.874    -0.490/*        0.026/*         nr/router_ring/r3/ccwo/state_even_reg_1_/D    1
clk(F)->clk(R)	2.844    */-0.488        */0.056         nr/router_ring/r4/cwi/MEM_CW_ODD_reg_5__4_/D    1
clk(R)->clk(R)	2.550    -0.488/*        0.350/*         nr/router_ring/r3/cwo/state_even_reg_2_/D    1
clk(F)->clk(R)	2.844    */-0.488        */0.056         nr/router_ring/r3/ccwi/MEM_ccw_EVEN_reg_5__41_/D    1
clk(R)->clk(R)	2.552    -0.485/*        0.348/*         nr/router_ring/r3/peo/state_even_reg_2_/D    1
clk(R)->clk(R)	2.872    -0.484/*        0.028/*         nr/router_ring/r3/cwo/state_even_reg_1_/D    1
clk(R)->clk(R)	2.549    -0.484/*        0.351/*         nr/router_ring/r3/peo/state_even_reg_4_/D    1
clk(F)->clk(R)	3.231    */-0.455        */-0.331        nr/router_ring/r2/ccwi/even_tail_reg_0_/D    1
clk(R)->clk(R)	2.841    */-0.426        */0.059         nr/router_ring/r2/peo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.481    -0.397/*        0.419/*         nr/router_ring/r3/peo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.841    */-0.396        */0.059         nr/router_ring/r3/peo/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.481    -0.396/*        0.419/*         nr/router_ring/r3/peo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.844    */-0.387        */0.056         nr/router_ring/r2/cwi/cwri_even_reg/D    1
clk(R)->clk(R)	2.844    */-0.370        */0.056         nr/router_ring/r2/cwi/cwri_odd_reg/D    1
clk(R)->clk(R)	2.844    */-0.357        */0.056         nr/nic2/output_statue_reg_reg/D    1
clk(R)->clk(R)	2.841    */-0.313        */0.059         nr/router_ring/r3/peo/state_even_reg_0_/D    1
clk(R)->clk(R)	2.605    -0.300/*        0.295/*         nr/router_ring/r2/cwi/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.611    -0.277/*        0.289/*         nr/router_ring/r2/cwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.841    */-0.253        */0.059         nr/router_ring/r2/peo/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.754    */-0.228        */0.146         cpu1/myIF_ID/ID_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.843    */-0.172        */0.057         nr/router_ring/r3/polarity_reg/D    1
clk(R)->clk(R)	2.839    */-0.171        */0.061         nr/router_ring/r2/cwi/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.841    */-0.147        */0.059         nr/router_ring/r2/cwi/state_even_reg_0_/D    1
clk(R)->clk(R)	2.816    -0.119/*        0.084/*         nr/nic2/net_so_reg/D    1
clk(R)->clk(R)	3.332    */-0.057        */-0.432        nr/nic1/net_ri_reg/D    1
clk(R)->clk(R)	2.741    */-0.032        */0.159         nr/router_ring/r2/pei/state_even_reg_1_/D    1
clk(R)->clk(R)	2.742    */-0.030        */0.158         nr/router_ring/r2/pei/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.774    -0.029/*        0.126/*         nr/nic1/net_so_reg/D    1
clk(R)->clk(R)	2.984    */-0.018        */-0.084        nr/nic2/input_statue_reg_reg/D    1
clk(R)->clk(R)	2.953    0.086/*         -0.053/*        nr/router_ring/r2/ccwi/ccwri_even_reg/D    1
clk(R)->clk(R)	2.806    */0.094         */0.094         nr/router_ring/r3/pei/state_even_reg_1_/D    1
clk(R)->clk(R)	2.808    */0.096         */0.092         nr/router_ring/r3/pei/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.844    */0.214         */0.056         nr/router_ring/r2/ccwi/ccwri_odd_reg/D    1
clk(R)->clk(R)	3.690    */0.241         */-0.790        nr/nic2/net_ri_reg/D    1
clk(R)->clk(R)	3.345    */0.321         */-0.445        nr/router_ring/r2/pei/state_odd_reg_0_/D    1
clk(R)->clk(R)	3.348    */0.323         */-0.448        nr/router_ring/r2/pei/state_even_reg_0_/D    1
clk(R)->clk(R)	2.730    0.332/*         0.170/*         nr/router_ring/r2/ccwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.732    0.335/*         0.168/*         nr/router_ring/r2/ccwi/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.844    */0.364         */0.056         nr/router_ring/r2/ccwi/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.844    */0.365         */0.056         nr/router_ring/r2/ccwi/state_even_reg_0_/D    1
clk(R)->clk(R)	2.627    */0.371         */0.273         nr/router_ring/r2/ccwo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.838    */0.373         */0.062         nr/router_ring/r3/cwi/cwri_even_reg/D    1
clk(R)->clk(R)	2.627    */0.388         */0.273         nr/router_ring/r2/cwo/state_even_reg_2_/D    1
clk(R)->clk(R)	2.628    */0.394         */0.272         nr/router_ring/r2/cwo/state_even_reg_4_/D    1
clk(R)->clk(R)	2.840    */0.400         */0.060         cpu2/myIF_ID/ID_instr_type_reg_3_/D    1
clk(R)->clk(R)	2.628    */0.400         */0.272         nr/router_ring/r2/cwo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.628    */0.408         */0.272         nr/router_ring/r2/cwo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.628    */0.424         */0.272         nr/router_ring/r2/ccwo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.844    */0.468         */0.056         nr/router_ring/r3/cwi/cwri_odd_reg/D    1
clk(R)->clk(R)	2.629    */0.477         */0.271         nr/router_ring/r2/ccwo/state_even_reg_2_/D    1
clk(R)->clk(R)	2.630    */0.490         */0.270         nr/router_ring/r2/ccwo/state_even_reg_4_/D    1
clk(R)->clk(R)	2.843    */0.572         */0.057         nr/router_ring/r2/polarity_reg/D    1
clk(R)->clk(R)	3.703    */0.599         */-0.803        nr/router_ring/r3/pei/state_even_reg_0_/D    1
clk(R)->clk(R)	3.704    */0.601         */-0.804        nr/router_ring/r3/pei/state_odd_reg_0_/D    1
clk(R)->clk(R)	2.634    */0.621         */0.266         nr/router_ring/r2/peo/state_odd_reg_2_/D    1
clk(R)->clk(R)	2.635    */0.637         */0.265         nr/router_ring/r2/peo/state_odd_reg_4_/D    1
clk(R)->clk(R)	2.635    */0.644         */0.265         nr/router_ring/r2/peo/state_even_reg_2_/D    1
clk(R)->clk(R)	2.635    */0.644         */0.265         nr/router_ring/r2/peo/state_even_reg_4_/D    1
clk(R)->clk(R)	1.400    0.657/*         1.000/*         node1_addr_out[30]    1
clk(R)->clk(R)	1.400    0.666/*         1.000/*         node0_addr_out[30]    1
clk(R)->clk(R)	1.400    0.670/*         1.000/*         node3_addr_out[30]    1
clk(R)->clk(R)	1.400    0.672/*         1.000/*         node0_addr_out[31]    1
clk(R)->clk(R)	1.400    0.674/*         1.000/*         node2_addr_out[30]    1
clk(R)->clk(R)	1.400    0.677/*         1.000/*         node2_addr_out[31]    1
clk(R)->clk(R)	1.400    0.679/*         1.000/*         node3_addr_out[31]    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node1_addr_out[31]    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node0_memEn    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node1_memWrEn    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node1_memEn    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node0_memWrEn    1
clk(R)->clk(R)	1.400    0.680/*         1.000/*         node3_addr_out[25]    1
clk(R)->clk(R)	1.400    0.681/*         1.000/*         node3_addr_out[24]    1
clk(R)->clk(R)	1.400    0.681/*         1.000/*         node3_addr_out[27]    1
clk(R)->clk(R)	1.400    0.681/*         1.000/*         node3_addr_out[28]    1
clk(R)->clk(R)	1.400    0.682/*         1.000/*         node2_addr_out[25]    1
clk(R)->clk(R)	2.720    0.713/*         0.180/*         nr/router_ring/r3/cwi/state_odd_reg_1_/D    1
clk(R)->clk(R)	2.727    0.720/*         0.173/*         nr/router_ring/r3/cwi/state_even_reg_1_/D    1
clk(R)->clk(R)	2.844    */0.755         */0.056         nr/router_ring/r3/cwi/state_even_reg_0_/D    1
clk(R)->clk(R)	2.844    */0.756         */0.056         nr/router_ring/r3/cwi/state_odd_reg_0_/D    1
clk(R)->clk(R)	1.400    0.768/*         1.000/*         node2_addr_out[27]    1
clk(R)->clk(R)	1.400    */0.775         */1.000         node3_addr_out[29]    1
clk(R)->clk(R)	1.400    */0.776         */1.000         node3_addr_out[23]    1
clk(R)->clk(R)	1.400    */0.777         */1.000         node3_addr_out[21]    1
clk(R)->clk(R)	1.400    */0.777         */1.000         node3_addr_out[17]    1
clk(R)->clk(R)	1.400    */0.777         */1.000         node2_addr_out[20]    1
clk(R)->clk(R)	1.400    */0.777         */1.000         node3_addr_out[16]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node2_addr_out[28]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node3_addr_out[19]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node2_addr_out[29]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node0_addr_out[22]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node0_addr_out[23]    1
clk(R)->clk(R)	1.400    */0.778         */1.000         node0_addr_out[20]    1
clk(R)->clk(R)	1.400    */0.779         */1.000         node3_addr_out[20]    1
clk(R)->clk(R)	1.400    */0.779         */1.000         node2_addr_out[26]    1
clk(R)->clk(R)	1.400    */0.779         */1.000         node3_addr_out[18]    1
clk(R)->clk(R)	1.400    */0.779         */1.000         node3_addr_out[26]    1
clk(R)->clk(R)	1.400    */0.780         */1.000         node0_addr_out[18]    1
clk(R)->clk(R)	1.400    */0.780         */1.000         node2_addr_out[23]    1
clk(R)->clk(R)	1.400    */0.780         */1.000         node1_addr_out[23]    1
clk(R)->clk(R)	1.400    */0.780         */1.000         node1_addr_out[16]    1
clk(R)->clk(R)	1.400    */0.780         */1.000         node3_addr_out[22]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node0_addr_out[16]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node2_addr_out[24]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node3_memEn    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node1_addr_out[18]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node0_addr_out[21]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node0_addr_out[17]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node2_addr_out[19]    1
clk(R)->clk(R)	1.400    */0.781         */1.000         node0_addr_out[29]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node1_addr_out[28]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node1_addr_out[26]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node0_addr_out[27]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node1_addr_out[24]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node0_addr_out[24]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node2_addr_out[21]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node0_addr_out[25]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node0_addr_out[28]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node2_addr_out[17]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node2_addr_out[22]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node2_addr_out[16]    1
clk(R)->clk(R)	1.400    */0.782         */1.000         node3_memWrEn    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node1_addr_out[17]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node1_addr_out[22]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node1_addr_out[29]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node0_addr_out[19]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node0_addr_out[26]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node2_memEn    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node2_addr_out[18]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node1_addr_out[21]    1
clk(R)->clk(R)	1.400    */0.783         */1.000         node2_memWrEn    1
clk(R)->clk(R)	1.400    */0.784         */1.000         node1_addr_out[27]    1
clk(R)->clk(R)	1.400    */0.784         */1.000         node1_addr_out[20]    1
clk(R)->clk(R)	1.400    */0.785         */1.000         node1_addr_out[25]    1
clk(R)->clk(R)	1.400    */0.785         */1.000         node1_addr_out[19]    1
clk(R)->clk(R)	1.400    */0.785         */1.000         node3_pc_out[30]    1
clk(R)->clk(R)	1.400    */0.785         */1.000         node3_pc_out[31]    1
clk(R)->clk(R)	1.400    */0.786         */1.000         node2_pc_out[11]    1
clk(R)->clk(R)	1.400    */0.787         */1.000         node1_pc_out[31]    1
clk(R)->clk(R)	1.400    */0.787         */1.000         node1_pc_out[17]    1
clk(R)->clk(R)	1.400    */0.787         */1.000         node2_pc_out[10]    1
clk(R)->clk(R)	1.400    */0.787         */1.000         node1_pc_out[30]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[16]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[11]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[13]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node3_pc_out[3]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node1_pc_out[12]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[3]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[12]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node2_pc_out[16]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node1_pc_out[9]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[31]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node2_pc_out[17]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node1_pc_out[11]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node3_pc_out[8]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node1_pc_out[10]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node1_pc_out[5]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node3_pc_out[21]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[30]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node3_pc_out[7]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[7]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node3_pc_out[2]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[2]    1
clk(R)->clk(R)	1.400    */0.788         */1.000         node0_pc_out[25]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[9]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[23]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[17]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[13]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[22]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[20]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[12]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[7]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node1_pc_out[16]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[19]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[22]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[8]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[22]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[3]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[6]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[15]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[8]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node1_pc_out[3]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[15]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[26]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[20]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[5]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[31]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[6]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[24]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[21]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[9]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node1_pc_out[8]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[29]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[5]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[23]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[20]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[10]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[11]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[6]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node1_pc_out[26]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[25]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node2_pc_out[26]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node0_pc_out[17]    1
clk(R)->clk(R)	1.400    */0.789         */1.000         node3_pc_out[29]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[19]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[12]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[7]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[14]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[24]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[18]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[0]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[19]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[9]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[2]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[4]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[6]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[5]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[14]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[4]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[0]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[14]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[20]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[18]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[4]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[18]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[16]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[13]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[1]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[15]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[10]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[29]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[14]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[13]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[4]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[26]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[0]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[25]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[24]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[30]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[23]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node3_pc_out[15]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[29]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[2]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[0]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[25]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[19]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node1_pc_out[22]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[24]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node0_pc_out[27]    1
clk(R)->clk(R)	1.400    */0.790         */1.000         node2_pc_out[27]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node1_pc_out[21]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node0_pc_out[23]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node2_pc_out[21]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node0_pc_out[1]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node3_pc_out[1]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node2_pc_out[18]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node3_pc_out[27]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node0_pc_out[28]    1
clk(R)->clk(R)	1.400    */0.791         */1.000         node3_pc_out[28]    1
clk(R)->clk(R)	1.400    */0.792         */1.000         node1_pc_out[27]    1
clk(R)->clk(R)	1.400    */0.792         */1.000         node2_pc_out[1]    1
clk(R)->clk(R)	1.400    */0.792         */1.000         node1_pc_out[28]    1
clk(R)->clk(R)	1.400    */0.792         */1.000         node2_pc_out[28]    1
