<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_uaes_gcmp/DWC_pcie_ide_uaes_gcmp_apb</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_uaes_gcmp/DWC_pcie_ide_uaes_gcmp_apb</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_uaes_gcmp/DWC_pcie_ide_uaes_gcmp_apb</h2>

    <!-- Registers for AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_uaes_gcmp/DWC_pcie_ide_uaes_gcmp_apb -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_388B543D4FB9F39F">AES_TX_CORE_VER_NUM</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : IP Version Number Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E54CC1A7F91259A">AES_TX_CORE_VER_TYPE</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : IP Version Type Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A8D2C13BD9965B4">AES_TX_IRQ_EN</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Interrupt Enable Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E8955116621254C">AES_TX_IRQ_STAT</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Interrupt Status Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr">0x00000013</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7236014E2FD9B443">AES_TX_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Control register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CD6902CE5A3CCB5">AES_TX_STAT</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Status Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr">0x0000001f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_588D0E6241D10AAD">AES_TX_KEY_0</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 0 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6DB14C69C6B79FDB">AES_TX_KEY_1</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 1 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2DD421EBA4631A96">AES_TX_KEY_2</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 2 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1C084776A35461A1">AES_TX_KEY_3</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 3 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_160D99C203F787B9">AES_TX_KEY_4</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 4 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26466702EC4F84FF">AES_TX_KEY_5</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 5 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22041CF83DBF7B1C">AES_TX_KEY_6</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 6 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E769F82B6D89B3D1">AES_TX_KEY_7</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Key 7 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C64B14BCB4A35C8B">AES_TX_INITIAL_IV_LSW</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : INITIAL_IV_LSW.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A47B865C97AC280E">AES_TX_INITIAL_IV_MSW</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : INITIAL_IV_MSW.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr">0x000001bf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_485235B2A357DEAA">AES_TX_LINK_DISABLE_STREAM_KEYS</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Invalidates the Link Stream Keys for TX.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EDF38B95599659E0">AES_TX_SELECTIVE_DISABLE_STREAM_KEYS</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : Invalidates the Selective Stream Keys for TX.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr">0x000003ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9C6655D3040043B0">AES_TX_CMD_SOP</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD SOP Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4EB63BDBAC62A815">AES_TX_CMD_EOP</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD EOP Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F27A75BC5629825F">AES_TX_CMD_AAD</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD AAD Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1469E6A9451CF881">AES_TX_CMD_MSG</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD MSG Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_081EAF8DD9D325C2">AES_TX_CTR_IV_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CTR IV IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF160042793DC109">AES_TX_CTR_IV_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CTR IV chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr">0x00000423</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_93B03C31F9B1AE37">AES_TX_CMD_AAD_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD AAD SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_584F78BC7EA457DC">AES_TX_CMD_MSG_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD MSG SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46D7B52CA7D8ACF5">AES_TX_CMD_CTX</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - Ctx Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54AA4B2E813C4066">AES_TX_CMD_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E9D4F50546B5165">AES_TX_CMD_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Command - CMD Ready Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr">0x0000044b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_109650178551D90D">AES_TX_TEST_MODE_CFG</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Test mode cfg.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FD92BAAB43E7FBE4">AES_TX_IN_DATA_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Input - Input Data IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D15AFADF94972A3E">AES_TX_IN_DATA</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Input - Input Data Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F27F74B46D2853C">AES_TX_DATA_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Input - Data Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_026A9DBD285C82E0">AES_TX_DATA_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Input - Data Ready Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr">0x000004ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F421632C7F074EE1">AES_TX_OUT_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - Ready Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBE08306C6EC5FC0">AES_TX_OUT_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_458DD1F37BF17BD1">AES_TX_OUT_SOP</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - SOP Indication Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E2A6A2097366E7E">AES_TX_OUT_EOP</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - EOP Indication Register Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr">0x00000513</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_899CDC60AA4F3947">AES_TX_OUT_AAD</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - OUT AAD Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1791B8CEA478FB1C">AES_TX_OUT_MSG</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - OUT MSG Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7CDF75371DB41C29">AES_TX_OUT_AAD_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - OUT AAD SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF0D2F02F2A1936E">AES_TX_OUT_MSG_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - OUT MSG SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4501713C64201DA">AES_TX_OUT_DATA_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - Output Data IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0EEFA164A095693E">AES_TX_OUT_DATA_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - Output Data Chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr">0x0000052f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DBEA9F0EA1F9EA73">AES_TX_OUT_MAC_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - MAC Index Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E43C22116CDE7CF">AES_TX_OUT_MAC_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS Output - MAC Chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr">0x000005fb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD9BBEEE30CEAB19">AES_TX_SEL</a>  </b></td>
        <td class="unboxed sdescmap">AES TX : FIPS - AES Selection Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr">0x000007ff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000800</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_920DF41DE32CDABB">AES_RX_CORE_VER_NUM</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : IP Version Number Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000804</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD76BE09E0846E2D">AES_RX_CORE_VER_TYPE</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : IP Version Type Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000808</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A9502BB2DA1840D">AES_RX_IRQ_EN</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Interrupt Enable Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000080c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99E999029B05F137">AES_RX_IRQ_STAT</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Interrupt Status Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000810</td>
        <td class="unboxed addr">0x00000813</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000814</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2FE1CB5AB3839476">AES_RX_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Control register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000818</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_245935BFB1275254">AES_RX_STAT</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Status Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x0000081c</td>
        <td class="unboxed addr">0x0000081f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000820</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57CDEA4478B8DD96">AES_RX_KEY_0</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 0 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000824</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7768BC6B69BAF493">AES_RX_KEY_1</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 1 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000828</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B4DFE558D12C2F17">AES_RX_KEY_2</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 2 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000082c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD51B9A8EE114D12">AES_RX_KEY_3</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 3 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000830</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CAE865D462F88BDF">AES_RX_KEY_4</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 4 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000834</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_783E0C3FC6830581">AES_RX_KEY_5</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 5 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000838</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E88300C00D16E6A7">AES_RX_KEY_6</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 6 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000083c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31EC2E48A7D2802A">AES_RX_KEY_7</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Key 7 Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000840</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F9AD54121206EEB">AES_RX_INITIAL_IV_LSW</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : INITIAL_IV_LSW.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000844</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9AB96BBABCF0B90D">AES_RX_INITIAL_IV_MSW</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : INITIAL_IV_MSW.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000848</td>
        <td class="unboxed addr">0x000009bf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000009c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_435D1F4225D76935">AES_RX_LINK_DISABLE_STREAM_KEYS</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Invalidates the Link Stream Keys for RX.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000009c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A818DD05D202AA91">AES_RX_SELECTIVE_DISABLE_STREAM_KEYS</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : Invalidates the Selective Stream Keys for RX.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x000009c8</td>
        <td class="unboxed addr">0x00000bff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FDB63144D43AD50D">AES_RX_CMD_SOP</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD SOP Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE3E598B604FFB98">AES_RX_CMD_EOP</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD EOP Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_21B106DB1D7FB82F">AES_RX_CMD_AAD</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD AAD Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c0c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03E1A9AF0A4FDD75">AES_RX_CMD_MSG</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD MSG Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8591265181899F8E">AES_RX_CTR_IV_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CTR IV IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_939C425D559C80F4">AES_RX_CTR_IV_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CTR IV chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000c18</td>
        <td class="unboxed addr">0x00000c23</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BD123322D5CDCA4A">AES_RX_CMD_AAD_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD AAD SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c28</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_547F7509DEB105AA">AES_RX_CMD_MSG_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD MSG SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c2c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C6891EFAA09E529">AES_RX_CMD_CTX</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - Ctx Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c30</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B911AF404E6DDBC">AES_RX_CMD_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c34</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9510AE2B2BCD53B4">AES_RX_CMD_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Command - CMD Ready Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000c38</td>
        <td class="unboxed addr">0x00000c4b</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c4c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59C1C81DBA8B2E5E">AES_RX_TEST_MODE_CFG</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Test mode cfg.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c50</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E13BC80C95BEA547">AES_RX_IN_DATA_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Input - Input Data IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c54</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2B10AAE4C710256">AES_RX_IN_DATA</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Input - Input Data Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c58</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A64104B7B5AA2AFF">AES_RX_DATA_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Input - Data Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000c5c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A9172C179393014E">AES_RX_DATA_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Input - Data Ready Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000c60</td>
        <td class="unboxed addr">0x00000cff</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3764915616E4A1A">AES_RX_OUT_READY</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - Ready Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C6464AADA66C77E">AES_RX_OUT_VALID</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - Valid Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9F674CD15A5CA0D">AES_RX_OUT_SOP</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - SOP Indication Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d0c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18B7AB74E60E779B">AES_RX_OUT_EOP</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - EOP Indication Register Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d10</td>
        <td class="unboxed addr">0x00000d13</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1CAE6582614BCF0">AES_RX_OUT_AAD</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - OUT AAD Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d18</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5E986FE8A1AAFB7B">AES_RX_OUT_MSG</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - OUT MSG Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d1c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B01A7D28CC94F472">AES_RX_OUT_AAD_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - OUT AAD SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1BF08CE59606165A">AES_RX_OUT_MSG_SIZE</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - OUT MSG SIZE Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4568DDFB0699E406">AES_RX_OUT_DATA_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - Output Data IDX Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d28</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02AEFDF579464276">AES_RX_OUT_DATA_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - Output Data Chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d2c</td>
        <td class="unboxed addr">0x00000d2f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d30</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99E583E1F7302E9D">AES_RX_OUT_MAC_IDX</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - MAC Index Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000d34</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_078F0055FE9600EF">AES_RX_OUT_MAC_CHUNK</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS Output - MAC Chunk Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000d38</td>
        <td class="unboxed addr">0x00000dfb</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000dfc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C48C55C07DFAE2BE">AES_RX_SEL</a>  </b></td>
        <td class="unboxed sdescmap">AES RX : FIPS - AES Selection Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e00</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_382259C8D31CF287">BIST_CTRL</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Control Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e04</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_19CF13CB7F4B44BE">BIST_STATUS</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Status Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e08</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FFE9851480A889D3">BIST_TIMESTAMP_TX_0_31</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Least significant 32 bits of TX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e0c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26CEA106DD481E62">BIST_TIMESTAMP_TX_32_63</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Most significant 32 bits of TX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e10</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C167C4D04A037C6">BIST_TIMESTAMP_RX1_0_31</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Least significant 32 bits of RX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e14</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D191CA33F698CAE4">BIST_TIMESTAMP_RX1_32_63</a>  </b></td>
        <td class="unboxed sdescmap">BIST - Most significant 32 bits of RX Timestamp Register.</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000e18</td>
        <td class="unboxed addr">0x00000e1f</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e20</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEEF30E135C05A3B">BIST_ERROR_LOG</a>  </b></td>
        <td class="unboxed sdescmap">BIST Error Log.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e24</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8112D222223360E">BIST_LOG_TIMESTAMP_TX_0_31</a>  </b></td>
        <td class="unboxed sdescmap">BIST Error Log - Least significant 32 bits of TX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e28</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_904F998A3BA8CBFA">BIST_LOG_TIMESTAMP_TX_32_63</a>  </b></td>
        <td class="unboxed sdescmap">BIST Error Log - Most significant 32 bits of TX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e2c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7AFBE8EB659AF14C">BIST_LOG_TIMESTAMP_RX1_0_31</a>  </b></td>
        <td class="unboxed sdescmap">BIST Error Log - Least significant 32 bits of RX Timestamp Register.</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000e30</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78E912BA4ED3C07E">BIST_LOG_TIMESTAMP_RX1_32_63</a>  </b></td>
        <td class="unboxed sdescmap">BIST Error Log - Most significant 32 bits of RX1 Timestamp Register.</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/dlnk/pcieabc78/DWC_pcie_ide_uaes_gcmp/DWC_pcie_ide_uaes_gcmp_apb</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_388B543D4FB9F39F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) AES_TX_CORE_VER_NUM</span><br/>
      <span class="sdescdet">AES TX : IP Version Number Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>IP Version Number.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02000</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="16">VERSION_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VERSION_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version number in BCD format. For example, <br/>      Release number `1.70a` is represented as 0x0170.<br/>      Release number `12.41a` is represented as 0x1241.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VERSION_NUM_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">CoreKit release version number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E54CC1A7F91259A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) AES_TX_CORE_VER_TYPE</span><br/>
      <span class="sdescdet">AES TX : IP Version Type Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>IP Version Type Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02004</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="4">TYPE_ENUM</td>
        <td class="fldnorm" colspan="4">PKG_NUM</td>
        <td class="fldnorm" colspan="8">TYPE_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_ENUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release type. Values, <br/>      0x0 (TYPE_ENUM_GA): GA release <br/>      0x1 (TYPE_ENUM_LCA): LCA release <br/>      0x2 (TYPE_ENUM_EA): EA release <br/>      0x3 (TYPE_ENUM_LP): LP release <br/>      0x4 reserved <br/>      0x5 (TYPE_ENUM_SOW): SOW release <br/>      0x6 (TYPE_ENUM_EC): EC release <br/>      others: reserved <br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">GA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">LCA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">EA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">LP release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">SOW release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_6</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">EC release.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PKG_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the alphabetical packaging number of coreKit ID. Values,<br/>      4'b1010: 'a'<br/>      4'b1011: 'b' <br/>      4'b1100: 'c' <br/>      4'b1101: 'd'<br/>      4'b1110: 'e' <br/>      4'b1111: 'f' <br/>      4'b0000: 'g' <br/>      -------- <br/>      4'b1000: 'o' <br/>      4'b1001: 'p' <br/>      NOTE: PKG_NUM can have a value from 'a' to 'p' only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_A</td>
          <td class="unboxed addr">0x0a</td>
          <td class="unboxed scdescmap">'a' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_B</td>
          <td class="unboxed addr">0x0b</td>
          <td class="unboxed scdescmap">'b' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_C</td>
          <td class="unboxed addr">0x0c</td>
          <td class="unboxed scdescmap">'c' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_D</td>
          <td class="unboxed addr">0x0d</td>
          <td class="unboxed scdescmap">'d' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_E</td>
          <td class="unboxed addr">0x0e</td>
          <td class="unboxed scdescmap">'e' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_F</td>
          <td class="unboxed addr">0x0f</td>
          <td class="unboxed scdescmap">'f' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_G</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">'g' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_O</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap">'o' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_P</td>
          <td class="unboxed addr">0x09</td>
          <td class="unboxed scdescmap">'p' coreKit ID packaging number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version type number in BCD format. For example, <br/>      Release number `1.70a-lp04` is represented as 0x04. <br/>      GA releases have a value of 0.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_NUM_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">CoreKit release version type number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A8D2C13BD9965B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) AES_TX_IRQ_EN</span><br/>
      <span class="sdescdet">AES TX : Interrupt Enable Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Interrupt Enable Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02008</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">OUTPUT</td>
        <td class="fldnorm" colspan="13">RESERVED_31_18</td>
        <td class="fldnorm" colspan="1">FSM_PAR_ERR</td>
        <td class="fldnorm" colspan="1">REG_PAR_ERR</td>
        <td class="fldnorm" colspan="11">RESERVED_15_5</td>
        <td class="fldnorm" colspan="1">CTX_IDX_ERR</td>
        <td class="fldnorm" colspan="2">RESERVED_3_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">KEY_DONE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUTPUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables O_cfg_irq output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_GLBL_OUT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "O_cfg_irq" TX  output (interrupt port.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_GLBL_OUT</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "O_cfg_irq" TX output (interrupt) port.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FSM_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that an FSM parity error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "FSM parity error has been detected" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "FSM parity error has been detected" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REG_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a register parity error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_REG_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "register parity error has been detected" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_REG_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "register parity error has been detected" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a context index error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "context index error has been detected" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "context index error has been detected" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a key load has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_KEY_DONE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "key load has completed" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_KEY_DONE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "key load has completed" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E8955116621254C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) AES_TX_IRQ_STAT</span><br/>
      <span class="sdescdet">AES TX : Interrupt Status Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Interrupt Status Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0200c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="14">RESERVED_31_18</td>
        <td class="fldnorm" colspan="1">FSM_PAR_ERR</td>
        <td class="fldnorm" colspan="1">REG_PAR_ERR</td>
        <td class="fldnorm" colspan="11">RESERVED_15_5</td>
        <td class="fldnorm" colspan="1">CTX_IDX_ERR</td>
        <td class="fldnorm" colspan="2">RESERVED_3_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">KEY_DONE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="14">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FSM_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that an FSM parity error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">FSM_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">FSM parity error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No FSM parity error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REG_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a register parity error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_REG_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No register parity error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">REG_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Register parity error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a context index error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTX_IDX_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Context index error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No context index error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a key load has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_DONE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key load has completed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KEY_NOT_DONE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key load has not completed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7236014E2FD9B443" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) AES_TX_CTRL</span><br/>
      <span class="sdescdet">AES TX : Control register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Control Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02014</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00050000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">RESERVED_31_19</td>
        <td class="fldnorm" colspan="1">ENCRYPT</td>
        <td class="fldnorm" colspan="1">RESERVED_17</td>
        <td class="fldnorm" colspan="1">KEY_SZ</td>
        <td class="fldnorm" colspan="12">RESERVED_15_4</td>
        <td class="fldnorm" colspan="4">CTX_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENCRYPT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Encrypt/Decrypt selector for the key.<br/><br/>                For the purposes of IDE Tx, this field is, by default, set to encrypt.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DECRYPT_KEY_SEL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Decrypt key selection.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENCRYPT_KEY_SEL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Encrypt key selection.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_SZ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of the key: <br/> - 0:128-bit <br/> - 1: 256-bit <br/><br/>    For the purposes of IDE, this field is, by default, set to a 256-bit key size.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_SZ_128</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">128-bit Key Size.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KEY_SZ_256</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">256-bit Key Size.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key context index to load the key into.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTX_IDX_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key context index (default value 0x0).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CD6902CE5A3CCB5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) AES_TX_STAT</span><br/>
      <span class="sdescdet">AES TX : Status Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Status Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02018</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">BUSY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BUSY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that the core is busy installing a key. All other registers must not be written while this field indicates a 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BUSY_CORE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Core is busy installing a key.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_BUSY_CORE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Core is not busy installing a key.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_588D0E6241D10AAD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) AES_TX_KEY_0</span><br/>
      <span class="sdescdet">AES TX : Key 0 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 0 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02020</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {00, 01, 02, 03}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 0 to 3.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6DB14C69C6B79FDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) AES_TX_KEY_1</span><br/>
      <span class="sdescdet">AES TX : Key 1 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 1 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02024</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {04, 05, 06, 07}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 4 to 7.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2DD421EBA4631A96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) AES_TX_KEY_2</span><br/>
      <span class="sdescdet">AES TX : Key 2 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 2 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02028</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {08, 09, 10, 11}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_2</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 8 to 11.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1C084776A35461A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) AES_TX_KEY_3</span><br/>
      <span class="sdescdet">AES TX : Key 3 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 3 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0202c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {12, 13, 14, 15}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_3</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 12 to 15.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_160D99C203F787B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) AES_TX_KEY_4</span><br/>
      <span class="sdescdet">AES TX : Key 4 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 4 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02030</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {16, 17, 18, 19} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_4</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 16 to 19, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26466702EC4F84FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) AES_TX_KEY_5</span><br/>
      <span class="sdescdet">AES TX : Key 5 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 5 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02034</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {20, 21, 22, 23} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_5</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 20 to 23, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22041CF83DBF7B1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) AES_TX_KEY_6</span><br/>
      <span class="sdescdet">AES TX : Key 6 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 6 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02038</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {24, 25, 26, 27} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_6</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 24 to 27, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E769F82B6D89B3D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) AES_TX_KEY_7</span><br/>
      <span class="sdescdet">AES TX : Key 7 Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Key 7 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0203c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {28, 29, 30, 31} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_7</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES Key: bytes 28 to 31, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C64B14BCB4A35C8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) AES_TX_INITIAL_IV_LSW</span><br/>
      <span class="sdescdet">AES TX : INITIAL_IV_LSW.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Initial IV configuration value (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02040</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">INITIAL_IV_LSW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INITIAL_IV_LSW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Initial IV configuration value (least-significant word)<br/>Configures the LSW value of the Initial IV for the CTRL. CTX_IDX context index<br/>Note: Update of internal IV value is only effective when the CTRL register is written</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INITIAL_IV_LSW</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX AES' initial IV configuration value (least-significant 32-bit word, [31:0]).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A47B865C97AC280E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) AES_TX_INITIAL_IV_MSW</span><br/>
      <span class="sdescdet">AES TX : INITIAL_IV_MSW.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Initial IV configuration value (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02044</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">INITIAL_IV_MSW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INITIAL_IV_MSW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Initial IV configuration value (most-significant word)<br/>Configures the MSW value of the Initial IV for the CTRL. CTX_IDX context index<br/>Note: Update of internal IV value is only effective when the CTRL register is written</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INITIAL_IV_MSW</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX AES' initial IV configuration value (most-significant 32-bit word, [63:32]).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_485235B2A357DEAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) AES_TX_LINK_DISABLE_STREAM_KEYS</span><br/>
      <span class="sdescdet">AES TX : Invalidates the Link Stream Keys for TX.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Invalidates the Link Stream Keys for TX.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a021c0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_CPL</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_NPR</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEYs for Completion (CPL) sub-stream from Link stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for CPL sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Non-Post Request (NPR) sub-stream from Link stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for NPR sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for NPR sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Post Request (PR) sub-stream from Link stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for PR sub-stream, link stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EDF38B95599659E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) AES_TX_SELECTIVE_DISABLE_STREAM_KEYS</span><br/>
      <span class="sdescdet">AES TX : Invalidates the Selective Stream Keys for TX.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>Invalidates the Selective Stream Keys for TX.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a021c4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_CPL</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_NPR</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEYs for Completion (CPL) sub-stream from Selective stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for CPL sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Non-Post Request (NPR) sub-stream from Selective stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for NPR sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for NPR sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Post Request (PR) sub-stream from Selective stream 0 in the TX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for PR sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, Selective stream 0 in the TX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9C6655D3040043B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) AES_TX_CMD_SOP</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD SOP Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD SOP Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02400</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_SOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the first of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_SOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This command is the first of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_CMD_SOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This command is not the first of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4EB63BDBAC62A815" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) AES_TX_CMD_EOP</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD EOP Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD EOP Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02404</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_EOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_EOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the last of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_EOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This command is the last of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_CMD_EOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This command is not the last of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F27A75BC5629825F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) AES_TX_CMD_AAD</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD AAD Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD AAD Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02408</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_AAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_AAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Additional Authentication Data (AAD) present in the input data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INPUT_CMD_AAD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) present in the input data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_INPUT_CMD_AAD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Additional Authentication Data (AAD) present in the input data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1469E6A9451CF881" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) AES_TX_CMD_MSG</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD MSG Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD MSG Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0240c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_MSG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Message (MSG) present in the input data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INPUT_CMD_MSG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Message present in the input data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_INPUT_CMD_MSG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Message present in the input data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_081EAF8DD9D325C2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) AES_TX_CTR_IV_IDX</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CTR IV IDX Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CTR IV IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02410</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">CTR_IV_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTR_IV_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit IV chunk constructing the Initial counter value (IV). IV is in Big Endian Byte order</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTR_IV_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit IV chunk constructing the Initial counter value (IV). Set value between index 0h (0x0, default) and index FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF160042793DC109" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) AES_TX_CTR_IV_CHUNK</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CTR IV chunk Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CTR IV chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02414</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CTR_IV_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTR_IV_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the Initial counter value (IV).</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTR_IV_CHUNK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the Initial counter value (IV). Value between index 0h (0x0, default) and index FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_93B03C31F9B1AE37" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) AES_TX_CMD_AAD_SIZE</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD AAD SIZE Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD AAD SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02424</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">CMD_AAD_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_AAD_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the Additional Authentication Data (AAD) in the input data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_AAD_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the AAD present in the input data, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_584F78BC7EA457DC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) AES_TX_CMD_MSG_SIZE</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD MSG SIZE Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD MSG SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02428</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">CMD_MSG_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_MSG_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the message (MSG) in the MAC input data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_MSG_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the MSG, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46D7B52CA7D8ACF5" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) AES_TX_CMD_CTX</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - Ctx Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - Ctx Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0242c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">CMD_CTX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_CTX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Command context index.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_CTX_INDEX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Context index, 0x0 by default (index 0).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54AA4B2E813C4066" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) AES_TX_CMD_VALID</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD Valid Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02430</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_VALID_CMD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid FIPS Command.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">VALID_CMD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid FIPS Command.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E9D4F50546B5165" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) AES_TX_CMD_READY</span><br/>
      <span class="sdescdet">AES TX : FIPS Command - CMD Ready Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Command - CMD Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02434</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready handshake.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">AES can process FIPS Command.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_CMD_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">AES can not process FIPS Command.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_109650178551D90D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) AES_TX_TEST_MODE_CFG</span><br/>
      <span class="sdescdet">AES TX : FIPS Test mode cfg.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Test mode cfg.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0244c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">TEST_MODE_CFG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEST_MODE_CFG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIPS Test mode cfg: 0 GCM - 1 Rsv - 2 CTR - 3 ECB.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_CTR</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to CTR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_ECB</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to ECB.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_GCM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to GCM.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved Configuration.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FD92BAAB43E7FBE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) AES_TX_IN_DATA_IDX</span><br/>
      <span class="sdescdet">AES TX : FIPS Input - Input Data IDX Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Input - Input Data IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02450</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">IN_DATA_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_DATA_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit data chunk constructing the word to process.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_DATA_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit data chunk constructing the word to process. Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D15AFADF94972A3E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) AES_TX_IN_DATA</span><br/>
      <span class="sdescdet">AES TX : FIPS Input - Input Data Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Input - Input Data Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02454</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">IN_DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the word to process. A partial word must be left justified on the signal.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_DATA</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit data chunk of the word to process. A partial word must be left justified on the signal. Data 0h (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F27F74B46D2853C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) AES_TX_DATA_VALID</span><br/>
      <span class="sdescdet">AES TX : FIPS Input - Data Valid Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Input - Data Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02458</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">DATA_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DATA_VALID</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid FIPS Input Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DATA_VALID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid FIPS Input Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_026A9DBD285C82E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) AES_TX_DATA_READY</span><br/>
      <span class="sdescdet">AES TX : FIPS Input - Data Ready Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Input - Data Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0245c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">DATA_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DATA_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">AES can process FIPS Input Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DATA_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">AES can not process FIPS Input Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F421632C7F074EE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) AES_TX_OUT_READY</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - Ready Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02500</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW/1S</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake. Out_valid assertion deasserts it. A fresh write-one request re-asserts it.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not ready for FIPS Output Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Ready for FIPS Output Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBE08306C6EC5FC0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) AES_TX_OUT_VALID</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - Valid Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02504</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_VALID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid AES FIPS Output.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_VALID</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid AES FIPS Output.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_458DD1F37BF17BD1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) AES_TX_OUT_SOP</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - SOP Indication Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - SOP Indication Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02508</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_SOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the first of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_SOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Output command is not the first of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_SOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Output command is the first of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E2A6A2097366E7E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) AES_TX_OUT_EOP</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - EOP Indication Register Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - EOP Indication Register Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0250c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_EOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_EOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reflect the equivalent signal on the Command interface. The value on the output has an identical value as sent on the Input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_EOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Output command is not the last of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_EOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Output command is the last of the packet. The value on the output has an identical value as sent on the Input.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_899CDC60AA4F3947" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) AES_TX_OUT_AAD</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - OUT AAD Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - OUT AAD Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02514</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_AAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_AAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Additional Authentication Data (AAD) present in the output data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_AAD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) is not present in the output data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_AAD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) present in the output data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1791B8CEA478FB1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) AES_TX_OUT_MSG</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - OUT MSG Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - OUT MSG Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02518</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_MSG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Message (MSG) present in the output data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_MSG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Message (MSG) is not present in the output data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_MSG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Message (MSG) present in the output data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7CDF75371DB41C29" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) AES_TX_OUT_AAD_SIZE</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - OUT AAD SIZE Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - OUT AAD SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0251c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">OUT_AAD_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_AAD_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the Additional Authentication Data (AAD) in the output data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_AAD_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the AAD present in the output data, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF0D2F02F2A1936E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) AES_TX_OUT_MSG_SIZE</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - OUT MSG SIZE Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - OUT MSG SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02520</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">OUT_MSG_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MSG_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the message (MSG) in the MAC output data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MSG_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the MSG, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4501713C64201DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) AES_TX_OUT_DATA_IDX</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - Output Data IDX Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - Output Data IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02524</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">OUT_DATA_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_DATA_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit MSG chunk constructing the Message word, post encryption/decryption. A partial word is left justified on the signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_DATA_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit MSG chunk constructing the Message word. Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0EEFA164A095693E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) AES_TX_OUT_DATA_CHUNK</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - Output Data Chunk Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - Output Data Chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02528</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">OUT_DATA_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_DATA_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the calculated message.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_DATA_CHUNK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the calculated message. 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DBEA9F0EA1F9EA73" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) AES_TX_OUT_MAC_IDX</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - MAC Index Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - MAC Index Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02530</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">OUT_MAC_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MAC_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit MAC chunk constructing the calculated MAC. MAC is in Big Endian Byte order</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MAC_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit MAC chunk constructing calculated MAC (Big Endian). Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E43C22116CDE7CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) AES_TX_OUT_MAC_CHUNK</span><br/>
      <span class="sdescdet">AES TX : FIPS Output - MAC Chunk Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS Output - MAC Chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02534</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">OUT_MAC_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MAC_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the calculated MAC value .</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MAC_CHUNK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the calculated MAC value. 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD9BBEEE30CEAB19" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) AES_TX_SEL</span><br/>
      <span class="sdescdet">AES TX : FIPS - AES Selection Register.</span><br/>
      <span class="ldescdet">AES TX Host Config Register:<br/>FIPS - AES Selection Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a025fc</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">AES_TX_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AES_TX_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selects which AES to be served by the FIPS 140-3 test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">AES_TX_SEL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Selects which TX AES to be served by the FIPS 140-3 test mode.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_920DF41DE32CDABB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000800</span> Register(32 bit) AES_RX_CORE_VER_NUM</span><br/>
      <span class="sdescdet">AES RX : IP Version Number Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>IP Version Number.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02800</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="16">VERSION_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">VERSION_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version number in BCD format. For example, <br/>      Release number `1.70a` is represented as 0x0170.<br/>      Release number `12.41a` is represented as 0x1241.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">VERSION_NUM_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">CoreKit release version number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD76BE09E0846E2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000804</span> Register(32 bit) AES_RX_CORE_VER_TYPE</span><br/>
      <span class="sdescdet">AES RX : IP Version Type Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>IP Version Type Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02804</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="16">RESERVED_31_16</td>
        <td class="fldnorm" colspan="4">TYPE_ENUM</td>
        <td class="fldnorm" colspan="4">PKG_NUM</td>
        <td class="fldnorm" colspan="8">TYPE_NUM</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="16">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_16</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_ENUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release type. Values, <br/>      0x0 (TYPE_ENUM_GA): GA release <br/>      0x1 (TYPE_ENUM_LCA): LCA release <br/>      0x2 (TYPE_ENUM_EA): EA release <br/>      0x3 (TYPE_ENUM_LP): LP release <br/>      0x4 reserved <br/>      0x5 (TYPE_ENUM_SOW): SOW release <br/>      0x6 (TYPE_ENUM_EC): EC release <br/>      others: reserved <br/></span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">GA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">LCA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">EA release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">LP release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_5</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">SOW release.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TYPE_ENUM_REG_6</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">EC release.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[11:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PKG_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the alphabetical packaging number of coreKit ID. Values,<br/>      4'b1010: 'a'<br/>      4'b1011: 'b' <br/>      4'b1100: 'c' <br/>      4'b1101: 'd'<br/>      4'b1110: 'e' <br/>      4'b1111: 'f' <br/>      4'b0000: 'g' <br/>      -------- <br/>      4'b1000: 'o' <br/>      4'b1001: 'p' <br/>      NOTE: PKG_NUM can have a value from 'a' to 'p' only.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_A</td>
          <td class="unboxed addr">0x0a</td>
          <td class="unboxed scdescmap">'a' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_B</td>
          <td class="unboxed addr">0x0b</td>
          <td class="unboxed scdescmap">'b' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_C</td>
          <td class="unboxed addr">0x0c</td>
          <td class="unboxed scdescmap">'c' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_D</td>
          <td class="unboxed addr">0x0d</td>
          <td class="unboxed scdescmap">'d' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_E</td>
          <td class="unboxed addr">0x0e</td>
          <td class="unboxed scdescmap">'e' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_F</td>
          <td class="unboxed addr">0x0f</td>
          <td class="unboxed scdescmap">'f' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_G</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">'g' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_O</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap">'o' coreKit ID packaging number.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">PKG_NUM_REG_P</td>
          <td class="unboxed addr">0x09</td>
          <td class="unboxed scdescmap">'p' coreKit ID packaging number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TYPE_NUM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the coreKit release version type number in BCD format. For example, <br/>      Release number `1.70a-lp04` is represented as 0x04. <br/>      GA releases will have a value of 0.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TYPE_NUM_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">CoreKit release version type number.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A9502BB2DA1840D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000808</span> Register(32 bit) AES_RX_IRQ_EN</span><br/>
      <span class="sdescdet">AES RX : Interrupt Enable Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Interrupt Enable Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02808</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="1">OUTPUT</td>
        <td class="fldnorm" colspan="13">RESERVED_31_18</td>
        <td class="fldnorm" colspan="1">FSM_PAR_ERR</td>
        <td class="fldnorm" colspan="1">REG_PAR_ERR</td>
        <td class="fldnorm" colspan="11">RESERVED_15_5</td>
        <td class="fldnorm" colspan="1">CTX_IDX_ERR</td>
        <td class="fldnorm" colspan="2">RESERVED_3_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">KEY_DONE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:31]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUTPUT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables O_cfg_irq output</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_GLBL_OUT</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Enable "O_cfg_irq" RX output (interrupt) port.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_GLBL_OUT</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "O_cfg_irq" RX output (interrupt) port.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[30:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FSM_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that an FSM parity error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "FSM parity error has been detected" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "FSM parity error has been detected" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REG_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a register parity error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_REG_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "register parity error has been detected" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_REG_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "register parity error has been detected" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a context index error has been detected. The corresponding IRQ_STAT field can only be asserted if this field is set.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "key load via the SKP failed" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "key load via the SKP failed" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Enables interrupt indicating that a key load has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DISABLE_KEY_DONE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Disable "key load has completed" interrupt.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENABLE_KEY_DONE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Enable "key load has completed" interrupt.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99E999029B05F137" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000080c</span> Register(32 bit) AES_RX_IRQ_STAT</span><br/>
      <span class="sdescdet">AES RX : Interrupt Status Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Interrupt Status Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0280c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="14">RESERVED_31_18</td>
        <td class="fldnorm" colspan="1">FSM_PAR_ERR</td>
        <td class="fldnorm" colspan="1">REG_PAR_ERR</td>
        <td class="fldnorm" colspan="11">RESERVED_15_5</td>
        <td class="fldnorm" colspan="1">CTX_IDX_ERR</td>
        <td class="fldnorm" colspan="2">RESERVED_3_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">KEY_DONE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="14">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:18]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_18</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FSM_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that an FSM parity error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">FSM_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">FSM parity error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_FSM_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No FSM parity error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REG_PAR_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a register parity error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_REG_PAR_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No register parity error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">REG_PAR_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Register parity error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX_ERR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a context index error has been detected</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTX_IDX_ERR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Context index error has been detected.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_CTX_IDX_ERR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No context index error has been detected.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_3_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Status of interrupt indicating that a key load has completed</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_DONE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Key load has completed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KEY_NOT_DONE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key load has not completed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2FE1CB5AB3839476" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000814</span> Register(32 bit) AES_RX_CTRL</span><br/>
      <span class="sdescdet">AES RX : Control register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Control Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02814</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="13">RESERVED_31_19</td>
        <td class="fldnorm" colspan="1">ENCRYPT</td>
        <td class="fldnorm" colspan="1">RESERVED_17</td>
        <td class="fldnorm" colspan="1">KEY_SZ</td>
        <td class="fldnorm" colspan="12">RESERVED_15_4</td>
        <td class="fldnorm" colspan="4">CTX_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="13">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RW</td>
        <td class="accno" colspan="12">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:19]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_19</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[18:18]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ENCRYPT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Encrypt/Decrypt selector for the key.<br/><br/>                For the purposes of IDE Rx, this field is, by default, set to decrypt.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DECRYPT_KEY_SEL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Decrypt key selection.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">ENCRYPT_KEY_SEL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Encrypt key selection.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[17:17]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_17</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[16:16]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY_SZ</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Size of the key: <br/> - 0:128-bit <br/> - 1: 256-bit <br/><br/>    For the purposes of IDE, this field is, by default, set to a 256-bit key size.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_SZ_128</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">128-bit Key Size.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">KEY_SZ_256</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">256-bit Key Size.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[15:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_15_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTX_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key context index to load the key into.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTX_IDX_REG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Key context index (default value 0x0).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_245935BFB1275254" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000818</span> Register(32 bit) AES_RX_STAT</span><br/>
      <span class="sdescdet">AES RX : Status Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Status Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02818</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="1">RESERVED_1</td>
        <td class="fldnorm" colspan="1">BUSY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BUSY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that the core is busy installing a key. All other registers must not be written while this field indicates a 1.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BUSY_CORE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Core is busy installing a key.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_BUSY_CORE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Core is not busy installing a key.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57CDEA4478B8DD96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000820</span> Register(32 bit) AES_RX_KEY_0</span><br/>
      <span class="sdescdet">AES RX : Key 0 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 0 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02820</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {00, 01, 02, 03}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 0 to 3.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7768BC6B69BAF493" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000824</span> Register(32 bit) AES_RX_KEY_1</span><br/>
      <span class="sdescdet">AES RX : Key 1 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 1 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02824</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {04, 05, 06, 07}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_1</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 4 to 7.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B4DFE558D12C2F17" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000828</span> Register(32 bit) AES_RX_KEY_2</span><br/>
      <span class="sdescdet">AES RX : Key 2 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 2 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02828</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {08, 09, 10, 11}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_2</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 8 to 11.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD51B9A8EE114D12" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000082c</span> Register(32 bit) AES_RX_KEY_3</span><br/>
      <span class="sdescdet">AES RX : Key 3 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 3 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0282c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {12, 13, 14, 15}</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_3</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 12 to 15.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CAE865D462F88BDF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000830</span> Register(32 bit) AES_RX_KEY_4</span><br/>
      <span class="sdescdet">AES RX : Key 4 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 4 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02830</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {16, 17, 18, 19} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_4</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 16 to 19, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_783E0C3FC6830581" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000834</span> Register(32 bit) AES_RX_KEY_5</span><br/>
      <span class="sdescdet">AES RX : Key 5 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 5 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02834</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {20, 21, 22, 23} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_5</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 20 to 23, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E88300C00D16E6A7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000838</span> Register(32 bit) AES_RX_KEY_6</span><br/>
      <span class="sdescdet">AES RX : Key 6 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 6 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02838</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {24, 25, 26, 27} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_6</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 24 to 27, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31EC2E48A7D2802A" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000083c</span> Register(32 bit) AES_RX_KEY_7</span><br/>
      <span class="sdescdet">AES RX : Key 7 Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Key 7 Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a0283c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">KEY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">KEY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Key bytes: {28, 29, 30, 31} (256-bit key only)</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">KEY_7</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES Key: bytes 28 to 31, 256-bit key only.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F9AD54121206EEB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000840</span> Register(32 bit) AES_RX_INITIAL_IV_LSW</span><br/>
      <span class="sdescdet">AES RX : INITIAL_IV_LSW.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Initial IV configuration value (least-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02840</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">INITIAL_IV_LSW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INITIAL_IV_LSW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Initial IV configuration value (least-significant word)<br/>Configures the LSW value of the Initial IV for the CTRL.CTX_IDX context index<br/>Note: Update of internal IV value is only effective when the CTRL register is written</span></p>
          <p><b>Reset: </b>hex:0x00000001;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INITIAL_IV_LSW</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX AES' initial IV configuration value (least-significant 32-bit word, [31:0]).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9AB96BBABCF0B90D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000844</span> Register(32 bit) AES_RX_INITIAL_IV_MSW</span><br/>
      <span class="sdescdet">AES RX : INITIAL_IV_MSW.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Initial IV configuration value (most-significant word).<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02844</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access WS</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">INITIAL_IV_MSW</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">INITIAL_IV_MSW</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Initial IV configuration value (most-significant word)<br/>Configures the MSW value of the Initial IV for the CTRL.CTX_IDX context index<br/>Note: Update of internal IV value is only effective when the CTRL register is written</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INITIAL_IV_MSW</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX AES' initial IV configuration value (most-significant 32-bit word, [63:32]).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_435D1F4225D76935" class="boxed tabrb"><span class="regname">+<span class="addr">0x000009c0</span> Register(32 bit) AES_RX_LINK_DISABLE_STREAM_KEYS</span><br/>
      <span class="sdescdet">AES RX : Invalidates the Link Stream Keys for RX.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Invalidates the Link Stream Keys for RX.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a029c0</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_CPL</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_NPR</td>
        <td class="fldnorm" colspan="1">LINK_DISABLE_KEY_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEYs for Completion (CPL) sub-stream from Link stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for CPL sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Non-Post Request (NPR) sub-stream from Link stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for NPR sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for NPR sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">LINK_DISABLE_KEY_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Post Request (PR) sub-stream from Link stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">LINK_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for PR sub-stream, link stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A818DD05D202AA91" class="boxed tabrb"><span class="regname">+<span class="addr">0x000009c4</span> Register(32 bit) AES_RX_SELECTIVE_DISABLE_STREAM_KEYS</span><br/>
      <span class="sdescdet">AES RX : Invalidates the Selective Stream Keys for RX.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>Invalidates the Selective Stream Keys for RX.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a029c4</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="29">RESERVED_31_3</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_CPL</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_NPR</td>
        <td class="fldnorm" colspan="1">SELECTIVE_DISABLE_KEY_S0_PR</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="29">RO</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_CPL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEYs for Completion (CPL) sub-stream from Selective stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for CPL sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_CPL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_NPR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Non-Post Request (NPR) sub-stream from Selective stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for NPR sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_NPR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for NPR sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SELECTIVE_DISABLE_KEY_S0_PR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Setting this bit to 1 invalidates the KEY for Post Request (PR) sub-stream from Selective stream 0 in the RX data path.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Does not invalidate Keys for PR sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">SELECTIVE_DISABLE_KEY_S0_PR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Invalidates Keys for PR sub-stream, Selective stream 0 in the RX data path.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FDB63144D43AD50D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c00</span> Register(32 bit) AES_RX_CMD_SOP</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD SOP Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD SOP Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c00</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_SOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the first of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_CMD_SOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This command is not the first of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE3E598B604FFB98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c04</span> Register(32 bit) AES_RX_CMD_EOP</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD EOP Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD EOP Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c04</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_EOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_EOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the last of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_EOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">This command is the last of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_CMD_EOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">This command is not the last of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_21B106DB1D7FB82F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c08</span> Register(32 bit) AES_RX_CMD_AAD</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD AAD Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD AAD Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c08</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_AAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_AAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Additional Authentication Data (AAD) present in the input data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INPUT_CMD_AAD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) present in the input data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_INPUT_CMD_AAD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Additional Authentication Data (AAD) present in the input data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03E1A9AF0A4FDD75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c0c</span> Register(32 bit) AES_RX_CMD_MSG</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD MSG Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD MSG Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c0c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_MSG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Message (MSG) present in the input data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">INPUT_CMD_MSG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Message present in the input data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_INPUT_CMD_MSG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No Message present in the input data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8591265181899F8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c10</span> Register(32 bit) AES_RX_CTR_IV_IDX</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CTR IV IDX Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CTR IV IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c10</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">CTR_IV_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTR_IV_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32b iv chunk constructing the Initial counter value (IV). IV is in Big Endian Byte order</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTR_IV_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit IV chunk constructing the Initial counter value (IV). Set value between index 0h (0x0, default) and index FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_939C425D559C80F4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c14</span> Register(32 bit) AES_RX_CTR_IV_CHUNK</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CTR IV chunk Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CTR IV chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c14</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">CTR_IV_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CTR_IV_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32b chunk of the Initial counter value (IV).</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CTR_IV_CHUNCK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the Initial counter value (IV). Value between index 0h (0x0, default) and index FFFF_FFFFh (0xffffffff).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BD123322D5CDCA4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c24</span> Register(32 bit) AES_RX_CMD_AAD_SIZE</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD AAD SIZE Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD AAD SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c24</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">CMD_AAD_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_AAD_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the Additional Authentication Data (AAD) in the input data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_AAD_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the AAD present in the input data, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_547F7509DEB105AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c28</span> Register(32 bit) AES_RX_CMD_MSG_SIZE</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD MSG SIZE Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD MSG SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c28</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">CMD_MSG_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_MSG_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the message (MSG) in the MAC input data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_MSG_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the MSG, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C6891EFAA09E529" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c2c</span> Register(32 bit) AES_RX_CMD_CTX</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - Ctx Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - Ctx Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c2c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">CMD_CTX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_CTX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Command context index.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_CTX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Context index, 0x0 by default (index 0).<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B911AF404E6DDBC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c30</span> Register(32 bit) AES_RX_CMD_VALID</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD Valid Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c30</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_VALID_CMD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid FIPS Command.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">VALID_CMD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid FIPS Command.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9510AE2B2BCD53B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c34</span> Register(32 bit) AES_RX_CMD_READY</span><br/>
      <span class="sdescdet">AES RX : FIPS Command - CMD Ready Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Command - CMD Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c34</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">CMD_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMD_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready handshake.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">CMD_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">AES can process FIPS Command.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_CMD_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">AES can not process FIPS Command.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59C1C81DBA8B2E5E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c4c</span> Register(32 bit) AES_RX_TEST_MODE_CFG</span><br/>
      <span class="sdescdet">AES RX : FIPS Test mode cfg.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Test mode cfg.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c4c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">TEST_MODE_CFG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">TEST_MODE_CFG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">FIPS Test mode cfg: 0 GCM - 1 Rsv - 2 CTR - 3 ECB.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_CTR</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to CTR.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_ECB</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to ECB.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_GCM</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Configure FIPS AES test mode to GCM.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TEST_MODE_RESERVED</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Reserved Configuration.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E13BC80C95BEA547" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c50</span> Register(32 bit) AES_RX_IN_DATA_IDX</span><br/>
      <span class="sdescdet">AES RX : FIPS Input - Input Data IDX Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Input - Input Data IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c50</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">IN_DATA_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_DATA_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32b data chunk constructing the word to process.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_DATA_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit data chunk constructing the word to process. Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2B10AAE4C710256" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c54</span> Register(32 bit) AES_RX_IN_DATA</span><br/>
      <span class="sdescdet">AES RX : FIPS Input - Input Data Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Input - Input Data Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c54</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">IN_DATA</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RW/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RW/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">IN_DATA</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32b chunk of the word to process. A partial word must be left justified on the signal.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">IN_DATA</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit data chunk of the word to process. A partial word must be left justified on the signal. Data 0h (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A64104B7B5AA2AFF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c58</span> Register(32 bit) AES_RX_DATA_VALID</span><br/>
      <span class="sdescdet">AES RX : FIPS Input - Data Valid Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Input - Data Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c58</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">DATA_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DATA_VALID</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid FIPS Input Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DATA_VALID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid FIPS Input Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A9172C179393014E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000c5c</span> Register(32 bit) AES_RX_DATA_READY</span><br/>
      <span class="sdescdet">AES RX : FIPS Input - Data Ready Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Input - Data Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02c5c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">DATA_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DATA_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">DATA_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">AES can process FIPS Input Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_DATA_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">AES can not process FIPS Input Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3764915616E4A1A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d00</span> Register(32 bit) AES_RX_OUT_READY</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - Ready Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - Ready Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d00</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_READY</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW/1S</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1S</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_READY</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake. Out_valid assertion deasserts it. A fresh write-one request re-asserts it.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_READY</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not ready for FIPS Output Data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_READY</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Ready for FIPS Output Data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C6464AADA66C77E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d04</span> Register(32 bit) AES_RX_OUT_VALID</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - Valid Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - Valid Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d04</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_VALID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_VALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">AXI like valid/ready(!stall) handshake.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_VALID</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not valid AES FIPS Output.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_VALID</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Valid AES FIPS Output.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9F674CD15A5CA0D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d08</span> Register(32 bit) AES_RX_OUT_SOP</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - SOP Indication Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - SOP Indication Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d08</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_SOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_SOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this command is the first of the packet.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_SOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Output command is not the first of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_SOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Output command is the first of the packet.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18B7AB74E60E779B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d0c</span> Register(32 bit) AES_RX_OUT_EOP</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - EOP Indication Register Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - EOP Indication Register Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d0c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_EOP</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_EOP</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reflect the equivalent signal on the Command interface. The value on the output has an identical value as sent on the Input.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_EOP</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Output command is not the last of the packet.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_EOP</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Output command is the last of the packet. The value on the output has an identical value as sent on the Input.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1CAE6582614BCF0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d14</span> Register(32 bit) AES_RX_OUT_AAD</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - OUT AAD Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - OUT AAD Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d14</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_AAD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_AAD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Additional Authentication Data (AAD) present in the output data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_AAD</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) is not present in the output data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_AAD</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Additional Authentication Data (AAD) present in the output data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5E986FE8A1AAFB7B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d18</span> Register(32 bit) AES_RX_OUT_MSG</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - OUT MSG Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - OUT MSG Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d18</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">OUT_MSG</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MSG</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Message (MSG) present in the output data.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_OUT_MSG</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Message (MSG) is not present in the output data.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">OUT_MSG</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Message (MSG) present in the output data.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B01A7D28CC94F472" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d1c</span> Register(32 bit) AES_RX_OUT_AAD_SIZE</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - OUT AAD SIZE Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - OUT AAD SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d1c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">OUT_AAD_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_AAD_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the Additional Authentication Data (AAD) in the output data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_AAD_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1BF08CE59606165A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d20</span> Register(32 bit) AES_RX_OUT_MSG_SIZE</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - OUT MSG SIZE Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - OUT MSG SIZE Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d20</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RESERVED_31_6</td>
        <td class="fldnorm" colspan="6">OUT_MSG_SIZE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="6">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MSG_SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Byte mask of the message (MSG) in the MAC output data.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MSG_SIZE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Number of bytes valid in the MSG, 0x0 by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4568DDFB0699E406" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d24</span> Register(32 bit) AES_RX_OUT_DATA_IDX</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - Output Data IDX Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - Output Data IDX Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d24</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="28">RESERVED_31_4</td>
        <td class="fldnorm" colspan="4">OUT_DATA_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="28">RO</td>
        <td class="accno" colspan="4">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_4</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_DATA_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit msg chunk constructing the Message word , post encryption/decryption.  A partial word is left justified on the signal.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_DATA_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit MSG chunk constructing the Message word. Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02AEFDF579464276" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d28</span> Register(32 bit) AES_RX_OUT_DATA_CHUNK</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - Output Data Chunk Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - Output Data Chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d28</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">OUT_DATA_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_DATA_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the calculated message.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_DATA_CHUNK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the calculated message. 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99E583E1F7302E9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d30</span> Register(32 bit) AES_RX_OUT_MAC_IDX</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - MAC Index Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - MAC Index Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d30</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="30">RESERVED_31_2</td>
        <td class="fldnorm" colspan="2">OUT_MAC_IDX</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="30">RO</td>
        <td class="accno" colspan="2">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MAC_IDX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Index of the 32-bit MAC chunk constructing the calculated mac. MAC is in Big Endian Byte order</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MAC_IDX</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Index of the 32-bit MAC chunk constructing calculated MAC (Big Endian). Index 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_078F0055FE9600EF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000d34</span> Register(32 bit) AES_RX_OUT_MAC_CHUNK</span><br/>
      <span class="sdescdet">AES RX : FIPS Output - MAC Chunk Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS Output - MAC Chunk Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02d34</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO/V</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">OUT_MAC_CHUNK</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO/V</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO/V</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OUT_MAC_CHUNK</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">32-bit chunk of the calculated MAC value .</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">OUT_MAC_CHUNK</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">32-bit chunk of the calculated MAC value. 0 (0x0) by default.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C48C55C07DFAE2BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000dfc</span> Register(32 bit) AES_RX_SEL</span><br/>
      <span class="sdescdet">AES RX : FIPS - AES Selection Register.</span><br/>
      <span class="ldescdet">AES RX Host Config Register:<br/>FIPS - AES Selection Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02dfc</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="31">RESERVED_31_1</td>
        <td class="fldnorm" colspan="1">AES_SEL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="31">RO</td>
        <td class="accno" colspan="1">RW</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_31_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">AES_SEL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Selects which AES to be served by the FIPS 140-3 test mode.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">AES_SEL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Selects which RX AES to be served by the FIPS 140-3 test mode.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_382259C8D31CF287" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e00</span> Register(32 bit) BIST_CTRL</span><br/>
      <span class="sdescdet">BIST - Control Register.</span><br/>
      <span class="ldescdet">BIST - Control Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e00</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="27">RESERVED_27_5</td>
        <td class="fldnorm" colspan="4">BIST_TEST_MODE</td>
        <td class="fldnorm" colspan="1">BIST_START</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="27">RO</td>
        <td class="accno" colspan="4">RW</td>
        <td class="accno" colspan="1">WS</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_27_5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:01]</b><br/>RW</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_TEST_MODE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When BIST_START is asserted, this indicates the test mode that is run by the BIST.<br/>0001 -&gt; Batch Mode<br/>0010 -&gt; ECB<br/>0100 -&gt; GCM<br/>1000 -&gt; Bypass<br/>If any other encoding is used then the BIST behaviour is unexpected.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_TEST_MODE_BATCH</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">BIST Batch test mode.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_TEST_MODE_BYPASS</td>
          <td class="unboxed addr">0x08</td>
          <td class="unboxed scdescmap">BIST Bypass test mode.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_TEST_MODE_ECB</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">BIST ECB test mode.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_TEST_MODE_GCM</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">BIST GCM test mode.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>WS</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_START</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When asserted, starts an On-Demand self-testing operation if ide_test_enable is asserted.<br/>In the following cycle after being asserted, this bit will be cleared.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NOT_START_BIST_TEST</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Not start BIST operation.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">START_BIST_TEST</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Start BIST operation.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_19CF13CB7F4B44BE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e04</span> Register(32 bit) BIST_STATUS</span><br/>
      <span class="sdescdet">BIST - Status Register.</span><br/>
      <span class="ldescdet">BIST - Status Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e04</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RW</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="18">RESERVED_18_14</td>
        <td class="fldnorm" colspan="3">ERR_CORE</td>
        <td class="fldnorm" colspan="3">RESERVED_10_8</td>
        <td class="fldnorm" colspan="3">BIST_ERR_TEST_TYPE_RX1</td>
        <td class="fldnorm" colspan="3">BIST_ERR_TEST_TYPE_TX</td>
        <td class="fldnorm" colspan="1">BIST_FAIL</td>
        <td class="fldnorm" colspan="1">BIST_DONE</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="18">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="1">RW/1C</td>
        <td class="accno" colspan="1">RW/1C</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:14]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_18_14</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[13:11]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ERR_CORE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The assertion of the bit position corresponding to each core represents failure. The least significant<br/>bit represents failure for the TX core, the second least significant bit represents failure for the first RX core and, if it exists, the most significant bit represents failure for the second RX (RX2) core (otherwise this bit remains 0).<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">NO_ERROR</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX1_ERROR</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">Failure in RX core.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX1_TX_ERROR</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">Failure in RX and TX cores.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX2_ERROR</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">Failure in RX2 core.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX2_RX1_ERROR</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">Failure in RX and RX2 cores.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX2_RX1_TX_ERROR</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">Failure in RX, RX2 and TX cores.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">RX2_TX_ERROR</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">Failure in RX2 and TX cores.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">TX_ERROR</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">Failure in TX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[10:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_10_8</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_ERR_TEST_TYPE_RX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates which test failed for the RX core.<br/>000/001 -&gt; Bypass <br/>010/011 -&gt; ECB <br/>100/101 -&gt; GCM <br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_000</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX core Bypass BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_001</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX core Bypass BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_010</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">RX core ECB BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_011</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">RX core ECB BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_100</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">RX core GCM BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_RX_101</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">RX core GCM BIST test failed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_ERR_TEST_TYPE_TX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates which test failed for the TX core.<br/>000/001 -&gt; Bypass <br/>010/011 -&gt; ECB <br/>100/101 -&gt; GCM <br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_000</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX core Bypass BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_001</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX core Bypass BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_010</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">TX core ECB BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_011</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">TX core ECB BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_100</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">TX core GCM BIST test failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_ERR_TEST_TYPE_TX_101</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">TX core GCM BIST test failed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:01]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_FAIL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates if the BIST operation passed or failed (1 if failed).<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_FAIL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">BIST operation has failed.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_BIST_FAIL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">BIST operation has passed.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RW/1C</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_DONE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">When asserted, indicates that the BIST operation is finished and the results are ready.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_DONE</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">BIST operation is done.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NOT_BIST_DONE</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">BIST operation is not done.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FFE9851480A889D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e08</span> Register(32 bit) BIST_TIMESTAMP_TX_0_31</span><br/>
      <span class="sdescdet">BIST - Least significant 32 bits of TX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST - Least significant 32 bits of TX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e08</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_TIMESTAMP_TX_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_TIMESTAMP_TX_0_31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the least significant 32 bits of the number of clock cycles since the last BIST failure or since startup, if this is the first BIST execution, for the TX core.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_TIMESTAMP_TX_0_31</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Least significant 32 bits of the number of clock cycles since the last BIST failure or since startup, for the TX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26CEA106DD481E62" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e0c</span> Register(32 bit) BIST_TIMESTAMP_TX_32_63</span><br/>
      <span class="sdescdet">BIST - Most significant 32 bits of TX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST - Most significant 32 bits of TX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e0c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_TIMESTAMP_TX_32_63</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_TIMESTAMP_TX_32_63</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the most significant 32 bits of the number of clock cycles since the last BIST failure or since startup, if this is the first BIST execution, for the TX core.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_TIMESTAMP_TX_32_63</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Most significant 32 bits of the number of clock cycles since the last BIST failure or since startup, for the TX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C167C4D04A037C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e10</span> Register(32 bit) BIST_TIMESTAMP_RX1_0_31</span><br/>
      <span class="sdescdet">BIST - Least significant 32 bits of RX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST - Least significant 32 bits of RX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e10</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_TIMESTAMP_RX1_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_TIMESTAMP_RX1_0_31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the least significant 32 bits of the number of clock cycles since the last BIST failure or since startup, if this is the first BIST execution, for the first RX core.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_TIMESTAMP_RX1_0_31</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Least significant 32 bits of the number of clock cycles since the last BIST failure or since startup, for the RX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D191CA33F698CAE4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e14</span> Register(32 bit) BIST_TIMESTAMP_RX1_32_63</span><br/>
      <span class="sdescdet">BIST - Most significant 32 bits of RX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST - Most significant 32 bits of RX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e14</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_TIMESTAMP_RX1_32_63</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_TIMESTAMP_RX1_32_63</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the most significant 32 bits of the number of clock cycles since the last BIST failure or since startup, if this is the first BIST execution, for the first RX core.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_TIMESTAMP_RX1_32_63</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Most significant 32 bits of the number of clock cycles since the last BIST failure or since startup, for the RX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEEF30E135C05A3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e20</span> Register(32 bit) BIST_ERROR_LOG</span><br/>
      <span class="sdescdet">BIST Error Log.</span><br/>
      <span class="ldescdet">Saves the results from the last failed BIST execution.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e20</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="19">RESERVED_19_13</td>
        <td class="fldnorm" colspan="3">BIST_LOG_CORE</td>
        <td class="fldnorm" colspan="3">RESERVED_9_7</td>
        <td class="fldnorm" colspan="3">BIST_LOG_TEST_TYPE_RX1</td>
        <td class="fldnorm" colspan="3">BIST_LOG_TEST_TYPE_TX</td>
        <td class="fldnorm" colspan="1">BIST_LOG_FAIL</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="19">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="1">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:13]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_19_13</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[12:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_CORE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates which cores failed for the last failed BIST execution. The assertion of the bit position corresponding to each core represents failure. The least significant bit represents failure for the TX core, the second least significant bit represents failure for the first RX (RX) core and, if it exists, the most significant bit represents failure for the second RX (RX2) core (if not implemented, remains 0). <br/>Only valid when BIST_LOG_FAIL is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_000</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_001</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_010</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">RX core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_011</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">TX and RX core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_100</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">RX2 core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_101</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">TX and RX2 core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_110</td>
          <td class="unboxed addr">0x6</td>
          <td class="unboxed scdescmap">RX and RX2 core failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_CORE_111</td>
          <td class="unboxed addr">0x7</td>
          <td class="unboxed scdescmap">TX, RX and RX2 core failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:07]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RESERVED_9_7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved and read as zero.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">RESERVED</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Reserved and read as zero.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[06:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TEST_TYPE_RX1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates which test failed for the RX core for the last failed BIST execution.<br/>000/001-&gt;Bypass <br/>010/011-&gt;ECB <br/>100/101-&gt;GCM <br/>Only valid when BIST_LOG_FAIL is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_000</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">RX core Bypass BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_001</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">RX core Bypass BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_010</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">RX core ECB BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_011</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">RX core ECB BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_100</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">RX core GCM BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_RX_101</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">RX core GCM BIST failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:01]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TEST_TYPE_TX</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates which test failed for the TX core for the last failed BIST execution.<br/>000/001-&gt;Bypass <br/>010/011-&gt;ECB <br/>100/101-&gt;GCM <br/>Only valid when BIST_LOG_FAIL is asserted.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_000</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">TX core Bypass BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_001</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">TX core Bypass BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_010</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap">TX core ECB BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_011</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap">TX core ECB BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_100</td>
          <td class="unboxed addr">0x4</td>
          <td class="unboxed scdescmap">TX core GCM BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TEST_TYPE_TX_101</td>
          <td class="unboxed addr">0x5</td>
          <td class="unboxed scdescmap">TX core GCM BIST failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[00:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_FAIL</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates if there was a BIST failure. If asserted, then a BIST failure already happened.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_FAIL</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap">BIST failure.<br/></td>
        </tr>
        <tr class="tabry"><td class="unboxed">NO_BIST_LOG_FAIL</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">No BIST failure.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8112D222223360E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e24</span> Register(32 bit) BIST_LOG_TIMESTAMP_TX_0_31</span><br/>
      <span class="sdescdet">BIST Error Log - Least significant 32 bits of TX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST Error Log - Least significant 32 bits of TX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e24</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_LOG_TIMESTAMP_TX_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TIMESTAMP_TX_0_31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the least significant 32 bits of the number of clock cycles between the last two BIST failures for the TX core. In case only one failure happened, it indicates the number of cycles up until that failure happened.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TIMESTAMP_TX_0_31</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Least significant 32 bits of the number of clock cycles between the last two BIST failures, or until that failure happened )if only 1 failure occured), for the TX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_904F998A3BA8CBFA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e28</span> Register(32 bit) BIST_LOG_TIMESTAMP_TX_32_63</span><br/>
      <span class="sdescdet">BIST Error Log - Most significant 32 bits of TX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST Error Log - Most significant 32 bits of TX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e28</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_LOG_TIMESTAMP_TX_32_63</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TIMESTAMP_TX_32_63</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the most significant 32 bits of the number of clock cycles between the last two BIST failures for the TX core. In case only one failure happened, it indicates the number of cycles up until that failure happened.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TIMESTAMP_TX_32_63</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Most significant 32 bits of the number of clock cycles between the last two BIST failures, or until that failure happened )if only 1 failure occured), for the TX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7AFBE8EB659AF14C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e2c</span> Register(32 bit) BIST_LOG_TIMESTAMP_RX1_0_31</span><br/>
      <span class="sdescdet">BIST Error Log - Least significant 32 bits of RX Timestamp Register.</span><br/>
      <span class="ldescdet">BIST Error Log - Least significant 32 bits of RX Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e2c</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_LOG_TIMESTAMP_RX1_0_31</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TIMESTAMP_RX1_0_31</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the least significant 32 bits of the number of clock cycles between the last two BIST failures for the RX core. In case only one failure happened, it indicates the number of cycles up until that failure happened.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TIMESTAMP_RX1_0_31</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Least significant 32 bits of the number of clock cycles between the last two BIST failures, or until that failure happened )if only 1 failure occured), for the RX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78E912BA4ED3C07E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000e30</span> Register(32 bit) BIST_LOG_TIMESTAMP_RX1_32_63</span><br/>
      <span class="sdescdet">BIST Error Log - Most significant 32 bits of RX1 Timestamp Register.</span><br/>
      <span class="ldescdet">BIST Error Log - Most significant 32 bits of RX1 Timestamp Register.<br/><br/>                                                 Reset Domain: ide_rst_core
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x01a02e30</span> at NOC.pcie__DWC_pcie_apb__MemSpace (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="32">BIST_LOG_TIMESTAMP_RX1_32_63</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="32">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">BIST_LOG_TIMESTAMP_RX1_32_63</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the most significant 32 bits of the number of clock cycles between the last two BIST failures for the RX core. In case only one failure happened, it indicates the number of cycles up until that failure happened.<br/>Only valid when BIST_DONE is asserted.</span></p>
          <p><b>Reset: </b>hex:0x00000000;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">BIST_LOG_TIMESTAMP_RX1_32_63</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap">Most significant 32 bits of the number of clock cycles between the last two BIST failures, or until that failure happened )if only 1 failure occured), for the RX core.<br/></td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_dlnk_pcieabc78_DWC_pcie_ide_uaes_gcmp_DWC_pcie_ide_uaes_gcmp_apb">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
