/*
 * File:           E:\adau-1787-dsp-program\adau_1787_IC_1_FAST.h
 *
 * Created:        Tuesday, September 17, 2024 5:56:29 PM
 * Description:    adau_1787:IC 1-Fast program data.
 *
 * This software is distributed in the hope that it will be useful,
 * but is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
 *
 * This software may only be used to program products purchased from
 * Analog Devices for incorporation by you into audio products that
 * are intended for resale to audio product end users. This software
 * may not be distributed whole or in any part to third parties.
 *
 * Copyright Â©2024 Analog Devices, Inc. All rights reserved.
 */
#ifndef __ADAU_1787_IC_1_FAST_H__
#define __ADAU_1787_IC_1_FAST_H__

#include "SigmaStudioFW.h"
#include "adau_1787_IC_1_FAST_REG.h"

#define DEVICE_ARCHITECTURE_IC_1_FAST             "ADAU1787F"
#define DEVICE_ADDR_IC_1_FAST                     0x50

/* DSP Ram Data */
#define BANK_A_PARAMETER_0_SIZE_IC_1_Fast 16
#define BANK_A_PARAMETER_0_ADDR_IC_1_Fast 53504
ADI_REG_TYPE BANK_A_PARAMETER_0_IC_1_Fast[BANK_A_PARAMETER_0_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x02, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_A_PARAMETER_1_SIZE_IC_1_Fast 16
#define BANK_A_PARAMETER_1_ADDR_IC_1_Fast 53760
ADI_REG_TYPE BANK_A_PARAMETER_1_IC_1_Fast[BANK_A_PARAMETER_1_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_A_PARAMETER_2_SIZE_IC_1_Fast 16
#define BANK_A_PARAMETER_2_ADDR_IC_1_Fast 54016
ADI_REG_TYPE BANK_A_PARAMETER_2_IC_1_Fast[BANK_A_PARAMETER_2_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_A_PARAMETER_3_SIZE_IC_1_Fast 16
#define BANK_A_PARAMETER_3_ADDR_IC_1_Fast 54272
ADI_REG_TYPE BANK_A_PARAMETER_3_IC_1_Fast[BANK_A_PARAMETER_3_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_A_PARAMETER_4_SIZE_IC_1_Fast 16
#define BANK_A_PARAMETER_4_ADDR_IC_1_Fast 54528
ADI_REG_TYPE BANK_A_PARAMETER_4_IC_1_Fast[BANK_A_PARAMETER_4_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_B_PARAMETER_0_SIZE_IC_1_Fast 16
#define BANK_B_PARAMETER_0_ADDR_IC_1_Fast 54784
ADI_REG_TYPE BANK_B_PARAMETER_0_IC_1_Fast[BANK_B_PARAMETER_0_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x02, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_B_PARAMETER_1_SIZE_IC_1_Fast 16
#define BANK_B_PARAMETER_1_ADDR_IC_1_Fast 55040
ADI_REG_TYPE BANK_B_PARAMETER_1_IC_1_Fast[BANK_B_PARAMETER_1_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_B_PARAMETER_2_SIZE_IC_1_Fast 16
#define BANK_B_PARAMETER_2_ADDR_IC_1_Fast 55296
ADI_REG_TYPE BANK_B_PARAMETER_2_IC_1_Fast[BANK_B_PARAMETER_2_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_B_PARAMETER_3_SIZE_IC_1_Fast 16
#define BANK_B_PARAMETER_3_ADDR_IC_1_Fast 55552
ADI_REG_TYPE BANK_B_PARAMETER_3_IC_1_Fast[BANK_B_PARAMETER_3_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_B_PARAMETER_4_SIZE_IC_1_Fast 16
#define BANK_B_PARAMETER_4_ADDR_IC_1_Fast 55808
ADI_REG_TYPE BANK_B_PARAMETER_4_IC_1_Fast[BANK_B_PARAMETER_4_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_C_PARAMETER_0_SIZE_IC_1_Fast 16
#define BANK_C_PARAMETER_0_ADDR_IC_1_Fast 56064
ADI_REG_TYPE BANK_C_PARAMETER_0_IC_1_Fast[BANK_C_PARAMETER_0_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x02, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_C_PARAMETER_1_SIZE_IC_1_Fast 16
#define BANK_C_PARAMETER_1_ADDR_IC_1_Fast 56320
ADI_REG_TYPE BANK_C_PARAMETER_1_IC_1_Fast[BANK_C_PARAMETER_1_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_C_PARAMETER_2_SIZE_IC_1_Fast 16
#define BANK_C_PARAMETER_2_ADDR_IC_1_Fast 56576
ADI_REG_TYPE BANK_C_PARAMETER_2_IC_1_Fast[BANK_C_PARAMETER_2_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_C_PARAMETER_3_SIZE_IC_1_Fast 16
#define BANK_C_PARAMETER_3_ADDR_IC_1_Fast 56832
ADI_REG_TYPE BANK_C_PARAMETER_3_IC_1_Fast[BANK_C_PARAMETER_3_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Ram Data */
#define BANK_C_PARAMETER_4_SIZE_IC_1_Fast 16
#define BANK_C_PARAMETER_4_ADDR_IC_1_Fast 57088
ADI_REG_TYPE BANK_C_PARAMETER_4_IC_1_Fast[BANK_C_PARAMETER_4_SIZE_IC_1_Fast] = {
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};

/* DSP Program Data */
#define PROGRAM_SIZE_IC_1_Fast 16
#define PROGRAM_ADDR_IC_1_Fast 53248
ADI_REG_TYPE Program_Data_IC_1_Fast[PROGRAM_SIZE_IC_1_Fast] = {
0x04, 0x80, 0x00, 0x00, 0x04, 
0x80, 0x02, 0x00, 0x00, 0x00, 
0x00, 0x00, 0x00, 0x00, 0x00, 
0x00, 
};


/* Register Default - IC 1-Fast.FDSP_RUN */
ADI_REG_TYPE R0_FDSP_RUN_IC_1_Fast_Default[REG_FDSP_RUN_IC_1_Fast_BYTE] = {
0x00
};

/* Register Default - IC 1-Fast.FDSP_RUN */
ADI_REG_TYPE R17_FDSP_RUN_IC_1_Fast_Default[REG_FDSP_RUN_IC_1_Fast_BYTE] = {
0x01
};


/*
 * Default Download
 */
#define DEFAULT_DOWNLOAD_SIZE_IC_1_Fast 18

void default_download_IC_1_Fast() {
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, REG_FDSP_RUN_IC_1_Fast_ADDR, REG_FDSP_RUN_IC_1_Fast_BYTE, R0_FDSP_RUN_IC_1_Fast_Default );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, PROGRAM_ADDR_IC_1_Fast, PROGRAM_SIZE_IC_1_Fast, Program_Data_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_A_PARAMETER_0_ADDR_IC_1_Fast, BANK_A_PARAMETER_0_SIZE_IC_1_Fast, BANK_A_PARAMETER_0_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_A_PARAMETER_1_ADDR_IC_1_Fast, BANK_A_PARAMETER_1_SIZE_IC_1_Fast, BANK_A_PARAMETER_1_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_A_PARAMETER_2_ADDR_IC_1_Fast, BANK_A_PARAMETER_2_SIZE_IC_1_Fast, BANK_A_PARAMETER_2_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_A_PARAMETER_3_ADDR_IC_1_Fast, BANK_A_PARAMETER_3_SIZE_IC_1_Fast, BANK_A_PARAMETER_3_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_A_PARAMETER_4_ADDR_IC_1_Fast, BANK_A_PARAMETER_4_SIZE_IC_1_Fast, BANK_A_PARAMETER_4_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_B_PARAMETER_0_ADDR_IC_1_Fast, BANK_B_PARAMETER_0_SIZE_IC_1_Fast, BANK_B_PARAMETER_0_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_B_PARAMETER_1_ADDR_IC_1_Fast, BANK_B_PARAMETER_1_SIZE_IC_1_Fast, BANK_B_PARAMETER_1_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_B_PARAMETER_2_ADDR_IC_1_Fast, BANK_B_PARAMETER_2_SIZE_IC_1_Fast, BANK_B_PARAMETER_2_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_B_PARAMETER_3_ADDR_IC_1_Fast, BANK_B_PARAMETER_3_SIZE_IC_1_Fast, BANK_B_PARAMETER_3_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_B_PARAMETER_4_ADDR_IC_1_Fast, BANK_B_PARAMETER_4_SIZE_IC_1_Fast, BANK_B_PARAMETER_4_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_C_PARAMETER_0_ADDR_IC_1_Fast, BANK_C_PARAMETER_0_SIZE_IC_1_Fast, BANK_C_PARAMETER_0_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_C_PARAMETER_1_ADDR_IC_1_Fast, BANK_C_PARAMETER_1_SIZE_IC_1_Fast, BANK_C_PARAMETER_1_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_C_PARAMETER_2_ADDR_IC_1_Fast, BANK_C_PARAMETER_2_SIZE_IC_1_Fast, BANK_C_PARAMETER_2_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_C_PARAMETER_3_ADDR_IC_1_Fast, BANK_C_PARAMETER_3_SIZE_IC_1_Fast, BANK_C_PARAMETER_3_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, BANK_C_PARAMETER_4_ADDR_IC_1_Fast, BANK_C_PARAMETER_4_SIZE_IC_1_Fast, BANK_C_PARAMETER_4_IC_1_Fast );
	SIGMA_WRITE_REGISTER_BLOCK( DEVICE_ADDR_IC_1_FAST, REG_FDSP_RUN_IC_1_Fast_ADDR, REG_FDSP_RUN_IC_1_Fast_BYTE, R17_FDSP_RUN_IC_1_Fast_Default );
}

#endif
