// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "03/10/2020 18:45:27"

// 
// Device: Altera 5CEFA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module project3_frame (
	CLOCK_50,
	RESET_N,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR);
input 	CLOCK_50;
input 	RESET_N;
input 	[3:0] KEY;
input 	[9:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[9:0] LEDR;

// Design Ports Information
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RESET_N	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \SW[8]~input_o ;
wire \SW[9]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~input_o ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \RESET_N~input_o ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \mispred_EX_w~0_combout ;
wire \inst_FE[8]~0_combout ;
wire \inst_FE[8]~1_combout ;
wire \inst_FE[6]~DUPLICATE_q ;
wire \PC_FE[8]~_wirecell_combout ;
wire \dmem_rtl_0_bypass[92]~feeder_combout ;
wire \KEY[3]~input_o ;
wire \imem~8_combout ;
wire \imem~5_combout ;
wire \imem~6_combout ;
wire \imem~7_combout ;
wire \imem~9_combout ;
wire \imem~10_combout ;
wire \imem~30_combout ;
wire \imem~123_combout ;
wire \imem~124_combout ;
wire \imem~31_combout ;
wire \imem~32_combout ;
wire \imem~33_combout ;
wire \inst_FE[5]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[40]~feeder_combout ;
wire \imem~13_combout ;
wire \imem~12_combout ;
wire \PC_ID[9]~feeder_combout ;
wire \PC_FE[15]~0_combout ;
wire \imem~11_combout ;
wire \imem~125_combout ;
wire \regs[2][5]~feeder_combout ;
wire \imem~45_combout ;
wire \imem~46_combout ;
wire \imem~44_combout ;
wire \imem~47_combout ;
wire \imem~48_combout ;
wire \imem~60_combout ;
wire \imem~59_combout ;
wire \imem~61_combout ;
wire \Equal12~0_combout ;
wire \wregno_ID_w~0_combout ;
wire \wregno_ID~0_combout ;
wire \ctrlsig_ID[0]~feeder_combout ;
wire \ctrlsig_MEM~q ;
wire \imem~98_combout ;
wire \imem~99_combout ;
wire \imem~100_combout ;
wire \imem~101_combout ;
wire \imem~102_combout ;
wire \wregno_ID~2_combout ;
wire \imem~95_combout ;
wire \imem~96_combout ;
wire \imem~94_combout ;
wire \imem~109_combout ;
wire \imem~97_combout ;
wire \wregno_ID~3_combout ;
wire \imem~0_combout ;
wire \imem~1_combout ;
wire \imem~4_combout ;
wire \imem~103_combout ;
wire \imem~107_combout ;
wire \imem~106_combout ;
wire \imem~108_combout ;
wire \imem~104_combout ;
wire \imem~105_combout ;
wire \wregno_ID~1_combout ;
wire \Decoder2~2_combout ;
wire \regs[2][5]~q ;
wire \regs[3][5]~feeder_combout ;
wire \Decoder2~3_combout ;
wire \regs[3][5]~q ;
wire \Decoder2~1_combout ;
wire \regs[1][5]~q ;
wire \regs[0][5]~feeder_combout ;
wire \Decoder2~0_combout ;
wire \regs[0][5]~q ;
wire \regval2_ID~75_combout ;
wire \regs[10][5]~feeder_combout ;
wire \Decoder2~10_combout ;
wire \regs[10][5]~q ;
wire \regs[8][5]~feeder_combout ;
wire \Decoder2~8_combout ;
wire \regs[8][5]~q ;
wire \Decoder2~11_combout ;
wire \regs[11][5]~q ;
wire \regs[9][5]~feeder_combout ;
wire \Decoder2~9_combout ;
wire \regs[9][5]~q ;
wire \regval2_ID~77_combout ;
wire \Decoder2~4_combout ;
wire \regs[4][5]~q ;
wire \Decoder2~7_combout ;
wire \regs[7][5]~q ;
wire \Decoder2~5_combout ;
wire \regs[5][5]~q ;
wire \regs[6][5]~feeder_combout ;
wire \Decoder2~6_combout ;
wire \regs[6][5]~q ;
wire \regval2_ID~76_combout ;
wire \regs[12][5]~feeder_combout ;
wire \Decoder2~12_combout ;
wire \regs[12][5]~DUPLICATE_q ;
wire \Decoder2~13_combout ;
wire \regs[13][5]~q ;
wire \Decoder2~14_combout ;
wire \regs[14][5]~q ;
wire \regval2_ID~78_combout ;
wire \regval2_ID~79_combout ;
wire \regval2_ID[5]~DUPLICATE_q ;
wire \Equal2~0_combout ;
wire \ctrlsig_EX[1]~DUPLICATE_q ;
wire \Equal15~0_combout ;
wire \Equal15~1_combout ;
wire \regs[2][15]~feeder_combout ;
wire \regs[2][15]~q ;
wire \regs[0][15]~q ;
wire \regs[1][15]~q ;
wire \regs[3][15]~q ;
wire \regval2_ID~115_combout ;
wire \regs[12][15]~q ;
wire \regs[14][15]~q ;
wire \Decoder2~15_combout ;
wire \regs[15][15]~q ;
wire \regval2_ID~118_combout ;
wire \regs[10][15]~q ;
wire \regs[8][15]~feeder_combout ;
wire \regs[8][15]~q ;
wire \regs[11][15]~q ;
wire \regs[9][15]~feeder_combout ;
wire \regs[9][15]~q ;
wire \regval2_ID~117_combout ;
wire \regs[4][15]~q ;
wire \regs[6][15]~feeder_combout ;
wire \regs[6][15]~q ;
wire \regs[7][15]~q ;
wire \regs[5][15]~q ;
wire \regval2_ID~116_combout ;
wire \regval2_ID~119_combout ;
wire \dmem_rtl_0_bypass[60]~feeder_combout ;
wire \imem~89_combout ;
wire \imem~88_combout ;
wire \imem~90_combout ;
wire \immval_ID[15]~0_combout ;
wire \regs[5][4]~q ;
wire \regs[7][4]~q ;
wire \regs[4][4]~q ;
wire \regs[6][4]~q ;
wire \regval2_ID~6_combout ;
wire \regs[1][4]~q ;
wire \regs[0][4]~q ;
wire \regs[3][4]~feeder_combout ;
wire \regs[3][4]~q ;
wire \regval2_ID~5_combout ;
wire \regs[12][4]~q ;
wire \regs[13][4]~q ;
wire \regs[14][4]~q ;
wire \regs[15][4]~q ;
wire \regval2_ID~8_combout ;
wire \regs[8][4]~feeder_combout ;
wire \regs[8][4]~q ;
wire \regs[11][4]~q ;
wire \regs[10][4]~q ;
wire \regs[9][4]~q ;
wire \regval2_ID~7_combout ;
wire \regval2_ID~9_combout ;
wire \imem~87_combout ;
wire \imem~85_combout ;
wire \imem~86_combout ;
wire \imem~113_combout ;
wire \imem~63_combout ;
wire \imem~64_combout ;
wire \imem~62_combout ;
wire \imem~65_combout ;
wire \immval_ID[5]~feeder_combout ;
wire \immval_ID[5]~DUPLICATE_q ;
wire \Equal22~0_combout ;
wire \aluout_EX_r[3]~1_combout ;
wire \imem~36_combout ;
wire \imem~37_combout ;
wire \imem~35_combout ;
wire \imem~34_combout ;
wire \imem~26_combout ;
wire \imem~38_combout ;
wire \imem~39_combout ;
wire \regs[2][12]~q ;
wire \regs[10][12]~q ;
wire \regs[6][12]~q ;
wire \regval2_ID~132_combout ;
wire \regs[11][12]~q ;
wire \regs[3][12]~feeder_combout ;
wire \regs[3][12]~q ;
wire \regs[7][12]~q ;
wire \regs[15][12]~q ;
wire \regval2_ID~133_combout ;
wire \regs[9][12]~q ;
wire \regs[5][12]~q ;
wire \regs[13][12]~q ;
wire \regs[1][12]~q ;
wire \regval2_ID~131_combout ;
wire \regs[12][12]~feeder_combout ;
wire \regs[12][12]~q ;
wire \regs[8][12]~feeder_combout ;
wire \regs[8][12]~q ;
wire \regs[4][12]~q ;
wire \regs[0][12]~feeder_combout ;
wire \regs[0][12]~q ;
wire \regval2_ID~130_combout ;
wire \regval2_ID~134_combout ;
wire \regval2_ID[12]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[54]~feeder_combout ;
wire \dmem~0feeder_combout ;
wire \dmem~0_q ;
wire \imem~117_combout ;
wire \imem~83_combout ;
wire \imem~84_combout ;
wire \immval_ID[8]~feeder_combout ;
wire \regs[12][8]~q ;
wire \regs[8][8]~DUPLICATE_q ;
wire \regs[4][8]~q ;
wire \regs[0][8]~q ;
wire \regval2_ID~60_combout ;
wire \regs[10][8]~q ;
wire \regs[6][8]~q ;
wire \regs[14][8]~q ;
wire \regs[2][8]~feeder_combout ;
wire \regs[2][8]~q ;
wire \regval2_ID~62_combout ;
wire \regs[11][8]~q ;
wire \regs[15][8]~q ;
wire \regs[7][8]~q ;
wire \regs[3][8]~feeder_combout ;
wire \regs[3][8]~q ;
wire \regval2_ID~63_combout ;
wire \regs[5][8]~q ;
wire \regs[13][8]~q ;
wire \regs[9][8]~DUPLICATE_q ;
wire \regval2_ID~61_combout ;
wire \regval2_ID~64_combout ;
wire \imem~56_combout ;
wire \imem~57_combout ;
wire \imem~81_combout ;
wire \imem~82_combout ;
wire \immval_ID[9]~feeder_combout ;
wire \regs[2][9]~feeder_combout ;
wire \regs[2][9]~q ;
wire \regs[0][9]~q ;
wire \regs[1][9]~q ;
wire \regs[3][9]~q ;
wire \regval2_ID~10_combout ;
wire \regs[9][9]~q ;
wire \regs[11][9]~q ;
wire \regs[8][9]~q ;
wire \regval2_ID~12_combout ;
wire \regs[4][9]~q ;
wire \regs[5][9]~q ;
wire \regs[7][9]~q ;
wire \regs[6][9]~q ;
wire \regval2_ID~11_combout ;
wire \regs[12][9]~q ;
wire \regs[15][9]~q ;
wire \regs[13][9]~q ;
wire \regs[14][9]~q ;
wire \regval2_ID~13_combout ;
wire \regval2_ID~14_combout ;
wire \regval2_EX[9]~feeder_combout ;
wire \imem~66_combout ;
wire \imem~120_combout ;
wire \imem~67_combout ;
wire \dmem_rtl_0_bypass[50]~feeder_combout ;
wire \regs[15][10]~q ;
wire \regs[11][10]~q ;
wire \regs[7][10]~q ;
wire \regval2_ID~143_combout ;
wire \regs[2][10]~feeder_combout ;
wire \regs[2][10]~q ;
wire \regs[10][10]~q ;
wire \regs[14][10]~q ;
wire \regs[6][10]~feeder_combout ;
wire \regs[6][10]~q ;
wire \regval2_ID~142_combout ;
wire \regs[8][10]~q ;
wire \regs[12][10]~feeder_combout ;
wire \regs[12][10]~q ;
wire \regs[4][10]~q ;
wire \regs[0][10]~q ;
wire \regval2_ID~140_combout ;
wire \regs[1][10]~q ;
wire \regs[9][10]~q ;
wire \regs[5][10]~q ;
wire \regs[13][10]~q ;
wire \regval2_ID~141_combout ;
wire \regval2_ID~144_combout ;
wire \aluout_EX_r[3]~0_combout ;
wire \imem~119_combout ;
wire \imem~71_combout ;
wire \immval_ID[11]~feeder_combout ;
wire \regs[15][11]~q ;
wire \regs[12][11]~feeder_combout ;
wire \regs[12][11]~q ;
wire \regs[13][11]~q ;
wire \regs[14][11]~q ;
wire \regval2_ID~138_combout ;
wire \regs[4][11]~q ;
wire \regs[5][11]~q ;
wire \regs[7][11]~q ;
wire \regval2_ID~136_combout ;
wire \regs[8][11]~q ;
wire \regs[9][11]~feeder_combout ;
wire \regs[9][11]~q ;
wire \regs[11][11]~q ;
wire \regs[10][11]~q ;
wire \regval2_ID~137_combout ;
wire \regs[0][11]~DUPLICATE_q ;
wire \regs[3][11]~feeder_combout ;
wire \regs[3][11]~q ;
wire \regs[1][11]~q ;
wire \regs[2][11]~feeder_combout ;
wire \regs[2][11]~q ;
wire \regval2_ID~135_combout ;
wire \regval2_ID~139_combout ;
wire \regval2_ID[11]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[52]~feeder_combout ;
wire \imem~72_combout ;
wire \imem~69_combout ;
wire \imem~73_combout ;
wire \immval_ID[13]~feeder_combout ;
wire \regs[8][13]~q ;
wire \regs[10][13]~q ;
wire \regs[11][13]~q ;
wire \regs[9][13]~q ;
wire \regval2_ID~127_combout ;
wire \regs[0][13]~q ;
wire \regs[2][13]~feeder_combout ;
wire \regs[2][13]~q ;
wire \regs[1][13]~q ;
wire \regs[3][13]~q ;
wire \regval2_ID~125_combout ;
wire \regs[15][13]~q ;
wire \regs[14][13]~q ;
wire \regs[12][13]~feeder_combout ;
wire \regs[12][13]~q ;
wire \regval2_ID~128_combout ;
wire \regs[4][13]~q ;
wire \regs[6][13]~feeder_combout ;
wire \regs[6][13]~q ;
wire \regs[7][13]~q ;
wire \regs[5][13]~q ;
wire \regval2_ID~126_combout ;
wire \regval2_ID~129_combout ;
wire \regval2_ID[13]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[58]~feeder_combout ;
wire \regs[5][14]~q ;
wire \regs[1][14]~q ;
wire \regs[13][14]~q ;
wire \regs[9][14]~feeder_combout ;
wire \regs[9][14]~q ;
wire \regval2_ID~121_combout ;
wire \regs[0][14]~feeder_combout ;
wire \regs[0][14]~q ;
wire \regs[4][14]~q ;
wire \regs[8][14]~q ;
wire \regval2_ID~120_combout ;
wire \regs[2][14]~feeder_combout ;
wire \regs[2][14]~q ;
wire \regs[10][14]~q ;
wire \regs[14][14]~q ;
wire \regs[6][14]~feeder_combout ;
wire \regs[6][14]~q ;
wire \regval2_ID~122_combout ;
wire \regs[15][14]~q ;
wire \regs[3][14]~feeder_combout ;
wire \regs[3][14]~q ;
wire \regs[7][14]~q ;
wire \regs[11][14]~q ;
wire \regval2_ID~123_combout ;
wire \regval2_ID~124_combout ;
wire \regval2_ID[14]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ;
wire \always9~0_combout ;
wire \aluout_EX[14]~DUPLICATE_q ;
wire \dmem~42_combout ;
wire \aluout_EX[4]~DUPLICATE_q ;
wire \dmem~33_combout ;
wire \dmem~43_combout ;
wire \dmem~15_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \rd_val_MEM_w[14]~49_combout ;
wire \rd_val_MEM_w[14]~50_combout ;
wire \Equal1~0_combout ;
wire \regs[12][14]~feeder_combout ;
wire \regs[12][14]~q ;
wire \regval1_ID~128_combout ;
wire \regval1_ID~126_combout ;
wire \regval1_ID~125_combout ;
wire \regs[8][14]~DUPLICATE_q ;
wire \regval1_ID~127_combout ;
wire \regval1_ID~129_combout ;
wire \imem~68_combout ;
wire \imem~70_combout ;
wire \immval_ID[14]~feeder_combout ;
wire \imem~74_combout ;
wire \imem~75_combout ;
wire \immval_ID[12]~feeder_combout ;
wire \Add3~26 ;
wire \Add3~6 ;
wire \Add3~22 ;
wire \Add3~18 ;
wire \Add3~14 ;
wire \Add3~10 ;
wire \Add3~118 ;
wire \Add3~114 ;
wire \Add3~109_sumout ;
wire \Add0~147_combout ;
wire \Add0~148_combout ;
wire \Add0~149_combout ;
wire \Add0~123_combout ;
wire \PC_ID[8]~DUPLICATE_q ;
wire \Add0~125_combout ;
wire \regval1_ID[5]~DUPLICATE_q ;
wire \PC_ID[5]~DUPLICATE_q ;
wire \Add0~120_combout ;
wire \Add0~128_combout ;
wire \Add0~38 ;
wire \Add0~34 ;
wire \Add0~30 ;
wire \Add0~2 ;
wire \Add0~26 ;
wire \Add0~6 ;
wire \Add0~22 ;
wire \Add0~18 ;
wire \Add0~13_sumout ;
wire \PC_FE[10]~feeder_combout ;
wire \Add0~14 ;
wire \Add0~10 ;
wire \Add0~117_sumout ;
wire \PC_FE[12]~feeder_combout ;
wire \PC_FE[12]~DUPLICATE_q ;
wire \Add0~118 ;
wire \Add0~114 ;
wire \Add0~109_sumout ;
wire \PC_FE[14]~feeder_combout ;
wire \PC_ID[14]~DUPLICATE_q ;
wire \aluout_EX_r[14]~159_combout ;
wire \always4~0_combout ;
wire \aluout_EX[27]~1_combout ;
wire \imem~77_combout ;
wire \imem~76_combout ;
wire \imem~78_combout ;
wire \op2_ID[3]~DUPLICATE_q ;
wire \op2_ID[0]~DUPLICATE_q ;
wire \Selector32~0_combout ;
wire \aluout_EX_r[3]~7_combout ;
wire \aluout_EX_r[3]~8_combout ;
wire \op2_ID[2]~DUPLICATE_q ;
wire \aluout_EX_r[3]~10_combout ;
wire \regval1_ID[10]~DUPLICATE_q ;
wire \regval2_ID[10]~DUPLICATE_q ;
wire \regs[6][7]~q ;
wire \regs[5][7]~q ;
wire \regs[4][7]~q ;
wire \regs[7][7]~q ;
wire \regval2_ID~66_combout ;
wire \regs[2][7]~q ;
wire \regs[0][7]~q ;
wire \regs[1][7]~q ;
wire \regs[3][7]~q ;
wire \regval2_ID~65_combout ;
wire \regs[9][7]~q ;
wire \regs[10][7]~feeder_combout ;
wire \regs[10][7]~q ;
wire \regs[11][7]~q ;
wire \regval2_ID~67_combout ;
wire \regs[15][7]~q ;
wire \regs[14][7]~q ;
wire \regs[13][7]~q ;
wire \regs[12][7]~feeder_combout ;
wire \regs[12][7]~q ;
wire \regval2_ID~68_combout ;
wire \regval2_ID~69_combout ;
wire \dmem_rtl_0_bypass[42]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ;
wire \dmem~7_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \rd_val_MEM_w[6]~31_combout ;
wire \rd_val_MEM_w[6]~32_combout ;
wire \regs[9][6]~feeder_combout ;
wire \regs[9][6]~q ;
wire \regs[1][6]~q ;
wire \regs[13][6]~q ;
wire \regs[5][6]~q ;
wire \regval2_ID~71_combout ;
wire \regs[12][6]~feeder_combout ;
wire \regs[12][6]~q ;
wire \regs[8][6]~feeder_combout ;
wire \regs[8][6]~q ;
wire \regs[4][6]~q ;
wire \regs[0][6]~q ;
wire \regval2_ID~70_combout ;
wire \regs[3][6]~feeder_combout ;
wire \regs[3][6]~q ;
wire \regs[15][6]~q ;
wire \regs[11][6]~q ;
wire \regs[7][6]~q ;
wire \regval2_ID~73_combout ;
wire \regs[6][6]~q ;
wire \regs[14][6]~q ;
wire \regs[2][6]~feeder_combout ;
wire \regs[2][6]~q ;
wire \regs[10][6]~feeder_combout ;
wire \regs[10][6]~q ;
wire \regval2_ID~72_combout ;
wire \regval2_ID~74_combout ;
wire \regval2_ID[6]~DUPLICATE_q ;
wire \regs[10][2]~feeder_combout ;
wire \regs[10][2]~q ;
wire \regs[2][2]~q ;
wire \regs[6][2]~q ;
wire \regval2_ID~147_combout ;
wire \regs[9][2]~q ;
wire \regs[1][2]~q ;
wire \regs[13][2]~q ;
wire \regs[5][2]~q ;
wire \regval2_ID~146_combout ;
wire \regs[8][2]~feeder_combout ;
wire \regs[8][2]~q ;
wire \regs[12][2]~feeder_combout ;
wire \regs[12][2]~q ;
wire \regs[4][2]~q ;
wire \regs[0][2]~q ;
wire \regval2_ID~145_combout ;
wire \regs[11][2]~q ;
wire \regs[3][2]~q ;
wire \regs[15][2]~q ;
wire \regs[7][2]~q ;
wire \regval2_ID~148_combout ;
wire \regval2_ID~149_combout ;
wire \dmem~36_combout ;
wire \dmem_rtl_0_bypass[32]~feeder_combout ;
wire \dmem~40_combout ;
wire \rd_val_MEM_w[1]~66_combout ;
wire \KEY[1]~input_o ;
wire \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ;
wire \dmem~2_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \rd_val_MEM_w[1]~65_combout ;
wire \rd_val_MEM_w[1]~67_combout ;
wire \regs[9][1]~q ;
wire \regs[11][1]~q ;
wire \regs[10][1]~q ;
wire \regval1_ID~22_combout ;
wire \regs[0][1]~q ;
wire \regs[3][1]~feeder_combout ;
wire \regs[3][1]~q ;
wire \regs[2][1]~feeder_combout ;
wire \regs[2][1]~q ;
wire \regs[1][1]~q ;
wire \regval1_ID~20_combout ;
wire \regs[14][1]~feeder_combout ;
wire \regs[14][1]~DUPLICATE_q ;
wire \regs[13][1]~q ;
wire \regs[15][1]~q ;
wire \regs[12][1]~q ;
wire \regval1_ID~23_combout ;
wire \regs[7][1]~q ;
wire \regs[4][1]~q ;
wire \regs[5][1]~q ;
wire \regs[6][1]~q ;
wire \regval1_ID~21_combout ;
wire \regval1_ID~24_combout ;
wire \KEY[0]~input_o ;
wire \regs[2][0]~feeder_combout ;
wire \regs[2][0]~q ;
wire \regs[6][0]~feeder_combout ;
wire \regs[6][0]~q ;
wire \regs[10][0]~q ;
wire \regs[14][0]~q ;
wire \regval2_ID~152_combout ;
wire \regs[9][0]~feeder_combout ;
wire \regs[9][0]~q ;
wire \regs[13][0]~q ;
wire \regs[1][0]~q ;
wire \regs[5][0]~q ;
wire \regval2_ID~151_combout ;
wire \regs[8][0]~DUPLICATE_q ;
wire \regs[12][0]~q ;
wire \regs[4][0]~q ;
wire \regval2_ID~150_combout ;
wire \regs[7][0]~q ;
wire \regs[11][0]~q ;
wire \regs[3][0]~q ;
wire \regs[15][0]~q ;
wire \regval2_ID~153_combout ;
wire \regval2_ID~154_combout ;
wire \regval2_ID[0]~DUPLICATE_q ;
wire \regval2_EX[0]~feeder_combout ;
wire \dmem_rtl_0_bypass[30]~feeder_combout ;
wire \rd_val_MEM_w[0]~63_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ;
wire \dmem~1_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \rd_val_MEM_w[0]~62_combout ;
wire \rd_val_MEM_w[0]~64_combout ;
wire \aluout_EX_r[0]~187_combout ;
wire \pctarget_EX_w[0]~3_combout ;
wire \aluout_EX_r[0]~183_combout ;
wire \aluout_EX_r[0]~184_combout ;
wire \Add3~125_sumout ;
wire \aluout_EX_r[0]~185_combout ;
wire \aluout_EX_r[31]~125_combout ;
wire \ShiftLeft0~16_combout ;
wire \ShiftLeft0~31_combout ;
wire \regs[14][23]~q ;
wire \regs[12][23]~q ;
wire \regs[13][23]~q ;
wire \regs[15][23]~q ;
wire \regval2_ID~23_combout ;
wire \regs[10][23]~q ;
wire \regs[8][23]~DUPLICATE_q ;
wire \regs[11][23]~q ;
wire \regs[9][23]~q ;
wire \regval2_ID~22_combout ;
wire \regs[5][23]~q ;
wire \regs[4][23]~q ;
wire \regs[7][23]~q ;
wire \regval2_ID~21_combout ;
wire \regs[3][23]~feeder_combout ;
wire \regs[3][23]~q ;
wire \regs[2][23]~feeder_combout ;
wire \regs[2][23]~q ;
wire \regs[1][23]~feeder_combout ;
wire \regs[1][23]~q ;
wire \regs[0][23]~feeder_combout ;
wire \regs[0][23]~DUPLICATE_q ;
wire \regval2_ID~20_combout ;
wire \regval2_ID~24_combout ;
wire \dmem_rtl_0_bypass[76]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ;
wire \dmem~24_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ;
wire \rd_val_MEM_w[23]~11_combout ;
wire \rd_val_MEM_w[23]~12_combout ;
wire \aluout_EX[27]~2_combout ;
wire \aluout_EX[27]~3_combout ;
wire \regval2_ID[23]~DUPLICATE_q ;
wire \regs[9][22]~feeder_combout ;
wire \regs[9][22]~q ;
wire \regs[8][22]~feeder_combout ;
wire \regs[8][22]~q ;
wire \regs[10][22]~q ;
wire \regs[11][22]~q ;
wire \regval1_ID~42_combout ;
wire \regs[14][22]~q ;
wire \regs[15][22]~q ;
wire \regs[13][22]~q ;
wire \regval1_ID~43_combout ;
wire \regs[6][22]~feeder_combout ;
wire \regs[6][22]~q ;
wire \regs[7][22]~q ;
wire \regs[5][22]~q ;
wire \regs[4][22]~q ;
wire \regval1_ID~41_combout ;
wire \regs[3][22]~q ;
wire \regs[0][22]~feeder_combout ;
wire \regs[0][22]~q ;
wire \regs[1][22]~q ;
wire \regs[2][22]~q ;
wire \regval1_ID~40_combout ;
wire \regval1_ID~44_combout ;
wire \regval1_ID[22]~DUPLICATE_q ;
wire \regval2_ID[22]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[72]~feeder_combout ;
wire \regs[2][21]~q ;
wire \regs[6][21]~feeder_combout ;
wire \regs[6][21]~q ;
wire \regs[10][21]~q ;
wire \regs[14][21]~q ;
wire \regval2_ID~92_combout ;
wire \regs[15][21]~q ;
wire \regs[7][21]~q ;
wire \regs[11][21]~q ;
wire \regs[3][21]~q ;
wire \regval2_ID~93_combout ;
wire \regs[8][21]~feeder_combout ;
wire \regs[8][21]~q ;
wire \regs[4][21]~q ;
wire \regs[0][21]~q ;
wire \regval2_ID~90_combout ;
wire \regs[5][21]~q ;
wire \regs[13][21]~q ;
wire \regs[1][21]~q ;
wire \regs[9][21]~DUPLICATE_q ;
wire \regval2_ID~91_combout ;
wire \regval2_ID~94_combout ;
wire \regval2_ID[21]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[71]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ;
wire \dmem~22_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ;
wire \rd_val_MEM_w[21]~37_combout ;
wire \rd_val_MEM_w[21]~38_combout ;
wire \immval_ID[15]~feeder_combout ;
wire \immval_ID[15]~DUPLICATE_q ;
wire \Add0~138_combout ;
wire \dmem_rtl_0_bypass[70]~feeder_combout ;
wire \regs[2][20]~feeder_combout ;
wire \regs[2][20]~q ;
wire \regs[0][20]~q ;
wire \regs[1][20]~q ;
wire \regval2_ID~95_combout ;
wire \regs[12][20]~q ;
wire \regs[15][20]~q ;
wire \regs[14][20]~q ;
wire \regs[13][20]~q ;
wire \regval2_ID~98_combout ;
wire \regs[11][20]~q ;
wire \regs[8][20]~feeder_combout ;
wire \regs[8][20]~q ;
wire \regs[10][20]~q ;
wire \regs[9][20]~q ;
wire \regval2_ID~97_combout ;
wire \regs[7][20]~q ;
wire \regs[5][20]~q ;
wire \regs[4][20]~q ;
wire \regs[6][20]~feeder_combout ;
wire \regs[6][20]~q ;
wire \regval2_ID~96_combout ;
wire \regval2_ID~99_combout ;
wire \dmem_rtl_0_bypass[69]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ;
wire \dmem~21_q ;
wire \rd_val_MEM_w[20]~39_combout ;
wire \rd_val_MEM_w[20]~40_combout ;
wire \regs[15][19]~q ;
wire \regs[7][19]~q ;
wire \regs[11][19]~q ;
wire \regs[3][19]~feeder_combout ;
wire \regs[3][19]~q ;
wire \regval2_ID~103_combout ;
wire \regs[5][19]~q ;
wire \regs[9][19]~q ;
wire \regs[13][19]~q ;
wire \regval2_ID~101_combout ;
wire \regs[12][19]~q ;
wire \regs[8][19]~q ;
wire \regs[0][19]~q ;
wire \regs[4][19]~q ;
wire \regval2_ID~100_combout ;
wire \regs[14][19]~q ;
wire \regs[2][19]~q ;
wire \regs[10][19]~q ;
wire \regs[6][19]~q ;
wire \regval2_ID~102_combout ;
wire \regval2_ID~104_combout ;
wire \dmem_rtl_0_bypass[68]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ;
wire \dmem~20_q ;
wire \rd_val_MEM_w[19]~41_combout ;
wire \rd_val_MEM_w[19]~42_combout ;
wire \Add0~131_combout ;
wire \dmem_rtl_0_bypass[64]~feeder_combout ;
wire \regs[4][17]~q ;
wire \regs[6][17]~feeder_combout ;
wire \regs[6][17]~q ;
wire \regs[7][17]~q ;
wire \regs[5][17]~q ;
wire \regval2_ID~106_combout ;
wire \regs[0][17]~q ;
wire \regs[1][17]~q ;
wire \regs[2][17]~feeder_combout ;
wire \regs[2][17]~q ;
wire \regval2_ID~105_combout ;
wire \regs[15][17]~q ;
wire \regs[12][17]~q ;
wire \regs[13][17]~q ;
wire \regs[14][17]~q ;
wire \regval2_ID~108_combout ;
wire \regs[8][17]~q ;
wire \regs[10][17]~feeder_combout ;
wire \regs[10][17]~q ;
wire \regs[11][17]~q ;
wire \regs[9][17]~q ;
wire \regval2_ID~107_combout ;
wire \regval2_ID~109_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ;
wire \dmem~18_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ;
wire \rd_val_MEM_w[17]~43_combout ;
wire \rd_val_MEM_w[17]~44_combout ;
wire \Add0~146_combout ;
wire \Add0~110 ;
wire \Add0~105_sumout ;
wire \PC_FE[15]~feeder_combout ;
wire \Add0~106 ;
wire \Add0~53_sumout ;
wire \PC_FE[16]~feeder_combout ;
wire \PC_ID[16]~DUPLICATE_q ;
wire \regs[0][16]~feeder_combout ;
wire \regs[0][16]~q ;
wire \regs[8][16]~q ;
wire \regs[4][16]~q ;
wire \regs[12][16]~q ;
wire \regval2_ID~110_combout ;
wire \regs[3][16]~feeder_combout ;
wire \regs[3][16]~q ;
wire \regs[11][16]~q ;
wire \regs[7][16]~q ;
wire \regs[15][16]~q ;
wire \regval2_ID~113_combout ;
wire \regs[9][16]~feeder_combout ;
wire \regs[9][16]~q ;
wire \regs[1][16]~q ;
wire \regs[13][16]~q ;
wire \regs[5][16]~q ;
wire \regval2_ID~111_combout ;
wire \regs[6][16]~feeder_combout ;
wire \regs[6][16]~q ;
wire \regs[10][16]~feeder_combout ;
wire \regs[10][16]~q ;
wire \regs[14][16]~q ;
wire \regval2_ID~112_combout ;
wire \regval2_ID~114_combout ;
wire \dmem_rtl_0_bypass[61]~feeder_combout ;
wire \dmem_rtl_0_bypass[62]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \dmem~17_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ;
wire \rd_val_MEM_w[16]~45_combout ;
wire \rd_val_MEM_w[16]~46_combout ;
wire \aluout_EX_r[16]~89_combout ;
wire \Add3~110 ;
wire \Add3~106 ;
wire \Add3~53_sumout ;
wire \ShiftLeft0~15_combout ;
wire \ShiftLeft0~14_combout ;
wire \ShiftLeft0~29_combout ;
wire \ShiftLeft0~30_combout ;
wire \aluout_EX_r[16]~86_combout ;
wire \regval2_ID[7]~DUPLICATE_q ;
wire \regs[14][31]~q ;
wire \regs[15][31]~q ;
wire \regs[13][31]~q ;
wire \regs[12][31]~q ;
wire \regval2_ID~88_combout ;
wire \regs[9][31]~q ;
wire \regs[10][31]~DUPLICATE_q ;
wire \regs[11][31]~q ;
wire \regs[8][31]~feeder_combout ;
wire \regs[8][31]~DUPLICATE_q ;
wire \regval2_ID~87_combout ;
wire \regs[3][31]~q ;
wire \regs[1][31]~q ;
wire \regs[0][31]~q ;
wire \regval2_ID~85_combout ;
wire \regs[5][31]~q ;
wire \regs[4][31]~q ;
wire \regs[7][31]~q ;
wire \regs[6][31]~q ;
wire \regval2_ID~86_combout ;
wire \regval2_ID~89_combout ;
wire \ShiftRight0~2_combout ;
wire \ShiftRight0~3_combout ;
wire \regval2_ID[26]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[82]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ;
wire \dmem~27_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ;
wire \rd_val_MEM_w[26]~23_combout ;
wire \rd_val_MEM_w[26]~24_combout ;
wire \regs[10][26]~q ;
wire \regs[8][26]~feeder_combout ;
wire \regs[8][26]~q ;
wire \regs[11][26]~q ;
wire \regs[9][26]~feeder_combout ;
wire \regs[9][26]~q ;
wire \regval1_ID~62_combout ;
wire \regs[3][26]~feeder_combout ;
wire \regs[3][26]~q ;
wire \regs[0][26]~q ;
wire \regs[1][26]~q ;
wire \regval1_ID~60_combout ;
wire \regs[14][26]~q ;
wire \regs[12][26]~q ;
wire \regs[15][26]~q ;
wire \regs[13][26]~q ;
wire \regval1_ID~63_combout ;
wire \regs[4][26]~q ;
wire \regs[6][26]~q ;
wire \regs[5][26]~q ;
wire \regs[7][26]~q ;
wire \regval1_ID~61_combout ;
wire \regval1_ID~64_combout ;
wire \Add0~141_combout ;
wire \PC_FE[24]~DUPLICATE_q ;
wire \Add0~74 ;
wire \Add0~65_sumout ;
wire \PC_FE[22]~feeder_combout ;
wire \Add0~136_combout ;
wire \Add0~66 ;
wire \Add0~61_sumout ;
wire \PC_FE[23]~feeder_combout ;
wire \Add0~135_combout ;
wire \Add0~62 ;
wire \Add0~57_sumout ;
wire \PC_FE[24]~feeder_combout ;
wire \regs[0][24]~feeder_combout ;
wire \regs[0][24]~q ;
wire \regs[12][24]~feeder_combout ;
wire \regs[12][24]~q ;
wire \regs[4][24]~q ;
wire \regs[8][24]~q ;
wire \regval2_ID~15_combout ;
wire \regs[11][24]~q ;
wire \regs[15][24]~q ;
wire \regs[7][24]~q ;
wire \regs[3][24]~feeder_combout ;
wire \regs[3][24]~q ;
wire \regval2_ID~18_combout ;
wire \regs[5][24]~q ;
wire \regs[1][24]~q ;
wire \regs[13][24]~q ;
wire \regval2_ID~16_combout ;
wire \regs[2][24]~q ;
wire \regs[10][24]~q ;
wire \regs[14][24]~q ;
wire \regs[6][24]~q ;
wire \regval2_ID~17_combout ;
wire \regval2_ID~19_combout ;
wire \dmem_rtl_0_bypass[78]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ;
wire \dmem~25_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \rd_val_MEM_w[24]~9_combout ;
wire \rd_val_MEM_w[24]~10_combout ;
wire \Add2~126 ;
wire \Add2~127 ;
wire \Add2~122 ;
wire \Add2~123 ;
wire \Add2~38 ;
wire \Add2~39 ;
wire \Add2~34 ;
wire \Add2~35 ;
wire \Add2~30 ;
wire \Add2~31 ;
wire \Add2~2 ;
wire \Add2~3 ;
wire \Add2~26 ;
wire \Add2~27 ;
wire \Add2~6 ;
wire \Add2~7 ;
wire \Add2~22 ;
wire \Add2~23 ;
wire \Add2~18 ;
wire \Add2~19 ;
wire \Add2~14 ;
wire \Add2~15 ;
wire \Add2~10 ;
wire \Add2~11 ;
wire \Add2~118 ;
wire \Add2~119 ;
wire \Add2~114 ;
wire \Add2~115 ;
wire \Add2~110 ;
wire \Add2~111 ;
wire \Add2~106 ;
wire \Add2~107 ;
wire \Add2~54 ;
wire \Add2~55 ;
wire \Add2~50 ;
wire \Add2~51 ;
wire \Add2~46 ;
wire \Add2~47 ;
wire \Add2~43 ;
wire \Add2~78 ;
wire \Add2~79 ;
wire \Add2~75 ;
wire \Add2~67 ;
wire \Add2~62 ;
wire \Add2~63 ;
wire \Add2~57_sumout ;
wire \Equal14~0_combout ;
wire \Add1~110 ;
wire \Add1~106 ;
wire \Add1~54 ;
wire \Add1~50 ;
wire \Add1~46 ;
wire \Add1~42 ;
wire \Add1~78 ;
wire \Add1~74 ;
wire \Add1~66 ;
wire \Add1~62 ;
wire \Add1~57_sumout ;
wire \aluout_EX_r[24]~221_combout ;
wire \aluout_EX_r[24]~297_combout ;
wire \aluout_EX_r[24]~93_combout ;
wire \Add3~42 ;
wire \Add3~78 ;
wire \Add3~74 ;
wire \Add3~66 ;
wire \Add3~62 ;
wire \Add3~57_sumout ;
wire \aluout_EX_r[24]~223_combout ;
wire \ShiftLeft0~17_combout ;
wire \ShiftLeft0~32_combout ;
wire \ShiftLeft0~33_combout ;
wire \aluout_EX_r[24]~91_combout ;
wire \regs[0][30]~q ;
wire \regs[4][30]~q ;
wire \regs[12][30]~q ;
wire \regval2_ID~30_combout ;
wire \regs[2][30]~q ;
wire \regs[10][30]~q ;
wire \regs[6][30]~q ;
wire \regs[14][30]~q ;
wire \regval2_ID~32_combout ;
wire \regs[1][30]~q ;
wire \regs[9][30]~q ;
wire \regs[5][30]~q ;
wire \regs[13][30]~q ;
wire \regval2_ID~31_combout ;
wire \regs[11][30]~q ;
wire \regs[15][30]~q ;
wire \regs[7][30]~q ;
wire \regs[3][30]~q ;
wire \regval2_ID~33_combout ;
wire \regval2_ID~34_combout ;
wire \regval2_ID[30]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[90]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ;
wire \dmem~31_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ;
wire \rd_val_MEM_w[30]~15_combout ;
wire \rd_val_MEM_w[30]~16_combout ;
wire \regval1_ID[30]~DUPLICATE_q ;
wire \Add0~143_combout ;
wire \PC_FE[29]~DUPLICATE_q ;
wire \regs[8][29]~q ;
wire \regs[11][29]~q ;
wire \regs[9][29]~q ;
wire \regs[10][29]~q ;
wire \regval2_ID~37_combout ;
wire \regs[14][29]~q ;
wire \regs[15][29]~q ;
wire \regs[13][29]~q ;
wire \regval2_ID~38_combout ;
wire \regs[2][29]~q ;
wire \regs[0][29]~q ;
wire \regs[1][29]~q ;
wire \regs[3][29]~feeder_combout ;
wire \regs[3][29]~q ;
wire \regval2_ID~35_combout ;
wire \regs[6][29]~feeder_combout ;
wire \regs[6][29]~q ;
wire \regs[5][29]~q ;
wire \regs[7][29]~q ;
wire \regs[4][29]~q ;
wire \regval2_ID~36_combout ;
wire \regval2_ID~39_combout ;
wire \dmem_rtl_0_bypass[87]~feeder_combout ;
wire \dmem_rtl_0_bypass[88]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ;
wire \dmem~30_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ;
wire \rd_val_MEM_w[29]~17_combout ;
wire \rd_val_MEM_w[29]~18_combout ;
wire \regs[1][28]~q ;
wire \regs[9][28]~q ;
wire \regs[5][28]~q ;
wire \regs[13][28]~q ;
wire \regval2_ID~41_combout ;
wire \regs[2][28]~q ;
wire \regs[10][28]~q ;
wire \regs[6][28]~feeder_combout ;
wire \regs[6][28]~q ;
wire \regs[14][28]~q ;
wire \regval2_ID~42_combout ;
wire \regs[15][28]~q ;
wire \regs[11][28]~q ;
wire \regs[7][28]~q ;
wire \regval2_ID~43_combout ;
wire \regs[12][28]~q ;
wire \regs[8][28]~q ;
wire \regs[4][28]~q ;
wire \regs[0][28]~q ;
wire \regval2_ID~40_combout ;
wire \regval2_ID~44_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \dmem~29_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ;
wire \rd_val_MEM_w[28]~19_combout ;
wire \dmem_rtl_0_bypass[86]~feeder_combout ;
wire \rd_val_MEM_w[28]~20_combout ;
wire \Add0~145_combout ;
wire \regs[4][27]~q ;
wire \regs[6][27]~q ;
wire \regs[7][27]~q ;
wire \regs[5][27]~q ;
wire \regval2_ID~46_combout ;
wire \regs[14][27]~q ;
wire \regs[12][27]~q ;
wire \regs[13][27]~q ;
wire \regs[15][27]~q ;
wire \regval2_ID~48_combout ;
wire \regs[0][27]~q ;
wire \regs[2][27]~q ;
wire \regs[1][27]~q ;
wire \regs[3][27]~q ;
wire \regval2_ID~45_combout ;
wire \regs[9][27]~feeder_combout ;
wire \regs[9][27]~q ;
wire \regs[10][27]~feeder_combout ;
wire \regs[10][27]~q ;
wire \regs[11][27]~q ;
wire \regval2_ID~47_combout ;
wire \regval2_ID~49_combout ;
wire \regval2_ID[27]~DUPLICATE_q ;
wire \dmem_rtl_0_bypass[84]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ;
wire \dmem~28_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ;
wire \rd_val_MEM_w[27]~21_combout ;
wire \rd_val_MEM_w[27]~22_combout ;
wire \regval1_ID[26]~DUPLICATE_q ;
wire \regs[4][25]~q ;
wire \regs[6][25]~q ;
wire \regs[5][25]~q ;
wire \regs[7][25]~q ;
wire \regval2_ID~56_combout ;
wire \regs[12][25]~feeder_combout ;
wire \regs[12][25]~q ;
wire \regs[15][25]~q ;
wire \regs[13][25]~q ;
wire \regs[14][25]~q ;
wire \regval2_ID~58_combout ;
wire \regs[0][25]~q ;
wire \regs[1][25]~q ;
wire \regs[2][25]~q ;
wire \regval2_ID~55_combout ;
wire \regs[9][25]~feeder_combout ;
wire \regs[9][25]~q ;
wire \regs[8][25]~feeder_combout ;
wire \regs[8][25]~q ;
wire \regs[11][25]~q ;
wire \regs[10][25]~feeder_combout ;
wire \regs[10][25]~q ;
wire \regval2_ID~57_combout ;
wire \regval2_ID~59_combout ;
wire \dmem_rtl_0_bypass[80]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ;
wire \dmem~26_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ;
wire \rd_val_MEM_w[25]~25_combout ;
wire \rd_val_MEM_w[25]~26_combout ;
wire \ShiftLeft0~12_combout ;
wire \ShiftLeft0~0_combout ;
wire \ShiftLeft0~1_combout ;
wire \ShiftLeft0~13_combout ;
wire \ShiftRight0~7_combout ;
wire \ShiftRight0~8_combout ;
wire \ShiftRight0~29_combout ;
wire \ShiftLeft0~37_combout ;
wire \ShiftLeft0~27_combout ;
wire \ShiftLeft0~26_combout ;
wire \ShiftLeft0~36_combout ;
wire \aluout_EX_r[25]~103_combout ;
wire \aluout_EX_r[25]~104_combout ;
wire \Equal14~3_combout ;
wire \Add1~58 ;
wire \Add1~69_sumout ;
wire \aluout_EX_r[25]~230_combout ;
wire \aluout_EX_r[25]~231_combout ;
wire \aluout_EX_r[25]~105_combout ;
wire \Add3~58 ;
wire \Add3~69_sumout ;
wire \aluout_EX_r[25]~232_combout ;
wire \Add2~58 ;
wire \Add2~59 ;
wire \Add2~69_sumout ;
wire \aluout_EX_r[25]~285_combout ;
wire \aluout_EX_r[25]~106_combout ;
wire \aluout_EX[27]~5_combout ;
wire \aluout_EX[27]~6_combout ;
wire \aluout_EX[27]~7_combout ;
wire \aluout_EX[27]~8_combout ;
wire \aluout_EX[25]~DUPLICATE_q ;
wire \regs[3][25]~feeder_combout ;
wire \regs[3][25]~q ;
wire \regval1_ID~58_combout ;
wire \regval1_ID~55_combout ;
wire \regval1_ID~57_combout ;
wire \regval1_ID~56_combout ;
wire \regval1_ID~59_combout ;
wire \Add3~70 ;
wire \Add3~86 ;
wire \Add3~81_sumout ;
wire \aluout_EX_r[27]~119_combout ;
wire \aluout_EX_r[27]~217_combout ;
wire \Add1~70 ;
wire \Add1~86 ;
wire \Add1~81_sumout ;
wire \aluout_EX_r[27]~215_combout ;
wire \ShiftLeft0~4_combout ;
wire \ShiftLeft0~3_combout ;
wire \ShiftLeft0~6_combout ;
wire \ShiftLeft0~7_combout ;
wire \ShiftRight0~15_combout ;
wire \ShiftRight0~21_combout ;
wire \ShiftLeft0~34_combout ;
wire \ShiftLeft0~23_combout ;
wire \ShiftLeft0~22_combout ;
wire \ShiftLeft0~38_combout ;
wire \aluout_EX_r[27]~117_combout ;
wire \aluout_EX_r[27]~118_combout ;
wire \aluout_EX_r[27]~216_combout ;
wire \Add2~70 ;
wire \Add2~71 ;
wire \Add2~86 ;
wire \Add2~87 ;
wire \Add2~81_sumout ;
wire \aluout_EX_r[27]~273_combout ;
wire \aluout_EX_r[27]~120_combout ;
wire \regs[8][27]~feeder_combout ;
wire \regs[8][27]~q ;
wire \regval1_ID~65_combout ;
wire \regval1_ID~68_combout ;
wire \regs[6][27]~DUPLICATE_q ;
wire \regval1_ID~67_combout ;
wire \regval1_ID~66_combout ;
wire \regval1_ID~69_combout ;
wire \regval1_ID[27]~DUPLICATE_q ;
wire \Add0~140_combout ;
wire \Add0~86 ;
wire \Add0~81_sumout ;
wire \PC_FE[27]~feeder_combout ;
wire \Add0~82 ;
wire \Add0~101_sumout ;
wire \PC_FE[28]~feeder_combout ;
wire \aluout_EX_r[28]~149_combout ;
wire \Add3~82 ;
wire \Add3~101_sumout ;
wire \aluout_EX[28]~0_combout ;
wire \aluout_EX[28]~10_combout ;
wire \regval2_ID[28]~DUPLICATE_q ;
wire \Add2~82 ;
wire \Add2~83 ;
wire \Add2~101_sumout ;
wire \ShiftRight0~47_combout ;
wire \aluout_EX_r[3]~9_combout ;
wire \aluout_EX_r[28]~150_combout ;
wire \aluout_EX_r[29]~142_combout ;
wire \aluout_EX_r[29]~141_combout ;
wire \Add1~82 ;
wire \Add1~101_sumout ;
wire \aluout_EX_r[28]~211_combout ;
wire \aluout_EX[28]~9_combout ;
wire \aluout_EX_r[28]~151_combout ;
wire \aluout_EX_r[30]~140_combout ;
wire \aluout_EX_r[28]~152_combout ;
wire \aluout_EX_r[28]~153_combout ;
wire \ShiftLeft0~45_combout ;
wire \aluout_EX_r[28]~154_combout ;
wire \aluout_EX_r[30]~145_combout ;
wire \aluout_EX_r[28]~210_combout ;
wire \aluout_EX_r[28]~212_combout ;
wire \aluout_EX_r[28]~249_combout ;
wire \aluout_EX_r[28]~245_combout ;
wire \regs[3][28]~feeder_combout ;
wire \regs[3][28]~q ;
wire \regs[2][28]~DUPLICATE_q ;
wire \regval1_ID~70_combout ;
wire \regval1_ID~73_combout ;
wire \regval1_ID~71_combout ;
wire \regval1_ID~72_combout ;
wire \regval1_ID~74_combout ;
wire \regval1_ID[28]~DUPLICATE_q ;
wire \Add3~102 ;
wire \Add3~97_sumout ;
wire \aluout_EX_r[29]~139_combout ;
wire \aluout_EX_r[29]~144_combout ;
wire \aluout_EX_r[29]~143_combout ;
wire \ShiftLeft0~44_combout ;
wire \aluout_EX_r[29]~146_combout ;
wire \aluout_EX_r[29]~147_combout ;
wire \aluout_EX_r[29]~148_combout ;
wire \aluout_EX_r[29]~207_combout ;
wire \Add1~102 ;
wire \Add1~97_sumout ;
wire \aluout_EX_r[29]~208_combout ;
wire \aluout_EX_r[29]~209_combout ;
wire \Add2~102 ;
wire \Add2~103 ;
wire \Add2~97_sumout ;
wire \ShiftRight0~46_combout ;
wire \aluout_EX_r[29]~257_combout ;
wire \aluout_EX_r[29]~253_combout ;
wire \regs[12][29]~feeder_combout ;
wire \regs[12][29]~q ;
wire \regval1_ID~80_combout ;
wire \regs[6][29]~DUPLICATE_q ;
wire \regval1_ID~82_combout ;
wire \regval1_ID~83_combout ;
wire \regval1_ID~81_combout ;
wire \regval1_ID~84_combout ;
wire \regval1_ID[29]~DUPLICATE_q ;
wire \Add0~144_combout ;
wire \Add0~102 ;
wire \Add0~97_sumout ;
wire \PC_FE[29]~feeder_combout ;
wire \Add0~98 ;
wire \Add0~93_sumout ;
wire \PC_FE[30]~feeder_combout ;
wire \aluout_EX_r[30]~131_combout ;
wire \Add3~98 ;
wire \Add3~93_sumout ;
wire \ShiftRight0~22_combout ;
wire \ShiftRight0~45_combout ;
wire \aluout_EX_r[30]~133_combout ;
wire \aluout_EX_r[30]~134_combout ;
wire \Add1~98 ;
wire \Add1~93_sumout ;
wire \Add2~98 ;
wire \Add2~99 ;
wire \Add2~93_sumout ;
wire \aluout_EX_r[30]~202_combout ;
wire \aluout_EX_r[30]~132_combout ;
wire \ShiftLeft0~8_combout ;
wire \ShiftLeft0~25_combout ;
wire \ShiftLeft0~10_combout ;
wire \ShiftLeft0~9_combout ;
wire \ShiftLeft0~43_combout ;
wire \ShiftLeft0~35_combout ;
wire \aluout_EX_r[30]~135_combout ;
wire \ShiftLeft0~24_combout ;
wire \ShiftLeft0~39_combout ;
wire \aluout_EX_r[30]~136_combout ;
wire \aluout_EX_r[30]~137_combout ;
wire \aluout_EX_r[30]~138_combout ;
wire \aluout_EX_r[30]~265_combout ;
wire \aluout_EX_r[30]~261_combout ;
wire \regs[8][30]~feeder_combout ;
wire \regs[8][30]~q ;
wire \regval1_ID~77_combout ;
wire \regval1_ID~78_combout ;
wire \regs[6][30]~DUPLICATE_q ;
wire \regval1_ID~76_combout ;
wire \regval1_ID~75_combout ;
wire \regval1_ID~79_combout ;
wire \ShiftRight0~30_combout ;
wire \ShiftRight0~31_combout ;
wire \ShiftRight0~32_combout ;
wire \aluout_EX_r[24]~92_combout ;
wire \aluout_EX_r[24]~222_combout ;
wire \aluout_EX_r[24]~94_combout ;
wire \regs[9][24]~q ;
wire \regval1_ID~52_combout ;
wire \regval1_ID~50_combout ;
wire \regval1_ID~51_combout ;
wire \regval1_ID~53_combout ;
wire \regval1_ID~54_combout ;
wire \Add0~134_combout ;
wire \Add0~58 ;
wire \Add0~69_sumout ;
wire \PC_FE[25]~feeder_combout ;
wire \Add0~137_combout ;
wire \Add0~70 ;
wire \Add0~85_sumout ;
wire \PC_FE[26]~feeder_combout ;
wire \aluout_EX_r[26]~123_combout ;
wire \Add3~85_sumout ;
wire \aluout_EX_r[26]~220_combout ;
wire \Add2~85_sumout ;
wire \Add1~85_sumout ;
wire \aluout_EX_r[26]~218_combout ;
wire \aluout_EX_r[26]~269_combout ;
wire \aluout_EX_r[26]~121_combout ;
wire \ShiftLeft0~11_combout ;
wire \ShiftRight0~23_combout ;
wire \ShiftRight0~24_combout ;
wire \aluout_EX_r[26]~122_combout ;
wire \aluout_EX_r[26]~219_combout ;
wire \aluout_EX_r[26]~124_combout ;
wire \regs[2][26]~q ;
wire \regval2_ID~52_combout ;
wire \regval2_ID~51_combout ;
wire \regval2_ID~50_combout ;
wire \regval2_ID~53_combout ;
wire \regval2_ID~54_combout ;
wire \ShiftRight0~1_combout ;
wire \ShiftRight0~0_combout ;
wire \ShiftRight0~4_combout ;
wire \ShiftRight0~5_combout ;
wire \aluout_EX[27]~4_combout ;
wire \aluout_EX_r[16]~87_combout ;
wire \Add2~53_sumout ;
wire \Add1~53_sumout ;
wire \aluout_EX_r[16]~301_combout ;
wire \aluout_EX_r[16]~88_combout ;
wire \aluout_EX_r[16]~90_combout ;
wire \regs[2][16]~feeder_combout ;
wire \regs[2][16]~q ;
wire \regs[0][16]~DUPLICATE_q ;
wire \regval1_ID~135_combout ;
wire \regval1_ID~138_combout ;
wire \regval1_ID~136_combout ;
wire \regval1_ID~137_combout ;
wire \regval1_ID~139_combout ;
wire \regval1_ID[16]~DUPLICATE_q ;
wire \Add0~133_combout ;
wire \Add0~54 ;
wire \Add0~49_sumout ;
wire \PC_FE[17]~feeder_combout ;
wire \aluout_EX_r[17]~84_combout ;
wire \Add3~54 ;
wire \Add3~49_sumout ;
wire \Add2~49_sumout ;
wire \Add1~49_sumout ;
wire \aluout_EX_r[17]~305_combout ;
wire \ShiftLeft0~28_combout ;
wire \ShiftRight0~6_combout ;
wire \ShiftRight0~13_combout ;
wire \ShiftRight0~43_combout ;
wire \aluout_EX_r[17]~81_combout ;
wire \aluout_EX_r[17]~82_combout ;
wire \aluout_EX_r[17]~83_combout ;
wire \aluout_EX_r[17]~85_combout ;
wire \regs[3][17]~q ;
wire \regval1_ID~143_combout ;
wire \regval1_ID~140_combout ;
wire \regval1_ID~142_combout ;
wire \regval1_ID~141_combout ;
wire \regval1_ID~144_combout ;
wire \Add0~132_combout ;
wire \Add0~50 ;
wire \Add0~45_sumout ;
wire \PC_FE[18]~feeder_combout ;
wire \aluout_EX_r[18]~79_combout ;
wire \Add3~50 ;
wire \Add3~45_sumout ;
wire \Add2~45_sumout ;
wire \Add1~45_sumout ;
wire \aluout_EX_r[18]~309_combout ;
wire \ShiftRight0~28_combout ;
wire \ShiftRight0~27_combout ;
wire \ShiftRight0~42_combout ;
wire \ShiftLeft0~21_combout ;
wire \aluout_EX_r[18]~76_combout ;
wire \aluout_EX_r[18]~77_combout ;
wire \aluout_EX_r[18]~78_combout ;
wire \aluout_EX_r[18]~80_combout ;
wire \regval_MEM[18]~DUPLICATE_q ;
wire \regs[3][18]~q ;
wire \regs[15][18]~q ;
wire \regs[7][18]~q ;
wire \regs[11][18]~q ;
wire \regval2_ID~83_combout ;
wire \regs[0][18]~q ;
wire \regs[8][18]~feeder_combout ;
wire \regs[8][18]~q ;
wire \regs[4][18]~q ;
wire \regval2_ID~80_combout ;
wire \regs[2][18]~q ;
wire \regs[14][18]~q ;
wire \regs[10][18]~q ;
wire \regs[6][18]~feeder_combout ;
wire \regs[6][18]~q ;
wire \regval2_ID~82_combout ;
wire \regs[1][18]~q ;
wire \regs[9][18]~feeder_combout ;
wire \regs[9][18]~q ;
wire \regs[5][18]~q ;
wire \regs[13][18]~q ;
wire \regval2_ID~81_combout ;
wire \regval2_ID~84_combout ;
wire \dmem_rtl_0_bypass[65]~feeder_combout ;
wire \dmem_rtl_0_bypass[66]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ;
wire \dmem~19_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ;
wire \rd_val_MEM_w[18]~33_combout ;
wire \rd_val_MEM_w[18]~34_combout ;
wire \regs[12][18]~q ;
wire \regval1_ID~148_combout ;
wire \regval1_ID~147_combout ;
wire \regval1_ID~145_combout ;
wire \regval1_ID~146_combout ;
wire \regval1_ID~149_combout ;
wire \Add3~46 ;
wire \Add3~41_sumout ;
wire \PC_ID[19]~DUPLICATE_q ;
wire \Add0~130_combout ;
wire \Add0~46 ;
wire \Add0~41_sumout ;
wire \PC_FE[19]~feeder_combout ;
wire \aluout_EX_r[19]~74_combout ;
wire \ShiftLeft0~20_combout ;
wire \aluout_EX_r[19]~71_combout ;
wire \ShiftRight0~14_combout ;
wire \ShiftRight0~20_combout ;
wire \ShiftRight0~41_combout ;
wire \aluout_EX_r[19]~72_combout ;
wire \Add2~41_sumout ;
wire \Add1~41_sumout ;
wire \aluout_EX_r[19]~313_combout ;
wire \aluout_EX_r[19]~73_combout ;
wire \aluout_EX_r[19]~75_combout ;
wire \regs[1][19]~q ;
wire \regs[9][19]~DUPLICATE_q ;
wire \regval1_ID~151_combout ;
wire \regval1_ID~150_combout ;
wire \regs[3][19]~DUPLICATE_q ;
wire \regval1_ID~153_combout ;
wire \regval1_ID~152_combout ;
wire \regval1_ID~154_combout ;
wire \regval1_ID[19]~DUPLICATE_q ;
wire \Add2~42 ;
wire \Add2~77_sumout ;
wire \Add1~77_sumout ;
wire \aluout_EX_r[20]~277_combout ;
wire \aluout_EX_r[20]~112_combout ;
wire \ShiftRight0~39_combout ;
wire \ShiftLeft0~19_combout ;
wire \aluout_EX_r[20]~113_combout ;
wire \aluout_EX_r[20]~114_combout ;
wire \PC_FE[20]~DUPLICATE_q ;
wire \Add0~42 ;
wire \Add0~77_sumout ;
wire \PC_FE[20]~feeder_combout ;
wire \aluout_EX_r[20]~115_combout ;
wire \Add3~77_sumout ;
wire \aluout_EX_r[20]~116_combout ;
wire \regs[3][20]~q ;
wire \regval1_ID~155_combout ;
wire \regval1_ID~156_combout ;
wire \regval1_ID~158_combout ;
wire \regval1_ID~157_combout ;
wire \regval1_ID~159_combout ;
wire \regval1_ID[20]~DUPLICATE_q ;
wire \Add0~139_combout ;
wire \Add0~78 ;
wire \Add0~73_sumout ;
wire \PC_FE[21]~feeder_combout ;
wire \aluout_EX_r[21]~110_combout ;
wire \Add3~73_sumout ;
wire \Add2~73_sumout ;
wire \Add1~73_sumout ;
wire \aluout_EX_r[21]~281_combout ;
wire \ShiftRight0~9_combout ;
wire \ShiftLeft0~2_combout ;
wire \aluout_EX_r[21]~107_combout ;
wire \aluout_EX_r[21]~108_combout ;
wire \aluout_EX_r[21]~109_combout ;
wire \aluout_EX_r[21]~111_combout ;
wire \regs[12][21]~feeder_combout ;
wire \regs[12][21]~q ;
wire \regval1_ID~35_combout ;
wire \regval1_ID~38_combout ;
wire \regs[13][21]~DUPLICATE_q ;
wire \regs[9][21]~q ;
wire \regval1_ID~36_combout ;
wire \regval1_ID~37_combout ;
wire \regval1_ID~39_combout ;
wire \Add2~74 ;
wire \Add2~66 ;
wire \Add2~61_sumout ;
wire \Equal14~1_combout ;
wire \Add1~61_sumout ;
wire \aluout_EX_r[23]~224_combout ;
wire \aluout_EX_r[23]~293_combout ;
wire \aluout_EX_r[23]~97_combout ;
wire \Add3~61_sumout ;
wire \aluout_EX_r[23]~226_combout ;
wire \ShiftLeft0~5_combout ;
wire \ShiftRight0~16_combout ;
wire \aluout_EX_r[23]~95_combout ;
wire \aluout_EX_r[23]~96_combout ;
wire \aluout_EX_r[23]~225_combout ;
wire \aluout_EX_r[23]~98_combout ;
wire \regs[6][23]~q ;
wire \regval1_ID~47_combout ;
wire \regs[0][23]~q ;
wire \regs[8][23]~q ;
wire \regval1_ID~45_combout ;
wire \regval1_ID~46_combout ;
wire \regval1_ID~48_combout ;
wire \regval1_ID~49_combout ;
wire \regval1_ID[23]~DUPLICATE_q ;
wire \ShiftRight0~36_combout ;
wire \ShiftRight0~35_combout ;
wire \ShiftRight0~44_combout ;
wire \ShiftRight0~51_combout ;
wire \ShiftRight0~33_combout ;
wire \ShiftRight0~34_combout ;
wire \ShiftRight0~40_combout ;
wire \ShiftRight0~52_combout ;
wire \Selector32~6_combout ;
wire \Selector32~4_combout ;
wire \Add2~125_sumout ;
wire \Add1~125_sumout ;
wire \Selector32~3_combout ;
wire \Selector32~2_combout ;
wire \Selector32~5_combout ;
wire \aluout_EX_r[0]~186_combout ;
wire \regval2_ID[8]~DUPLICATE_q ;
wire \LessThan6~0_combout ;
wire \Equal14~5_combout ;
wire \Equal14~4_combout ;
wire \Equal14~6_combout ;
wire \Equal14~2_combout ;
wire \LessThan6~1_combout ;
wire \Equal14~10_combout ;
wire \Equal14~12_combout ;
wire \Equal14~11_combout ;
wire \Equal14~13_combout ;
wire \LessThan5~2_combout ;
wire \regval1_ID[14]~DUPLICATE_q ;
wire \Equal14~7_combout ;
wire \LessThan5~0_combout ;
wire \LessThan5~1_combout ;
wire \LessThan5~3_combout ;
wire \Equal14~8_combout ;
wire \Equal14~9_combout ;
wire \Equal14~14_combout ;
wire \Selector32~1_combout ;
wire \aluout_EX_r[0]~188_combout ;
wire \regs[0][0]~q ;
wire \regs[8][0]~q ;
wire \regval1_ID~25_combout ;
wire \regval1_ID~28_combout ;
wire \regs[13][0]~DUPLICATE_q ;
wire \regval1_ID~26_combout ;
wire \regval1_ID~27_combout ;
wire \regval1_ID~29_combout ;
wire \regval1_ID[0]~DUPLICATE_q ;
wire \Add3~126 ;
wire \Add3~121_sumout ;
wire \pctarget_EX_w[1]~2_combout ;
wire \aluout_EX_r[1]~180_combout ;
wire \aluout_EX_r[1]~181_combout ;
wire \ShiftRight0~11_combout ;
wire \ShiftRight0~10_combout ;
wire \ShiftRight0~12_combout ;
wire \ShiftRight0~49_combout ;
wire \ShiftRight0~50_combout ;
wire \Selector31~2_combout ;
wire \Add2~121_sumout ;
wire \Add1~126 ;
wire \Add1~121_sumout ;
wire \Selector31~1_combout ;
wire \aluout_EX_r[1]~177_combout ;
wire \Selector31~0_combout ;
wire \aluout_EX_r[1]~178_combout ;
wire \aluout_EX_r[1]~179_combout ;
wire \aluout_EX_r[1]~182_combout ;
wire \regs[8][1]~feeder_combout ;
wire \regs[8][1]~q ;
wire \regval2_ID~157_combout ;
wire \regs[14][1]~q ;
wire \regs[12][1]~DUPLICATE_q ;
wire \regval2_ID~158_combout ;
wire \regs[2][1]~DUPLICATE_q ;
wire \regval2_ID~155_combout ;
wire \regval2_ID~156_combout ;
wire \regval2_ID~159_combout ;
wire \Add1~122 ;
wire \Add1~38 ;
wire \Add1~34 ;
wire \Add1~30 ;
wire \Add1~2 ;
wire \Add1~26 ;
wire \Add1~6 ;
wire \Add1~22 ;
wire \Add1~18 ;
wire \Add1~14 ;
wire \Add1~10 ;
wire \Add1~118 ;
wire \Add1~114 ;
wire \Add1~109_sumout ;
wire \Add2~109_sumout ;
wire \aluout_EX_r[14]~189_combout ;
wire \aluout_EX_r[14]~162_combout ;
wire \aluout_EX_r[14]~163_combout ;
wire \ShiftRight0~26_combout ;
wire \aluout_EX_r[14]~160_combout ;
wire \aluout_EX_r[14]~161_combout ;
wire \aluout_EX_r[3]~4_combout ;
wire \aluout_EX_r[3]~3_combout ;
wire \aluout_EX_r[14]~164_combout ;
wire \aluout_EX_r[14]~241_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ;
wire \dmem~14_q ;
wire \rd_val_MEM_w[13]~51_combout ;
wire \dmem_rtl_0_bypass[56]~feeder_combout ;
wire \rd_val_MEM_w[13]~52_combout ;
wire \regs[13][13]~q ;
wire \regval1_ID~121_combout ;
wire \regval1_ID~120_combout ;
wire \regval1_ID~123_combout ;
wire \regval1_ID~122_combout ;
wire \regval1_ID~124_combout ;
wire \regval1_ID[13]~DUPLICATE_q ;
wire \Add3~113_sumout ;
wire \aluout_EX_r[13]~165_combout ;
wire \aluout_EX_r[13]~166_combout ;
wire \aluout_EX_r[13]~167_combout ;
wire \Add2~113_sumout ;
wire \Add1~113_sumout ;
wire \aluout_EX_r[13]~190_combout ;
wire \aluout_EX_r[13]~168_combout ;
wire \aluout_EX_r[13]~169_combout ;
wire \aluout_EX_r[13]~170_combout ;
wire \aluout_EX_r[13]~237_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ;
wire \dmem~12_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \rd_val_MEM_w[11]~55_combout ;
wire \rd_val_MEM_w[11]~56_combout ;
wire \regs[6][11]~feeder_combout ;
wire \regs[6][11]~q ;
wire \regval1_ID~112_combout ;
wire \regval1_ID~113_combout ;
wire \regval1_ID~111_combout ;
wire \regs[0][11]~q ;
wire \regval1_ID~110_combout ;
wire \regval1_ID~114_combout ;
wire \regval1_ID[11]~DUPLICATE_q ;
wire \Add0~122_combout ;
wire \Add0~9_sumout ;
wire \PC_FE[11]~feeder_combout ;
wire \aluout_EX_r[11]~21_combout ;
wire \Add3~9_sumout ;
wire \ShiftRight0~19_combout ;
wire \ShiftRight0~18_combout ;
wire \aluout_EX_r[11]~22_combout ;
wire \aluout_EX_r[11]~23_combout ;
wire \aluout_EX_r[11]~192_combout ;
wire \Add1~9_sumout ;
wire \Add2~9_sumout ;
wire \aluout_EX_r[11]~24_combout ;
wire \aluout_EX_r[11]~25_combout ;
wire \aluout_EX_r[11]~26_combout ;
wire \aluout_EX_r[11]~345_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ;
wire \dmem~11_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \rd_val_MEM_w[10]~57_combout ;
wire \rd_val_MEM_w[10]~58_combout ;
wire \regs[3][10]~q ;
wire \regval1_ID~105_combout ;
wire \regval1_ID~106_combout ;
wire \regval1_ID~108_combout ;
wire \regs[9][10]~DUPLICATE_q ;
wire \regval1_ID~107_combout ;
wire \regval1_ID~109_combout ;
wire \Add3~13_sumout ;
wire \aluout_EX_r[10]~27_combout ;
wire \aluout_EX_r[10]~193_combout ;
wire \Add2~13_sumout ;
wire \Add1~13_sumout ;
wire \aluout_EX_r[10]~30_combout ;
wire \aluout_EX_r[10]~31_combout ;
wire \ShiftRight0~25_combout ;
wire \aluout_EX_r[10]~28_combout ;
wire \aluout_EX_r[10]~29_combout ;
wire \aluout_EX_r[10]~32_combout ;
wire \aluout_EX_r[10]~341_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ;
wire \dmem~10_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \rd_val_MEM_w[9]~7_combout ;
wire \dmem_rtl_0_bypass[47]~feeder_combout ;
wire \dmem_rtl_0_bypass[48]~feeder_combout ;
wire \rd_val_MEM_w[9]~8_combout ;
wire \regs[10][9]~feeder_combout ;
wire \regs[10][9]~q ;
wire \regval1_ID~102_combout ;
wire \regs[9][9]~DUPLICATE_q ;
wire \regval1_ID~101_combout ;
wire \regs[12][9]~DUPLICATE_q ;
wire \regval1_ID~100_combout ;
wire \regval1_ID~103_combout ;
wire \regval1_ID~104_combout ;
wire \regval1_ID[9]~DUPLICATE_q ;
wire \Add3~17_sumout ;
wire \PC_ID[9]~DUPLICATE_q ;
wire \aluout_EX_r[9]~33_combout ;
wire \aluout_EX_r[9]~34_combout ;
wire \aluout_EX_r[9]~35_combout ;
wire \Add2~17_sumout ;
wire \aluout_EX_r[9]~194_combout ;
wire \Add1~17_sumout ;
wire \aluout_EX_r[9]~36_combout ;
wire \aluout_EX_r[9]~37_combout ;
wire \aluout_EX_r[9]~38_combout ;
wire \aluout_EX_r[9]~337_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \dmem~9_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ;
wire \rd_val_MEM_w[8]~27_combout ;
wire \dmem_rtl_0_bypass[46]~feeder_combout ;
wire \rd_val_MEM_w[8]~28_combout ;
wire \regs[1][8]~q ;
wire \regval1_ID~95_combout ;
wire \regval1_ID~96_combout ;
wire \regs[8][8]~q ;
wire \regs[9][8]~q ;
wire \regval1_ID~97_combout ;
wire \regval1_ID~98_combout ;
wire \regval1_ID~99_combout ;
wire \aluout_EX_r[8]~39_combout ;
wire \Add3~21_sumout ;
wire \aluout_EX_r[8]~195_combout ;
wire \Add1~21_sumout ;
wire \Add2~21_sumout ;
wire \aluout_EX_r[8]~42_combout ;
wire \aluout_EX_r[8]~43_combout ;
wire \aluout_EX_r[8]~40_combout ;
wire \aluout_EX_r[8]~41_combout ;
wire \aluout_EX_r[8]~44_combout ;
wire \aluout_EX_r[8]~333_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \dmem~13_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ;
wire \rd_val_MEM_w[12]~53_combout ;
wire \rd_val_MEM_w[12]~54_combout ;
wire \regs[14][12]~q ;
wire \regval1_ID~118_combout ;
wire \regval1_ID~117_combout ;
wire \regval1_ID~116_combout ;
wire \regs[2][12]~DUPLICATE_q ;
wire \regval1_ID~115_combout ;
wire \regval1_ID~119_combout ;
wire \regval1_ID[12]~DUPLICATE_q ;
wire \aluout_EX_r[12]~171_combout ;
wire \Add3~117_sumout ;
wire \aluout_EX_r[12]~172_combout ;
wire \aluout_EX_r[12]~173_combout ;
wire \Add2~117_sumout ;
wire \aluout_EX_r[12]~191_combout ;
wire \Add1~117_sumout ;
wire \aluout_EX_r[12]~174_combout ;
wire \aluout_EX_r[12]~175_combout ;
wire \aluout_EX_r[12]~176_combout ;
wire \aluout_EX_r[12]~233_combout ;
wire \dmem~37_combout ;
wire \dmem_rtl_0_bypass[34]~feeder_combout ;
wire \rd_val_MEM_w[2]~60_combout ;
wire \regval2_EX[2]~feeder_combout ;
wire \KEY[2]~input_o ;
wire \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \dmem~3_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ;
wire \rd_val_MEM_w[2]~59_combout ;
wire \rd_val_MEM_w[2]~61_combout ;
wire \regs[14][2]~q ;
wire \regval1_ID~18_combout ;
wire \regval1_ID~16_combout ;
wire \regval1_ID~17_combout ;
wire \regval1_ID~15_combout ;
wire \regval1_ID~19_combout ;
wire \Add3~122 ;
wire \Add3~38 ;
wire \Add3~34 ;
wire \Add3~30 ;
wire \Add3~2 ;
wire \Add3~25_sumout ;
wire \PC_ID[6]~DUPLICATE_q ;
wire \aluout_EX_r[6]~45_combout ;
wire \aluout_EX_r[6]~196_combout ;
wire \Add2~25_sumout ;
wire \Add1~25_sumout ;
wire \aluout_EX_r[6]~48_combout ;
wire \aluout_EX_r[6]~49_combout ;
wire \ShiftLeft0~18_combout ;
wire \ShiftRight0~37_combout ;
wire \ShiftRight0~38_combout ;
wire \aluout_EX_r[6]~46_combout ;
wire \aluout_EX_r[6]~47_combout ;
wire \aluout_EX_r[6]~50_combout ;
wire \aluout_EX_r[6]~329_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \dmem~5_q ;
wire \rd_val_MEM_w[4]~5_combout ;
wire \dmem_rtl_0_bypass[38]~feeder_combout ;
wire \rd_val_MEM_w[4]~6_combout ;
wire \regs[2][4]~feeder_combout ;
wire \regs[2][4]~q ;
wire \regval1_ID~5_combout ;
wire \regval1_ID~8_combout ;
wire \regval1_ID~6_combout ;
wire \regval1_ID~7_combout ;
wire \regval1_ID~9_combout ;
wire \regval1_ID[4]~DUPLICATE_q ;
wire \Add3~29_sumout ;
wire \aluout_EX_r[4]~51_combout ;
wire \aluout_EX_r[4]~52_combout ;
wire \aluout_EX_r[4]~53_combout ;
wire \aluout_EX_r[4]~197_combout ;
wire \Add2~29_sumout ;
wire \Add1~29_sumout ;
wire \aluout_EX_r[4]~54_combout ;
wire \aluout_EX_r[4]~55_combout ;
wire \aluout_EX_r[4]~56_combout ;
wire \aluout_EX_r[4]~325_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \dmem~16_q ;
wire \rd_val_MEM_w[15]~47_combout ;
wire \rd_val_MEM_w[15]~48_combout ;
wire \regs[13][15]~q ;
wire \regval1_ID~131_combout ;
wire \regval1_ID~130_combout ;
wire \regval1_ID~133_combout ;
wire \regs[10][15]~DUPLICATE_q ;
wire \regval1_ID~132_combout ;
wire \regval1_ID~134_combout ;
wire \Add1~105_sumout ;
wire \Add2~105_sumout ;
wire \Selector17~1_combout ;
wire \aluout_EX_r[15]~156_combout ;
wire \aluout_EX_r[15]~157_combout ;
wire \ShiftRight0~48_combout ;
wire \ShiftLeft0~40_combout ;
wire \Selector17~0_combout ;
wire \Add3~105_sumout ;
wire \aluout_EX_r[15]~213_combout ;
wire \aluout_EX_r[15]~155_combout ;
wire \aluout_EX_r[15]~214_combout ;
wire \aluout_EX_r[15]~158_combout ;
wire \aluout_EX[15]~feeder_combout ;
wire \aluout_EX[15]~DUPLICATE_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \dmem~6_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ;
wire \rd_val_MEM_w[5]~3_combout ;
wire \rd_val_MEM_w[5]~4_combout ;
wire \regs[15][5]~q ;
wire \regval1_ID~3_combout ;
wire \regval1_ID~2_combout ;
wire \regs[12][5]~q ;
wire \regval1_ID~0_combout ;
wire \regval1_ID~1_combout ;
wire \regval1_ID~4_combout ;
wire \aluout_EX_r[5]~2_combout ;
wire \Add3~1_sumout ;
wire \aluout_EX_r[5]~5_combout ;
wire \aluout_EX_r[5]~6_combout ;
wire \Add2~1_sumout ;
wire \aluout_EX_r[5]~200_combout ;
wire \Add1~1_sumout ;
wire \aluout_EX_r[5]~11_combout ;
wire \aluout_EX_r[5]~12_combout ;
wire \aluout_EX_r[5]~13_combout ;
wire \aluout_EX_r[5]~353_combout ;
wire \Equal23~7_combout ;
wire \dmem_rtl_0_bypass[74]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ;
wire \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ;
wire \dmem~23_q ;
wire \rd_val_MEM_w[22]~13_combout ;
wire \rd_val_MEM_w[22]~14_combout ;
wire \Add1~65_sumout ;
wire \aluout_EX_r[22]~227_combout ;
wire \aluout_EX_r[22]~99_combout ;
wire \aluout_EX_r[22]~100_combout ;
wire \aluout_EX_r[22]~228_combout ;
wire \aluout_EX_r[22]~101_combout ;
wire \Add3~65_sumout ;
wire \aluout_EX_r[22]~229_combout ;
wire \Add2~65_sumout ;
wire \aluout_EX_r[22]~289_combout ;
wire \aluout_EX_r[22]~102_combout ;
wire \regs[12][22]~feeder_combout ;
wire \regs[12][22]~q ;
wire \regval2_ID~25_combout ;
wire \regval2_ID~26_combout ;
wire \regval2_ID~28_combout ;
wire \regval2_ID~27_combout ;
wire \regval2_ID~29_combout ;
wire \LessThan6~18_combout ;
wire \LessThan5~21_combout ;
wire \LessThan5~22_combout ;
wire \LessThan5~23_combout ;
wire \regval2_ID[31]~DUPLICATE_q ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \LessThan5~5_combout ;
wire \LessThan5~4_combout ;
wire \LessThan5~6_combout ;
wire \LessThan5~11_combout ;
wire \LessThan5~12_combout ;
wire \LessThan5~8_combout ;
wire \LessThan5~9_combout ;
wire \LessThan5~7_combout ;
wire \LessThan5~10_combout ;
wire \LessThan5~14_combout ;
wire \LessThan5~13_combout ;
wire \LessThan5~15_combout ;
wire \LessThan5~16_combout ;
wire \LessThan5~18_combout ;
wire \LessThan5~17_combout ;
wire \LessThan5~19_combout ;
wire \LessThan5~20_combout ;
wire \op1_ID[0]~DUPLICATE_q ;
wire \Selector0~2_combout ;
wire \Selector0~3_combout ;
wire \Add0~127_combout ;
wire \Add0~29_sumout ;
wire \PC_FE[4]~feeder_combout ;
wire \imem~79_combout ;
wire \imem~118_combout ;
wire \imem~80_combout ;
wire \immval_ID[7]~feeder_combout ;
wire \Add3~5_sumout ;
wire \PC_ID[7]~DUPLICATE_q ;
wire \aluout_EX_r[7]~15_combout ;
wire \Add2~5_sumout ;
wire \aluout_EX_r[7]~201_combout ;
wire \Add1~5_sumout ;
wire \aluout_EX_r[7]~18_combout ;
wire \aluout_EX_r[7]~19_combout ;
wire \ShiftRight0~17_combout ;
wire \aluout_EX_r[7]~16_combout ;
wire \aluout_EX_r[7]~17_combout ;
wire \aluout_EX_r[7]~20_combout ;
wire \aluout_EX_r[7]~349_combout ;
wire \dmem_rtl_0_bypass[12]~feeder_combout ;
wire \dmem_rtl_0_bypass[14]~feeder_combout ;
wire \dmem~38_combout ;
wire \dmem_rtl_0_bypass[36]~feeder_combout ;
wire \rd_val_MEM_w[3]~1_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \dmem~4_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ;
wire \rd_val_MEM_w[3]~0_combout ;
wire \rd_val_MEM_w[3]~2_combout ;
wire \regs[2][3]~feeder_combout ;
wire \regs[2][3]~q ;
wire \regs[10][3]~feeder_combout ;
wire \regs[10][3]~q ;
wire \regs[14][3]~q ;
wire \regs[6][3]~feeder_combout ;
wire \regs[6][3]~q ;
wire \regval1_ID~12_combout ;
wire \regs[9][3]~q ;
wire \regs[1][3]~q ;
wire \regs[5][3]~q ;
wire \regs[13][3]~q ;
wire \regval1_ID~11_combout ;
wire \regs[12][3]~feeder_combout ;
wire \regs[12][3]~q ;
wire \regs[8][3]~q ;
wire \regs[4][3]~q ;
wire \regs[0][3]~q ;
wire \regval1_ID~10_combout ;
wire \regs[7][3]~q ;
wire \regs[3][3]~q ;
wire \regs[15][3]~q ;
wire \regs[11][3]~q ;
wire \regval1_ID~13_combout ;
wire \regval1_ID~14_combout ;
wire \Add3~33_sumout ;
wire \aluout_EX_r[3]~57_combout ;
wire \aluout_EX_r[3]~58_combout ;
wire \aluout_EX_r[3]~59_combout ;
wire \aluout_EX_r[3]~60_combout ;
wire \Add2~33_sumout ;
wire \Add1~33_sumout ;
wire \aluout_EX_r[3]~198_combout ;
wire \aluout_EX_r[3]~61_combout ;
wire \aluout_EX_r[3]~62_combout ;
wire \aluout_EX_r[3]~63_combout ;
wire \aluout_EX_r[3]~321_combout ;
wire \dmem~39_combout ;
wire \dmem~41_combout ;
wire \dmem_rtl_0_bypass[91]~feeder_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ;
wire \dmem~32_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ;
wire \rd_val_MEM_w[31]~35_combout ;
wire \rd_val_MEM_w[31]~36_combout ;
wire \Add0~142_combout ;
wire \Add0~94 ;
wire \Add0~89_sumout ;
wire \PC_FE[31]~feeder_combout ;
wire \PC_FE[31]~DUPLICATE_q ;
wire \PC_ID[31]~feeder_combout ;
wire \aluout_EX_r[31]~128_combout ;
wire \aluout_EX_r[31]~129_combout ;
wire \Add2~94 ;
wire \Add2~95 ;
wire \Add2~89_sumout ;
wire \aluout_EX_r[31]~126_combout ;
wire \ShiftLeft0~41_combout ;
wire \ShiftLeft0~42_combout ;
wire \aluout_EX_r[31]~203_combout ;
wire \Selector1~0_combout ;
wire \Add1~94 ;
wire \Add1~89_sumout ;
wire \aluout_EX_r[31]~204_combout ;
wire \aluout_EX_r[31]~205_combout ;
wire \aluout_EX_r[31]~206_combout ;
wire \aluout_EX_r[31]~127_combout ;
wire \Add3~94 ;
wire \Add3~89_sumout ;
wire \aluout_EX_r[31]~130_combout ;
wire \regs[2][31]~feeder_combout ;
wire \regs[2][31]~q ;
wire \regs[10][31]~q ;
wire \regval1_ID~32_combout ;
wire \regs[8][31]~q ;
wire \regval1_ID~30_combout ;
wire \regval1_ID~33_combout ;
wire \regs[9][31]~DUPLICATE_q ;
wire \regval1_ID~31_combout ;
wire \regval1_ID~34_combout ;
wire \LessThan6~22_combout ;
wire \LessThan6~19_combout ;
wire \LessThan6~20_combout ;
wire \LessThan6~21_combout ;
wire \LessThan6~11_combout ;
wire \LessThan6~9_combout ;
wire \LessThan6~10_combout ;
wire \Equal14~15_combout ;
wire \LessThan6~14_combout ;
wire \LessThan6~13_combout ;
wire \LessThan6~15_combout ;
wire \LessThan6~16_combout ;
wire \LessThan6~12_combout ;
wire \LessThan6~17_combout ;
wire \LessThan6~2_combout ;
wire \LessThan6~3_combout ;
wire \LessThan6~6_combout ;
wire \LessThan6~5_combout ;
wire \LessThan6~4_combout ;
wire \LessThan6~7_combout ;
wire \LessThan6~8_combout ;
wire \LessThan6~23_combout ;
wire \pctarget_EX_w~1_combout ;
wire \Add0~21_sumout ;
wire \PC_FE~1_combout ;
wire \PC_FE[8]~5_combout ;
wire \imem~3_combout ;
wire \imem~50_combout ;
wire \imem~49_combout ;
wire \imem~51_combout ;
wire \Equal19~0_combout ;
wire \aluout_EX_r[3]~14_combout ;
wire \aluout_EX_r[2]~64_combout ;
wire \Add3~37_sumout ;
wire \aluout_EX_r[2]~65_combout ;
wire \aluout_EX_r[2]~66_combout ;
wire \aluout_EX_r[2]~67_combout ;
wire \aluout_EX_r[2]~199_combout ;
wire \Add2~37_sumout ;
wire \Add1~37_sumout ;
wire \aluout_EX_r[2]~68_combout ;
wire \aluout_EX_r[2]~69_combout ;
wire \aluout_EX_r[2]~70_combout ;
wire \aluout_EX_r[2]~317_combout ;
wire \aluout_EX[2]~DUPLICATE_q ;
wire \dmem~34_combout ;
wire \aluout_EX[0]~DUPLICATE_q ;
wire \Equal23~5_combout ;
wire \aluout_EX[18]~DUPLICATE_q ;
wire \aluout_EX[19]~DUPLICATE_q ;
wire \aluout_EX[16]~DUPLICATE_q ;
wire \Equal23~0_combout ;
wire \Equal23~2_combout ;
wire \Equal23~1_combout ;
wire \Equal23~6_combout ;
wire \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ;
wire \dmem~8_q ;
wire \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \rd_val_MEM_w[7]~29_combout ;
wire \dmem_rtl_0_bypass[44]~feeder_combout ;
wire \rd_val_MEM_w[7]~30_combout ;
wire \regs[8][7]~feeder_combout ;
wire \regs[8][7]~q ;
wire \regval1_ID~90_combout ;
wire \regval1_ID~93_combout ;
wire \regval1_ID~92_combout ;
wire \regval1_ID~91_combout ;
wire \regval1_ID~94_combout ;
wire \regval1_ID[7]~DUPLICATE_q ;
wire \Add0~121_combout ;
wire \Add0~5_sumout ;
wire \PC_FE[7]~feeder_combout ;
wire \imem~91_combout ;
wire \imem~92_combout ;
wire \imem~93_combout ;
wire \immval_ID[3]~feeder_combout ;
wire \Add0~1_sumout ;
wire \PC_FE[5]~feeder_combout ;
wire \imem~25_combout ;
wire \imem~27_combout ;
wire \imem~24_combout ;
wire \imem~28_combout ;
wire \imem~29_combout ;
wire \regval1_ID~88_combout ;
wire \regval1_ID~87_combout ;
wire \regval1_ID~86_combout ;
wire \regval1_ID~85_combout ;
wire \regval1_ID~89_combout ;
wire \regval1_ID[6]~DUPLICATE_q ;
wire \Add0~126_combout ;
wire \Add0~25_sumout ;
wire \PC_FE[6]~feeder_combout ;
wire \imem~122_combout ;
wire \imem~41_combout ;
wire \imem~121_combout ;
wire \imem~40_combout ;
wire \imem~42_combout ;
wire \imem~43_combout ;
wire \pctarget_EX_w~0_combout ;
wire \Add0~129_combout ;
wire \Add0~37_sumout ;
wire \PC_FE[2]~feeder_combout ;
wire \imem~19_combout ;
wire \imem~20_combout ;
wire \imem~21_combout ;
wire \imem~22_combout ;
wire \imem~23_combout ;
wire \Equal8~0_combout ;
wire \stall_pipe~5_combout ;
wire \Equal4~0_combout ;
wire \rs~0_combout ;
wire \rs~2_combout ;
wire \Equal11~0_combout ;
wire \Equal9~0_combout ;
wire \rs~1_combout ;
wire \Equal10~0_combout ;
wire \rs~3_combout ;
wire \stall_pipe~0_combout ;
wire \stall_pipe~3_combout ;
wire \Equal7~0_combout ;
wire \Equal6~0_combout ;
wire \stall_pipe~1_combout ;
wire \stall_pipe~2_combout ;
wire \Equal5~0_combout ;
wire \stall_pipe~4_combout ;
wire \stall_pipe~6_combout ;
wire \Equal20~0_combout ;
wire \Add0~124_combout ;
wire \Add0~17_sumout ;
wire \PC_FE[9]~feeder_combout ;
wire \PC_FE[9]~DUPLICATE_q ;
wire \imem~55_combout ;
wire \imem~58_combout ;
wire \Equal0~0_combout ;
wire \Add0~33_sumout ;
wire \PC_FE[3]~feeder_combout ;
wire \imem~52_combout ;
wire \imem~53_combout ;
wire \imem~54_combout ;
wire \is_br_ID_w~0_combout ;
wire \Add0~113_sumout ;
wire \PC_FE[13]~feeder_combout ;
wire \imem~2_combout ;
wire \imem~16_combout ;
wire \imem~14_combout ;
wire \imem~15_combout ;
wire \imem~17_combout ;
wire \imem~18_combout ;
wire \inst_FE[3]~DUPLICATE_q ;
wire \regval2_ID~2_combout ;
wire \regval2_ID~0_combout ;
wire \regval2_ID~3_combout ;
wire \regval2_ID~1_combout ;
wire \regval2_ID~4_combout ;
wire \regval2_EX[3]~feeder_combout ;
wire \HEX_out[3]~0_combout ;
wire \Equal23~3_combout ;
wire \Equal23~4_combout ;
wire \dmem~35_combout ;
wire \always9~1_combout ;
wire \HEX_out[2]~1_combout ;
wire \HEX_out[0]~2_combout ;
wire \ss0|OUT~0_combout ;
wire \ss0|OUT~1_combout ;
wire \ss0|OUT~2_combout ;
wire \ss0|OUT~3_combout ;
wire \ss0|OUT~4_combout ;
wire \ss0|OUT~5_combout ;
wire \ss0|OUT~6_combout ;
wire \HEX_out[7]~3_combout ;
wire \HEX_out[5]~4_combout ;
wire \ss1|OUT~0_combout ;
wire \ss1|OUT~1_combout ;
wire \ss1|OUT~2_combout ;
wire \ss1|OUT~3_combout ;
wire \ss1|OUT~4_combout ;
wire \ss1|OUT~5_combout ;
wire \ss1|OUT~6_combout ;
wire \HEX_out[10]~5_combout ;
wire \HEX_out[11]~6_combout ;
wire \HEX_out[9]~7_combout ;
wire \HEX_out[9]~DUPLICATE_q ;
wire \ss2|OUT~0_combout ;
wire \ss2|OUT~1_combout ;
wire \ss2|OUT~2_combout ;
wire \ss2|OUT~3_combout ;
wire \ss2|OUT~4_combout ;
wire \ss2|OUT~5_combout ;
wire \ss2|OUT~6_combout ;
wire \HEX_out[14]~9_combout ;
wire \HEX_out[14]~DUPLICATE_q ;
wire \HEX_out[15]~8_combout ;
wire \HEX_out[12]~10_combout ;
wire \ss3|OUT~0_combout ;
wire \ss3|OUT~1_combout ;
wire \ss3|OUT~2_combout ;
wire \ss3|OUT~3_combout ;
wire \ss3|OUT~4_combout ;
wire \ss3|OUT~5_combout ;
wire \ss3|OUT~6_combout ;
wire \HEX_out[19]~12_combout ;
wire \HEX_out[17]~13_combout ;
wire \HEX_out[18]~11_combout ;
wire \ss4|OUT~0_combout ;
wire \ss4|OUT~1_combout ;
wire \ss4|OUT~2_combout ;
wire \ss4|OUT~3_combout ;
wire \ss4|OUT~4_combout ;
wire \ss4|OUT~5_combout ;
wire \ss4|OUT~6_combout ;
wire \HEX_out[21]~15_combout ;
wire \HEX_out[20]~17_combout ;
wire \HEX_out[22]~16_combout ;
wire \HEX_out[23]~14_combout ;
wire \ss5|OUT~0_combout ;
wire \ss5|OUT~1_combout ;
wire \ss5|OUT~2_combout ;
wire \ss5|OUT~3_combout ;
wire \ss5|OUT~4_combout ;
wire \ss5|OUT~5_combout ;
wire \ss5|OUT~6_combout ;
wire \always10~0_combout ;
wire \always10~1_combout ;
wire [31:0] aluout_EX;
wire [31:0] inst_FE;
wire [31:0] regval2_ID;
wire [4:0] ctrlsig_ID;
wire [31:0] regval1_ID;
wire [31:0] PC_FE;
wire [5:0] op1_ID;
wire [7:0] op2_ID;
wire [31:0] PC_ID;
wire [31:0] regval_MEM;
wire [23:0] HEX_out;
wire [9:0] LEDR_out;
wire [31:0] regval2_EX;
wire [2:0] ctrlsig_EX;
wire [31:0] immval_ID;
wire [3:0] wregno_MEM;
wire [3:0] wregno_EX;
wire [3:0] wregno_ID;
wire [0:0] \dmem_rtl_0|auto_generated|address_reg_b ;
wire [0:92] dmem_rtl_0_bypass;
wire [1:0] \dmem_rtl_0|auto_generated|decode2|eq_node ;
wire [0:0] \myClock|clockspeedup_inst|altera_pll_i|fboutclk_wire ;
wire [0:0] \myClock|clockspeedup_inst|altera_pll_i|locked_wire ;
wire [0:0] \myClock|clockspeedup_inst|altera_pll_i|outclk_wire ;

wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [7:0] \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a36~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a4~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a54~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a22~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a57~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a52~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a20~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a51~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a19~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a16~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a47~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a15~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a45~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a13~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a42~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a32~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  = \dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0  = \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [0];

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\ss0|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss1|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss1|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\ss1|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss1|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss1|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss1|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss1|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss2|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss2|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\ss2|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss2|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss2|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss2|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss2|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss3|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss3|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\ss3|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss3|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss3|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss3|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss3|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\ss4|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\ss4|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(!\ss4|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\ss4|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\ss4|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\ss4|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\ss4|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\ss5|OUT~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\ss5|OUT~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\ss5|OUT~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\ss5|OUT~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\ss5|OUT~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\ss5|OUT~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\ss5|OUT~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(LEDR_out[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(LEDR_out[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(LEDR_out[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(LEDR_out[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(LEDR_out[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(LEDR_out[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(LEDR_out[6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(LEDR_out[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(LEDR_out[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(LEDR_out[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: IOIBUF_X54_Y16_N55
cyclonev_io_ibuf \RESET_N~input (
	.i(RESET_N),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\RESET_N~input_o ));
// synopsys translate_off
defparam \RESET_N~input .bus_hold = "false";
defparam \RESET_N~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\myClock|clockspeedup_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(!\RESET_N~input_o ),
	.pfden(gnd),
	.refclkin(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\myClock|clockspeedup_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "none";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "350.0 mhz";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "m_cnt";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 7;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 7;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y0_N1
cyclonev_pll_output_counter \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTEN0 ),
	.tclk0(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 3;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 2;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "70.0 mhz";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \myClock|clockspeedup_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 0;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X16_Y9_N35
dffeas \PC_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[2] .is_wysiwyg = "true";
defparam \PC_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N50
dffeas \op1_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[5] .is_wysiwyg = "true";
defparam \op1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N2
dffeas \PC_ID[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7] .is_wysiwyg = "true";
defparam \PC_ID[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N3
cyclonev_lcell_comb \mispred_EX_w~0 (
// Equation(s):
// \mispred_EX_w~0_combout  = (ctrlsig_ID[3]) # (ctrlsig_ID[4])

	.dataa(!ctrlsig_ID[4]),
	.datab(gnd),
	.datac(!ctrlsig_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mispred_EX_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mispred_EX_w~0 .extended_lut = "off";
defparam \mispred_EX_w~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \mispred_EX_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N15
cyclonev_lcell_comb \inst_FE[8]~0 (
// Equation(s):
// \inst_FE[8]~0_combout  = ( \Equal0~0_combout  ) # ( !\Equal0~0_combout  & ( (\mispred_EX_w~0_combout ) # (\is_br_ID_w~0_combout ) ) )

	.dataa(!\is_br_ID_w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mispred_EX_w~0_combout ),
	.datae(gnd),
	.dataf(!\Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE[8]~0 .extended_lut = "off";
defparam \inst_FE[8]~0 .lut_mask = 64'h55FF55FFFFFFFFFF;
defparam \inst_FE[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N15
cyclonev_lcell_comb \inst_FE[8]~1 (
// Equation(s):
// \inst_FE[8]~1_combout  = ( \stall_pipe~6_combout  & ( \mispred_EX_w~0_combout  ) ) # ( !\stall_pipe~6_combout  )

	.dataa(!\mispred_EX_w~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stall_pipe~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\inst_FE[8]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \inst_FE[8]~1 .extended_lut = "off";
defparam \inst_FE[8]~1 .lut_mask = 64'hFFFFFFFF55555555;
defparam \inst_FE[8]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N23
dffeas \inst_FE[6]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[6]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N0
cyclonev_lcell_comb \PC_FE[8]~_wirecell (
// Equation(s):
// \PC_FE[8]~_wirecell_combout  = !PC_FE[8]

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~_wirecell .extended_lut = "off";
defparam \PC_FE[8]~_wirecell .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \PC_FE[8]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N2
dffeas \PC_ID[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8] .is_wysiwyg = "true";
defparam \PC_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[92]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[92]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[92]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[92]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N56
dffeas \dmem_rtl_0_bypass[92] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[92]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[92]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[92] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[92] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N40
dffeas \dmem_rtl_0_bypass[35] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[35]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[35] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[35] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N12
cyclonev_lcell_comb \imem~8 (
// Equation(s):
// \imem~8_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] $ (PC_FE[4])) # (PC_FE[3]))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] $ (PC_FE[4])) # (PC_FE[5]))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & 
// ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] $ (!PC_FE[4])) # (PC_FE[3]))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[3] & (PC_FE[5] & (!PC_FE[4] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~8 .extended_lut = "off";
defparam \imem~8 .lut_mask = 64'h20007D00B700D700;
defparam \imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N0
cyclonev_lcell_comb \imem~5 (
// Equation(s):
// \imem~5_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & ((PC_FE[4]))) # (PC_FE[3] & ((!PC_FE[5]) # (!PC_FE[4]))))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] $ (!PC_FE[4])) # (PC_FE[5]))) ) ) 
// ) # ( PC_FE[6] & ( !PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & (((PC_FE[5] & !PC_FE[4])) # (PC_FE[3]))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & (((PC_FE[5] & !PC_FE[4])) # (PC_FE[3]))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~5 .extended_lut = "off";
defparam \imem~5 .lut_mask = 64'h00750075007B005E;
defparam \imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N36
cyclonev_lcell_comb \imem~6 (
// Equation(s):
// \imem~6_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[4] & (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3]) # (!PC_FE[5])))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[4] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[3] $ (PC_FE[5])))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & 
// ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] & ((PC_FE[4]))) # (PC_FE[5] & (!PC_FE[3] & !PC_FE[4])))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[3] & (PC_FE[4] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~6 .extended_lut = "off";
defparam \imem~6 .lut_mask = 64'h0A002C009000E000;
defparam \imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N39
cyclonev_lcell_comb \imem~7 (
// Equation(s):
// \imem~7_combout  = ( \PC_FE[9]~DUPLICATE_q  & ( (!PC_FE[6] & (!PC_FE[5] & (!PC_FE[4] & !PC_FE[3]))) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~7 .extended_lut = "off";
defparam \imem~7 .lut_mask = 64'h0000000080008000;
defparam \imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N6
cyclonev_lcell_comb \imem~9 (
// Equation(s):
// \imem~9_combout  = ( \imem~6_combout  & ( \imem~7_combout  & ( (!PC_FE[7] & (((!PC_FE[8]) # (\imem~5_combout )))) # (PC_FE[7] & (((PC_FE[8])) # (\imem~8_combout ))) ) ) ) # ( !\imem~6_combout  & ( \imem~7_combout  & ( (!PC_FE[7] & (((PC_FE[8] & 
// \imem~5_combout )))) # (PC_FE[7] & (((PC_FE[8])) # (\imem~8_combout ))) ) ) ) # ( \imem~6_combout  & ( !\imem~7_combout  & ( (!PC_FE[7] & (((!PC_FE[8]) # (\imem~5_combout )))) # (PC_FE[7] & (\imem~8_combout  & (!PC_FE[8]))) ) ) ) # ( !\imem~6_combout  & ( 
// !\imem~7_combout  & ( (!PC_FE[7] & (((PC_FE[8] & \imem~5_combout )))) # (PC_FE[7] & (\imem~8_combout  & (!PC_FE[8]))) ) ) )

	.dataa(!PC_FE[7]),
	.datab(!\imem~8_combout ),
	.datac(!PC_FE[8]),
	.datad(!\imem~5_combout ),
	.datae(!\imem~6_combout ),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~9 .extended_lut = "off";
defparam \imem~9 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N30
cyclonev_lcell_comb \imem~10 (
// Equation(s):
// \imem~10_combout  = ( \imem~9_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~10 .extended_lut = "off";
defparam \imem~10 .lut_mask = 64'h0000000033333333;
defparam \imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N32
dffeas \inst_FE[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~10_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[1]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[1] .is_wysiwyg = "true";
defparam \inst_FE[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N42
cyclonev_lcell_comb \imem~30 (
// Equation(s):
// \imem~30_combout  = ( !PC_FE[6] & ( !PC_FE[5] & ( (PC_FE[2] & ((!PC_FE[8] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q )) # (PC_FE[8] & (!PC_FE[3] & \PC_FE[9]~DUPLICATE_q )))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~30 .extended_lut = "off";
defparam \imem~30 .lut_mask = 64'h0210000000000000;
defparam \imem~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N6
cyclonev_lcell_comb \imem~123 (
// Equation(s):
// \imem~123_combout  = ( PC_FE[2] & ( PC_FE[6] & ( (!PC_FE[8] & (PC_FE[3] & (!PC_FE[5] & !\PC_FE[9]~DUPLICATE_q ))) # (PC_FE[8] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[3] $ (!PC_FE[5])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[6] & ( (!PC_FE[3] & ((!PC_FE[8] & 
// (!PC_FE[5] & !\PC_FE[9]~DUPLICATE_q )) # (PC_FE[8] & ((\PC_FE[9]~DUPLICATE_q ))))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[6] & ( (PC_FE[8] & (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3]) # (PC_FE[5])))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~123 .extended_lut = "off";
defparam \imem~123 .lut_mask = 64'h0045804400002014;
defparam \imem~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N12
cyclonev_lcell_comb \imem~124 (
// Equation(s):
// \imem~124_combout  = ( PC_FE[2] & ( PC_FE[6] & ( (PC_FE[8] & (\PC_FE[9]~DUPLICATE_q  & ((PC_FE[5]) # (PC_FE[3])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[6] & ( (!PC_FE[8] & (PC_FE[3] & (!PC_FE[5] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( PC_FE[2] & ( !PC_FE[6] & ( 
// (PC_FE[8] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[3] $ (!PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[6] & ( (PC_FE[8] & (PC_FE[3] & (PC_FE[5] & \PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~124 .extended_lut = "off";
defparam \imem~124 .lut_mask = 64'h0001001420000015;
defparam \imem~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N48
cyclonev_lcell_comb \imem~31 (
// Equation(s):
// \imem~31_combout  = ( PC_FE[6] & ( PC_FE[5] & ( (!PC_FE[8] & (!PC_FE[2] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[6] & ( PC_FE[5] & ( (!PC_FE[8] & (!PC_FE[2] & (!PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( PC_FE[6] & ( !PC_FE[5] & ( 
// (!PC_FE[8] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[2] $ (PC_FE[3])))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[5] & ( (!PC_FE[8] & (!PC_FE[3] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~31 .extended_lut = "off";
defparam \imem~31 .lut_mask = 64'hA000820080000800;
defparam \imem~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N24
cyclonev_lcell_comb \imem~32 (
// Equation(s):
// \imem~32_combout  = ( PC_FE[7] & ( \imem~31_combout  & ( (\imem~30_combout ) # (PC_FE[4]) ) ) ) # ( !PC_FE[7] & ( \imem~31_combout  & ( (!PC_FE[4] & ((\imem~124_combout ))) # (PC_FE[4] & (\imem~123_combout )) ) ) ) # ( PC_FE[7] & ( !\imem~31_combout  & ( 
// (!PC_FE[4] & \imem~30_combout ) ) ) ) # ( !PC_FE[7] & ( !\imem~31_combout  & ( (!PC_FE[4] & ((\imem~124_combout ))) # (PC_FE[4] & (\imem~123_combout )) ) ) )

	.dataa(!PC_FE[4]),
	.datab(!\imem~30_combout ),
	.datac(!\imem~123_combout ),
	.datad(!\imem~124_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~32 .extended_lut = "off";
defparam \imem~32 .lut_mask = 64'h05AF222205AF7777;
defparam \imem~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N24
cyclonev_lcell_comb \imem~33 (
// Equation(s):
// \imem~33_combout  = ( \imem~32_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~33 .extended_lut = "off";
defparam \imem~33 .lut_mask = 64'h0000000033333333;
defparam \imem~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N25
dffeas \inst_FE[5]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~33_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[5]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[40]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[40]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[40]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N17
dffeas \dmem_rtl_0_bypass[40] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[40]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[40]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[40] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[40] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N30
cyclonev_lcell_comb \imem~13 (
// Equation(s):
// \imem~13_combout  = ( PC_FE[2] & ( PC_FE[4] & ( !PC_FE[6] $ (PC_FE[5]) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (PC_FE[3] & ((!PC_FE[6]) # (PC_FE[5]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[5] & (!PC_FE[6] $ (!PC_FE[3]))) ) ) ) # ( !PC_FE[2] & ( 
// !PC_FE[4] & ( !PC_FE[5] $ (((!PC_FE[6] & !PC_FE[3]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(gnd),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~13 .extended_lut = "off";
defparam \imem~13 .lut_mask = 64'h787860602323A5A5;
defparam \imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N45
cyclonev_lcell_comb \imem~12 (
// Equation(s):
// \imem~12_combout  = ( PC_FE[6] & ( (!PC_FE[5] & ((!PC_FE[2] & (!PC_FE[3] & PC_FE[4])) # (PC_FE[2] & (PC_FE[3] & !PC_FE[4])))) # (PC_FE[5] & ((!PC_FE[3] $ (PC_FE[4])))) ) ) # ( !PC_FE[6] & ( (!PC_FE[3] & ((!PC_FE[2] & ((PC_FE[4]))) # (PC_FE[2] & 
// (!PC_FE[5])))) # (PC_FE[3] & (!PC_FE[4] & ((PC_FE[5]) # (PC_FE[2])))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[3]),
	.datad(!PC_FE[4]),
	.datae(gnd),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~12 .extended_lut = "off";
defparam \imem~12 .lut_mask = 64'h47E047E034833483;
defparam \imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N30
cyclonev_lcell_comb \PC_ID[9]~feeder (
// Equation(s):
// \PC_ID[9]~feeder_combout  = ( \PC_FE[9]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_ID[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_ID[9]~feeder .extended_lut = "off";
defparam \PC_ID[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_ID[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N31
dffeas \PC_ID[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_ID[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9] .is_wysiwyg = "true";
defparam \PC_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N3
cyclonev_lcell_comb \PC_FE[15]~0 (
// Equation(s):
// \PC_FE[15]~0_combout  = ( \pctarget_EX_w~1_combout  & ( (!ctrlsig_ID[3] & ((\stall_pipe~6_combout ) # (ctrlsig_ID[4]))) ) ) # ( !\pctarget_EX_w~1_combout  & ( (!ctrlsig_ID[3] & (!ctrlsig_ID[4] & \stall_pipe~6_combout )) ) )

	.dataa(!ctrlsig_ID[3]),
	.datab(!ctrlsig_ID[4]),
	.datac(!\stall_pipe~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pctarget_EX_w~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[15]~0 .extended_lut = "off";
defparam \PC_FE[15]~0 .lut_mask = 64'h080808082A2A2A2A;
defparam \PC_FE[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N43
dffeas \PC_FE[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[9]~feeder_combout ),
	.asdata(PC_ID[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9] .is_wysiwyg = "true";
defparam \PC_FE[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N30
cyclonev_lcell_comb \imem~11 (
// Equation(s):
// \imem~11_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (PC_FE[5] & (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3]) # (PC_FE[4])))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[3] $ (!PC_FE[5] $ (!PC_FE[4])))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & ( 
// (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & ((!PC_FE[5]) # (PC_FE[4]))) # (PC_FE[3] & (!PC_FE[5] & PC_FE[4])))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & (!PC_FE[5] $ (PC_FE[4]))) # (PC_FE[3] & (PC_FE[5] & !PC_FE[4])))) ) ) 
// )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~11 .extended_lut = "off";
defparam \imem~11 .lut_mask = 64'h0092008E00960023;
defparam \imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N36
cyclonev_lcell_comb \imem~125 (
// Equation(s):
// \imem~125_combout  = ( !PC_FE[7] & ( (\imem~2_combout  & ((!PC_FE[8] & (((\imem~12_combout  & !PC_FE[9])))) # (PC_FE[8] & (\imem~11_combout )))) ) ) # ( PC_FE[7] & ( (!PC_FE[8] & (\imem~2_combout  & (\imem~13_combout  & ((!PC_FE[9]))))) ) )

	.dataa(!PC_FE[8]),
	.datab(!\imem~2_combout ),
	.datac(!\imem~13_combout ),
	.datad(!\imem~12_combout ),
	.datae(!PC_FE[7]),
	.dataf(!PC_FE[9]),
	.datag(!\imem~11_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~125 .extended_lut = "on";
defparam \imem~125 .lut_mask = 64'h0123020201010000;
defparam \imem~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N37
dffeas \inst_FE[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~125_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[2] .is_wysiwyg = "true";
defparam \inst_FE[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \regs[2][5]~feeder (
// Equation(s):
// \regs[2][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][5]~feeder .extended_lut = "off";
defparam \regs[2][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N48
cyclonev_lcell_comb \imem~45 (
// Equation(s):
// \imem~45_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (PC_FE[5] & (!\PC_FE[9]~DUPLICATE_q  & ((PC_FE[3]) # (PC_FE[6])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (PC_FE[5])) # (PC_FE[6] & ((!PC_FE[3]))))) ) ) ) # ( PC_FE[2] 
// & ( !PC_FE[4] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (PC_FE[5] & PC_FE[3])) # (PC_FE[6] & ((PC_FE[3]) # (PC_FE[5]))))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] & (!PC_FE[6] & PC_FE[3])) # (PC_FE[5] & 
// ((!PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~45 .extended_lut = "off";
defparam \imem~45 .lut_mask = 64'h3800170072001300;
defparam \imem~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N24
cyclonev_lcell_comb \imem~46 (
// Equation(s):
// \imem~46_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & ((PC_FE[5]) # (PC_FE[6])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5]) # (PC_FE[6])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & 
// ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (PC_FE[5] & !PC_FE[3])) # (PC_FE[6] & (!PC_FE[5] & PC_FE[3])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (PC_FE[5] & !PC_FE[3])) # (PC_FE[6] & (!PC_FE[5])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~46 .extended_lut = "off";
defparam \imem~46 .lut_mask = 64'h640024000D000700;
defparam \imem~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N12
cyclonev_lcell_comb \imem~44 (
// Equation(s):
// \imem~44_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[5] $ (((!PC_FE[6] & PC_FE[3]))))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((!PC_FE[5]) # (!PC_FE[3]))) # (PC_FE[6] & (PC_FE[5])))) ) ) ) 
// # ( PC_FE[2] & ( !PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((!PC_FE[3]) # (PC_FE[5]))) # (PC_FE[6] & ((PC_FE[3]))))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (!PC_FE[5] & PC_FE[3])) # (PC_FE[6] & 
// ((!PC_FE[5]) # (PC_FE[3]))))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~44 .extended_lut = "off";
defparam \imem~44 .lut_mask = 64'h004D00A700B900C6;
defparam \imem~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N6
cyclonev_lcell_comb \imem~47 (
// Equation(s):
// \imem~47_combout  = ( PC_FE[7] & ( \imem~7_combout  & ( (\imem~46_combout ) # (PC_FE[8]) ) ) ) # ( !PC_FE[7] & ( \imem~7_combout  & ( (!PC_FE[8] & (\imem~45_combout )) # (PC_FE[8] & ((\imem~44_combout ))) ) ) ) # ( PC_FE[7] & ( !\imem~7_combout  & ( 
// (!PC_FE[8] & \imem~46_combout ) ) ) ) # ( !PC_FE[7] & ( !\imem~7_combout  & ( (!PC_FE[8] & (\imem~45_combout )) # (PC_FE[8] & ((\imem~44_combout ))) ) ) )

	.dataa(!\imem~45_combout ),
	.datab(!PC_FE[8]),
	.datac(!\imem~46_combout ),
	.datad(!\imem~44_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~47 .extended_lut = "off";
defparam \imem~47 .lut_mask = 64'h44770C0C44773F3F;
defparam \imem~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N39
cyclonev_lcell_comb \imem~48 (
// Equation(s):
// \imem~48_combout  = ( \imem~47_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~48 .extended_lut = "off";
defparam \imem~48 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N40
dffeas \inst_FE[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~48_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[29]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[29] .is_wysiwyg = "true";
defparam \inst_FE[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N48
cyclonev_lcell_comb \imem~60 (
// Equation(s):
// \imem~60_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[6] & ((!PC_FE[3] & (!PC_FE[5] & PC_FE[7])) # (PC_FE[3] & (PC_FE[5] & !PC_FE[7])))) # (PC_FE[6] & (((PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[7] & (!PC_FE[6] $ (!PC_FE[3] $ 
// (!PC_FE[5])))) # (PC_FE[7] & (PC_FE[3] & ((!PC_FE[6]) # (!PC_FE[5])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[3] & (!PC_FE[5] $ (((PC_FE[6] & PC_FE[7]))))) # (PC_FE[3] & (PC_FE[5] & ((!PC_FE[6]) # (!PC_FE[7])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( 
// (!PC_FE[6] & ((!PC_FE[3] & (PC_FE[5])) # (PC_FE[3] & (!PC_FE[5] & !PC_FE[7])))) # (PC_FE[6] & (((!PC_FE[5] & PC_FE[7])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~60 .extended_lut = "off";
defparam \imem~60 .lut_mask = 64'h2858C38696320785;
defparam \imem~60 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N18
cyclonev_lcell_comb \imem~59 (
// Equation(s):
// \imem~59_combout  = ( PC_FE[6] & ( PC_FE[4] & ( (!PC_FE[3] & (PC_FE[5] & !PC_FE[2])) ) ) ) # ( !PC_FE[6] & ( PC_FE[4] & ( (!PC_FE[3] & ((!PC_FE[2]))) # (PC_FE[3] & (!PC_FE[5] & PC_FE[2])) ) ) ) # ( PC_FE[6] & ( !PC_FE[4] & ( ((!PC_FE[3] & !PC_FE[2])) # 
// (PC_FE[5]) ) ) ) # ( !PC_FE[6] & ( !PC_FE[4] & ( (!PC_FE[3] & (!PC_FE[5] & PC_FE[2])) # (PC_FE[3] & (PC_FE[5])) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(gnd),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~59 .extended_lut = "off";
defparam \imem~59 .lut_mask = 64'h1199BB33AA442200;
defparam \imem~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N24
cyclonev_lcell_comb \imem~61 (
// Equation(s):
// \imem~61_combout  = ( \imem~59_combout  & ( PC_FE[7] & ( (\imem~60_combout  & (\imem~3_combout  & !\PC_FE[9]~DUPLICATE_q )) ) ) ) # ( !\imem~59_combout  & ( PC_FE[7] & ( (\imem~60_combout  & (\imem~3_combout  & !\PC_FE[9]~DUPLICATE_q )) ) ) ) # ( 
// \imem~59_combout  & ( !PC_FE[7] & ( (\imem~3_combout  & ((\PC_FE[9]~DUPLICATE_q ) # (\imem~60_combout ))) ) ) ) # ( !\imem~59_combout  & ( !PC_FE[7] & ( (\imem~60_combout  & (\imem~3_combout  & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!\imem~60_combout ),
	.datab(!\imem~3_combout ),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\imem~59_combout ),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~61 .extended_lut = "off";
defparam \imem~61 .lut_mask = 64'h1010131310101010;
defparam \imem~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N25
dffeas \inst_FE[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~61_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[27]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[27] .is_wysiwyg = "true";
defparam \inst_FE[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N24
cyclonev_lcell_comb \Equal12~0 (
// Equation(s):
// \Equal12~0_combout  = ( !inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28] & (!inst_FE[26] & (!inst_FE[29] & !inst_FE[27]))) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal12~0 .extended_lut = "off";
defparam \Equal12~0 .lut_mask = 64'h8000000000000000;
defparam \Equal12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N14
dffeas \inst_FE[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~18_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[3] .is_wysiwyg = "true";
defparam \inst_FE[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N48
cyclonev_lcell_comb \wregno_ID_w~0 (
// Equation(s):
// \wregno_ID_w~0_combout  = ( inst_FE[30] & ( inst_FE[31] ) ) # ( !inst_FE[30] & ( inst_FE[31] ) ) # ( inst_FE[30] & ( !inst_FE[31] & ( (((!inst_FE[29]) # (!inst_FE[27])) # (inst_FE[26])) # (inst_FE[28]) ) ) ) # ( !inst_FE[30] & ( !inst_FE[31] & ( 
// (!inst_FE[29]) # (inst_FE[28]) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID_w~0 .extended_lut = "off";
defparam \wregno_ID_w~0 .lut_mask = 64'hF5F5FFF7FFFFFFFF;
defparam \wregno_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N21
cyclonev_lcell_comb \wregno_ID~0 (
// Equation(s):
// \wregno_ID~0_combout  = ( \wregno_ID_w~0_combout  & ( !\stall_pipe~6_combout  & ( (!\Equal12~0_combout  & (inst_FE[3])) # (\Equal12~0_combout  & ((inst_FE[11]))) ) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(gnd),
	.datac(!inst_FE[3]),
	.datad(!inst_FE[11]),
	.datae(!\wregno_ID_w~0_combout ),
	.dataf(!\stall_pipe~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~0 .extended_lut = "off";
defparam \wregno_ID~0 .lut_mask = 64'h00000A5F00000000;
defparam \wregno_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N22
dffeas \wregno_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~0_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[3] .is_wysiwyg = "true";
defparam \wregno_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N38
dffeas \wregno_EX[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[3] .is_wysiwyg = "true";
defparam \wregno_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N2
dffeas \wregno_MEM[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[3] .is_wysiwyg = "true";
defparam \wregno_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N54
cyclonev_lcell_comb \ctrlsig_ID[0]~feeder (
// Equation(s):
// \ctrlsig_ID[0]~feeder_combout  = ( \wregno_ID_w~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wregno_ID_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlsig_ID[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlsig_ID[0]~feeder .extended_lut = "off";
defparam \ctrlsig_ID[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \ctrlsig_ID[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N55
dffeas \ctrlsig_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\ctrlsig_ID[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[0] .is_wysiwyg = "true";
defparam \ctrlsig_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y12_N16
dffeas \ctrlsig_EX[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[0] .is_wysiwyg = "true";
defparam \ctrlsig_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N32
dffeas ctrlsig_MEM(
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_EX[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_MEM~q ),
	.prn(vcc));
// synopsys translate_off
defparam ctrlsig_MEM.is_wysiwyg = "true";
defparam ctrlsig_MEM.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N3
cyclonev_lcell_comb \imem~98 (
// Equation(s):
// \imem~98_combout  = ( PC_FE[4] & ( (!PC_FE[3] & (!PC_FE[5] & (!PC_FE[2] $ (PC_FE[6])))) # (PC_FE[3] & (PC_FE[6] & (!PC_FE[2] $ (!PC_FE[5])))) ) ) # ( !PC_FE[4] & ( (!PC_FE[2] & ((!PC_FE[6] & ((!PC_FE[5]))) # (PC_FE[6] & (PC_FE[3])))) # (PC_FE[2] & 
// (!PC_FE[6] & ((PC_FE[5]) # (PC_FE[3])))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[3]),
	.datad(!PC_FE[5]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~98 .extended_lut = "off";
defparam \imem~98 .lut_mask = 64'h8E468E4691029102;
defparam \imem~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N0
cyclonev_lcell_comb \imem~99 (
// Equation(s):
// \imem~99_combout  = ( PC_FE[4] & ( (!PC_FE[5] & (PC_FE[2] & ((!PC_FE[6]) # (PC_FE[3])))) # (PC_FE[5] & (!PC_FE[3] $ (((!PC_FE[2] & PC_FE[6]))))) ) ) # ( !PC_FE[4] & ( (!PC_FE[2] & (PC_FE[6] & ((PC_FE[3]) # (PC_FE[5])))) # (PC_FE[2] & (((PC_FE[5] & 
// !PC_FE[3])))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[6]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~99 .extended_lut = "off";
defparam \imem~99 .lut_mask = 64'h072207224D524D52;
defparam \imem~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N42
cyclonev_lcell_comb \imem~100 (
// Equation(s):
// \imem~100_combout  = ( !PC_FE[5] & ( PC_FE[6] & ( (PC_FE[4] & !PC_FE[2]) ) ) ) # ( PC_FE[5] & ( !PC_FE[6] & ( (!PC_FE[3] & (PC_FE[4] & !PC_FE[2])) ) ) ) # ( !PC_FE[5] & ( !PC_FE[6] & ( (!PC_FE[3] & (PC_FE[4] & !PC_FE[2])) # (PC_FE[3] & ((PC_FE[2]))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(gnd),
	.datae(!PC_FE[5]),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~100 .extended_lut = "off";
defparam \imem~100 .lut_mask = 64'h2525202030300000;
defparam \imem~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N54
cyclonev_lcell_comb \imem~101 (
// Equation(s):
// \imem~101_combout  = ( \imem~100_combout  & ( PC_FE[8] & ( (\imem~98_combout  & (!PC_FE[7] & \PC_FE[9]~DUPLICATE_q )) ) ) ) # ( !\imem~100_combout  & ( PC_FE[8] & ( (\imem~98_combout  & (!PC_FE[7] & \PC_FE[9]~DUPLICATE_q )) ) ) ) # ( \imem~100_combout  & 
// ( !PC_FE[8] & ( (!\PC_FE[9]~DUPLICATE_q  & ((PC_FE[7]) # (\imem~99_combout ))) ) ) ) # ( !\imem~100_combout  & ( !PC_FE[8] & ( (\imem~99_combout  & (!PC_FE[7] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!\imem~98_combout ),
	.datab(!\imem~99_combout ),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!\imem~100_combout ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~101 .extended_lut = "off";
defparam \imem~101 .lut_mask = 64'h30003F0000500050;
defparam \imem~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N33
cyclonev_lcell_comb \imem~102 (
// Equation(s):
// \imem~102_combout  = (\imem~2_combout  & \imem~101_combout )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(!\imem~101_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~102 .extended_lut = "off";
defparam \imem~102 .lut_mask = 64'h0033003300330033;
defparam \imem~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N35
dffeas \inst_FE[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~102_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[9]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[9] .is_wysiwyg = "true";
defparam \inst_FE[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N33
cyclonev_lcell_comb \wregno_ID~2 (
// Equation(s):
// \wregno_ID~2_combout  = ( inst_FE[9] & ( (!\stall_pipe~6_combout  & (\wregno_ID_w~0_combout  & ((inst_FE[1]) # (\Equal12~0_combout )))) ) ) # ( !inst_FE[9] & ( (!\Equal12~0_combout  & (inst_FE[1] & (!\stall_pipe~6_combout  & \wregno_ID_w~0_combout ))) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(!inst_FE[1]),
	.datac(!\stall_pipe~6_combout ),
	.datad(!\wregno_ID_w~0_combout ),
	.datae(gnd),
	.dataf(!inst_FE[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~2 .extended_lut = "off";
defparam \wregno_ID~2 .lut_mask = 64'h0020002000700070;
defparam \wregno_ID~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N34
dffeas \wregno_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~2_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[1] .is_wysiwyg = "true";
defparam \wregno_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N26
dffeas \wregno_EX[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[1] .is_wysiwyg = "true";
defparam \wregno_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N14
dffeas \wregno_MEM[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[1] .is_wysiwyg = "true";
defparam \wregno_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N18
cyclonev_lcell_comb \imem~95 (
// Equation(s):
// \imem~95_combout  = ( PC_FE[4] & ( PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[3] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( PC_FE[5] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((PC_FE[2]) # (PC_FE[3]))) # (PC_FE[6] & ((!PC_FE[2]))))) ) ) ) 
// # ( PC_FE[4] & ( !PC_FE[5] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (!PC_FE[3])) # (PC_FE[6] & (PC_FE[3] & !PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( (PC_FE[6] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~95 .extended_lut = "off";
defparam \imem~95 .lut_mask = 64'h050098007A000800;
defparam \imem~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N24
cyclonev_lcell_comb \imem~96 (
// Equation(s):
// \imem~96_combout  = ( PC_FE[4] & ( PC_FE[5] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (PC_FE[3] & PC_FE[2])) # (PC_FE[6] & ((!PC_FE[2]))))) ) ) ) # ( !PC_FE[4] & ( PC_FE[5] & ( (PC_FE[2] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] $ (!PC_FE[3])))) ) ) ) # 
// ( PC_FE[4] & ( !PC_FE[5] & ( (PC_FE[6] & (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3]) # (!PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[3] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~96 .extended_lut = "off";
defparam \imem~96 .lut_mask = 64'h0800540006005200;
defparam \imem~96 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N12
cyclonev_lcell_comb \imem~94 (
// Equation(s):
// \imem~94_combout  = ( PC_FE[4] & ( PC_FE[5] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & ((PC_FE[2]))) # (PC_FE[3] & ((!PC_FE[2]) # (PC_FE[6]))))) ) ) ) # ( !PC_FE[4] & ( PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[3] & \PC_FE[9]~DUPLICATE_q )) ) ) ) # ( PC_FE[4] & 
// ( !PC_FE[5] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((!PC_FE[2]))) # (PC_FE[6] & (PC_FE[3])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((!PC_FE[2]) # (PC_FE[3]))) # (PC_FE[6] & (!PC_FE[3] $ (!PC_FE[2]))))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~94 .extended_lut = "off";
defparam \imem~94 .lut_mask = 64'h00B600B10088003D;
defparam \imem~94 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N30
cyclonev_lcell_comb \imem~109 (
// Equation(s):
// \imem~109_combout  = ( !PC_FE[7] & ( (!PC_FE[8] & ((((\imem~95_combout ))))) # (PC_FE[8] & (((\imem~94_combout )))) ) ) # ( PC_FE[7] & ( (!PC_FE[8] & ((((\imem~96_combout ))))) # (PC_FE[8] & (\imem~7_combout  & (!PC_FE[2]))) ) )

	.dataa(!PC_FE[8]),
	.datab(!\imem~7_combout ),
	.datac(!PC_FE[2]),
	.datad(!\imem~95_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~96_combout ),
	.datag(!\imem~94_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~109 .extended_lut = "on";
defparam \imem~109 .lut_mask = 64'h05AF101005AFBABA;
defparam \imem~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N18
cyclonev_lcell_comb \imem~97 (
// Equation(s):
// \imem~97_combout  = (\imem~2_combout  & \imem~109_combout )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(!\imem~109_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~97 .extended_lut = "off";
defparam \imem~97 .lut_mask = 64'h0033003300330033;
defparam \imem~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N19
dffeas \inst_FE[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~97_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[10] .is_wysiwyg = "true";
defparam \inst_FE[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N6
cyclonev_lcell_comb \wregno_ID~3 (
// Equation(s):
// \wregno_ID~3_combout  = ( \wregno_ID_w~0_combout  & ( (!\stall_pipe~6_combout  & ((!\Equal12~0_combout  & ((inst_FE[2]))) # (\Equal12~0_combout  & (inst_FE[10])))) ) )

	.dataa(!\Equal12~0_combout ),
	.datab(!inst_FE[10]),
	.datac(!inst_FE[2]),
	.datad(!\stall_pipe~6_combout ),
	.datae(!\wregno_ID_w~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~3 .extended_lut = "off";
defparam \wregno_ID~3 .lut_mask = 64'h00001B0000001B00;
defparam \wregno_ID~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N8
dffeas \wregno_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~3_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[2] .is_wysiwyg = "true";
defparam \wregno_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N5
dffeas \wregno_EX[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[2] .is_wysiwyg = "true";
defparam \wregno_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N5
dffeas \wregno_MEM[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[2] .is_wysiwyg = "true";
defparam \wregno_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N12
cyclonev_lcell_comb \imem~0 (
// Equation(s):
// \imem~0_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[7] & ((!PC_FE[3] & (!PC_FE[5] & !PC_FE[4])) # (PC_FE[3] & (PC_FE[5])))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[7] & (!PC_FE[5] $ (((!PC_FE[3] & PC_FE[4]))))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & ( 
// (!PC_FE[7] & ((!PC_FE[5] & (!PC_FE[3])) # (PC_FE[5] & ((!PC_FE[4]))))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[7] & ((!PC_FE[3]) # ((PC_FE[5] & PC_FE[4])))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[7]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~0 .extended_lut = "off";
defparam \imem~0 .lut_mask = 64'hA0B0B080C0609010;
defparam \imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N51
cyclonev_lcell_comb \imem~1 (
// Equation(s):
// \imem~1_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[3] & ((!PC_FE[4] $ (!PC_FE[5])))) # (PC_FE[3] & (!PC_FE[7] $ (((!PC_FE[4] & PC_FE[5]))))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[7] & (!PC_FE[5] & ((PC_FE[3]) # (PC_FE[4])))) # (PC_FE[7] & 
// (!PC_FE[4] $ (((!PC_FE[3]) # (PC_FE[5]))))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[3] & ((!PC_FE[5]) # (!PC_FE[7] $ (PC_FE[4])))) # (PC_FE[3] & (!PC_FE[7] & (!PC_FE[4] $ (PC_FE[5])))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[5] & (PC_FE[7])) # 
// (PC_FE[5] & ((!PC_FE[4] & ((PC_FE[3]))) # (PC_FE[4] & ((!PC_FE[3]) # (PC_FE[7]))))) ) ) )

	.dataa(!PC_FE[7]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[3]),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~1 .extended_lut = "off";
defparam \imem~1 .lut_mask = 64'h535DF98231E13CA6;
defparam \imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N0
cyclonev_lcell_comb \imem~4 (
// Equation(s):
// \imem~4_combout  = ( \imem~3_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & ((\imem~1_combout ))) # (\PC_FE[9]~DUPLICATE_q  & (\imem~0_combout )) ) )

	.dataa(gnd),
	.datab(!\imem~0_combout ),
	.datac(!\imem~1_combout ),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!\imem~3_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~4 .extended_lut = "off";
defparam \imem~4 .lut_mask = 64'h00000F3300000F33;
defparam \imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N1
dffeas \inst_FE[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~4_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[0] .is_wysiwyg = "true";
defparam \inst_FE[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N0
cyclonev_lcell_comb \imem~103 (
// Equation(s):
// \imem~103_combout  = ( PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[5] & (!PC_FE[4] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] & (PC_FE[4])) # (PC_FE[5] & (!PC_FE[4] & PC_FE[3])))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~103 .extended_lut = "off";
defparam \imem~103 .lut_mask = 64'h2600040000000000;
defparam \imem~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N18
cyclonev_lcell_comb \imem~107 (
// Equation(s):
// \imem~107_combout  = ( !PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (!PC_FE[4] & (!PC_FE[3] & \PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[5] & (!PC_FE[3] & !\PC_FE[9]~DUPLICATE_q )) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[5] & 
// (!PC_FE[4] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~107 .extended_lut = "off";
defparam \imem~107 .lut_mask = 64'h0800500000800000;
defparam \imem~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N42
cyclonev_lcell_comb \imem~106 (
// Equation(s):
// \imem~106_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (PC_FE[4] & \PC_FE[9]~DUPLICATE_q )) ) ) ) # ( !PC_FE[2] & ( PC_FE[8] & ( (PC_FE[5] & (PC_FE[4] & (PC_FE[3] & \PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[5] & 
// (!PC_FE[4] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~106 .extended_lut = "off";
defparam \imem~106 .lut_mask = 64'h0400000000010022;
defparam \imem~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N54
cyclonev_lcell_comb \imem~108 (
// Equation(s):
// \imem~108_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[5] & (!PC_FE[4] & PC_FE[3])) # (PC_FE[5] & (PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[5] & (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[4]) # (!PC_FE[3])))) ) ) ) # 
// ( PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[5] & (!PC_FE[3] & !\PC_FE[9]~DUPLICATE_q )) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[5] & (PC_FE[4] & (PC_FE[3] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[3]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~108 .extended_lut = "off";
defparam \imem~108 .lut_mask = 64'h0200500000A80019;
defparam \imem~108 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N36
cyclonev_lcell_comb \imem~104 (
// Equation(s):
// \imem~104_combout  = ( \imem~108_combout  & ( PC_FE[7] & ( (!PC_FE[6] & ((\imem~107_combout ))) # (PC_FE[6] & (\imem~103_combout )) ) ) ) # ( !\imem~108_combout  & ( PC_FE[7] & ( (!PC_FE[6] & ((\imem~107_combout ))) # (PC_FE[6] & (\imem~103_combout )) ) ) 
// ) # ( \imem~108_combout  & ( !PC_FE[7] & ( (!PC_FE[6]) # (\imem~106_combout ) ) ) ) # ( !\imem~108_combout  & ( !PC_FE[7] & ( (PC_FE[6] & \imem~106_combout ) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!\imem~103_combout ),
	.datac(!\imem~107_combout ),
	.datad(!\imem~106_combout ),
	.datae(!\imem~108_combout ),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~104 .extended_lut = "off";
defparam \imem~104 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \imem~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N30
cyclonev_lcell_comb \imem~105 (
// Equation(s):
// \imem~105_combout  = (\imem~2_combout  & \imem~104_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~2_combout ),
	.datad(!\imem~104_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~105 .extended_lut = "off";
defparam \imem~105 .lut_mask = 64'h000F000F000F000F;
defparam \imem~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N31
dffeas \inst_FE[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~105_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[8] .is_wysiwyg = "true";
defparam \inst_FE[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N54
cyclonev_lcell_comb \wregno_ID~1 (
// Equation(s):
// \wregno_ID~1_combout  = ( inst_FE[0] & ( inst_FE[8] & ( (\wregno_ID_w~0_combout  & !\stall_pipe~6_combout ) ) ) ) # ( !inst_FE[0] & ( inst_FE[8] & ( (\wregno_ID_w~0_combout  & (\Equal12~0_combout  & !\stall_pipe~6_combout )) ) ) ) # ( inst_FE[0] & ( 
// !inst_FE[8] & ( (\wregno_ID_w~0_combout  & (!\Equal12~0_combout  & !\stall_pipe~6_combout )) ) ) )

	.dataa(!\wregno_ID_w~0_combout ),
	.datab(gnd),
	.datac(!\Equal12~0_combout ),
	.datad(!\stall_pipe~6_combout ),
	.datae(!inst_FE[0]),
	.dataf(!inst_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wregno_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wregno_ID~1 .extended_lut = "off";
defparam \wregno_ID~1 .lut_mask = 64'h0000500005005500;
defparam \wregno_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N56
dffeas \wregno_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\wregno_ID~1_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_ID[0] .is_wysiwyg = "true";
defparam \wregno_ID[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N46
dffeas \wregno_EX[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_ID[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_EX[0] .is_wysiwyg = "true";
defparam \wregno_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N8
dffeas \wregno_MEM[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(wregno_EX[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(wregno_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \wregno_MEM[0] .is_wysiwyg = "true";
defparam \wregno_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N51
cyclonev_lcell_comb \Decoder2~2 (
// Equation(s):
// \Decoder2~2_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & !wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~2 .extended_lut = "off";
defparam \Decoder2~2 .lut_mask = 64'h0200020000000000;
defparam \Decoder2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N35
dffeas \regs[2][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][5] .is_wysiwyg = "true";
defparam \regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N9
cyclonev_lcell_comb \regs[3][5]~feeder (
// Equation(s):
// \regs[3][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][5]~feeder .extended_lut = "off";
defparam \regs[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N33
cyclonev_lcell_comb \Decoder2~3 (
// Equation(s):
// \Decoder2~3_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[3] & (wregno_MEM[1] & (\ctrlsig_MEM~q  & !wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[1]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~3 .extended_lut = "off";
defparam \Decoder2~3 .lut_mask = 64'h0000000002000200;
defparam \Decoder2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N10
dffeas \regs[3][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][5] .is_wysiwyg = "true";
defparam \regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N42
cyclonev_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (!wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~1 .extended_lut = "off";
defparam \Decoder2~1 .lut_mask = 64'h0000000020002000;
defparam \Decoder2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N1
dffeas \regs[1][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][5] .is_wysiwyg = "true";
defparam \regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N3
cyclonev_lcell_comb \regs[0][5]~feeder (
// Equation(s):
// \regs[0][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][5]~feeder .extended_lut = "off";
defparam \regs[0][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N36
cyclonev_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (!wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~0 .extended_lut = "off";
defparam \Decoder2~0 .lut_mask = 64'h2000200000000000;
defparam \Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N5
dffeas \regs[0][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][5] .is_wysiwyg = "true";
defparam \regs[0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N0
cyclonev_lcell_comb \regval2_ID~75 (
// Equation(s):
// \regval2_ID~75_combout  = ( \regs[1][5]~q  & ( \regs[0][5]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regs[2][5]~q )) # (inst_FE[0] & ((\regs[3][5]~q )))) ) ) ) # ( !\regs[1][5]~q  & ( \regs[0][5]~q  & ( (!inst_FE[1] & (((!inst_FE[0])))) # (inst_FE[1] & 
// ((!inst_FE[0] & (\regs[2][5]~q )) # (inst_FE[0] & ((\regs[3][5]~q ))))) ) ) ) # ( \regs[1][5]~q  & ( !\regs[0][5]~q  & ( (!inst_FE[1] & (((inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & (\regs[2][5]~q )) # (inst_FE[0] & ((\regs[3][5]~q ))))) ) ) ) # ( 
// !\regs[1][5]~q  & ( !\regs[0][5]~q  & ( (inst_FE[1] & ((!inst_FE[0] & (\regs[2][5]~q )) # (inst_FE[0] & ((\regs[3][5]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[2][5]~q ),
	.datac(!\regs[3][5]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[1][5]~q ),
	.dataf(!\regs[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~75 .extended_lut = "off";
defparam \regval2_ID~75 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regval2_ID~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N3
cyclonev_lcell_comb \regs[10][5]~feeder (
// Equation(s):
// \regs[10][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][5]~feeder .extended_lut = "off";
defparam \regs[10][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N39
cyclonev_lcell_comb \Decoder2~10 (
// Equation(s):
// \Decoder2~10_combout  = ( !wregno_MEM[0] & ( (wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & !wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~10 .extended_lut = "off";
defparam \Decoder2~10 .lut_mask = 64'h0100010000000000;
defparam \Decoder2~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N5
dffeas \regs[10][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][5] .is_wysiwyg = "true";
defparam \regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N36
cyclonev_lcell_comb \regs[8][5]~feeder (
// Equation(s):
// \regs[8][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][5]~feeder .extended_lut = "off";
defparam \regs[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N48
cyclonev_lcell_comb \Decoder2~8 (
// Equation(s):
// \Decoder2~8_combout  = ( !wregno_MEM[0] & ( (wregno_MEM[3] & (\ctrlsig_MEM~q  & (!wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~8 .extended_lut = "off";
defparam \Decoder2~8 .lut_mask = 64'h1000100000000000;
defparam \Decoder2~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N38
dffeas \regs[8][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][5] .is_wysiwyg = "true";
defparam \regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N30
cyclonev_lcell_comb \Decoder2~11 (
// Equation(s):
// \Decoder2~11_combout  = ( wregno_MEM[0] & ( (wregno_MEM[3] & (wregno_MEM[1] & (!wregno_MEM[2] & \ctrlsig_MEM~q ))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[1]),
	.datac(!wregno_MEM[2]),
	.datad(!\ctrlsig_MEM~q ),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~11 .extended_lut = "off";
defparam \Decoder2~11 .lut_mask = 64'h0000000000100010;
defparam \Decoder2~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N38
dffeas \regs[11][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][5] .is_wysiwyg = "true";
defparam \regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N36
cyclonev_lcell_comb \regs[9][5]~feeder (
// Equation(s):
// \regs[9][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][5]~feeder .extended_lut = "off";
defparam \regs[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N15
cyclonev_lcell_comb \Decoder2~9 (
// Equation(s):
// \Decoder2~9_combout  = ( \ctrlsig_MEM~q  & ( (wregno_MEM[3] & (wregno_MEM[0] & (!wregno_MEM[1] & !wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~9 .extended_lut = "off";
defparam \Decoder2~9 .lut_mask = 64'h0000000010001000;
defparam \Decoder2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N37
dffeas \regs[9][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][5] .is_wysiwyg = "true";
defparam \regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N36
cyclonev_lcell_comb \regval2_ID~77 (
// Equation(s):
// \regval2_ID~77_combout  = ( \regs[11][5]~q  & ( \regs[9][5]~q  & ( ((!inst_FE[1] & ((\regs[8][5]~q ))) # (inst_FE[1] & (\regs[10][5]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[11][5]~q  & ( \regs[9][5]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][5]~q ))) 
// # (inst_FE[1] & (\regs[10][5]~q )))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) ) # ( \regs[11][5]~q  & ( !\regs[9][5]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][5]~q ))) # (inst_FE[1] & (\regs[10][5]~q )))) # (inst_FE[0] & (((inst_FE[1])))) ) ) ) # ( 
// !\regs[11][5]~q  & ( !\regs[9][5]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][5]~q ))) # (inst_FE[1] & (\regs[10][5]~q )))) ) ) )

	.dataa(!\regs[10][5]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[11][5]~q ),
	.dataf(!\regs[9][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~77 .extended_lut = "off";
defparam \regval2_ID~77 .lut_mask = 64'h04C407C734F437F7;
defparam \regval2_ID~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N57
cyclonev_lcell_comb \Decoder2~4 (
// Equation(s):
// \Decoder2~4_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (!wregno_MEM[1] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~4 .extended_lut = "off";
defparam \Decoder2~4 .lut_mask = 64'h0020002000000000;
defparam \Decoder2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N32
dffeas \regs[4][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][5] .is_wysiwyg = "true";
defparam \regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N45
cyclonev_lcell_comb \Decoder2~7 (
// Equation(s):
// \Decoder2~7_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~7 .extended_lut = "off";
defparam \Decoder2~7 .lut_mask = 64'h0000000000020002;
defparam \Decoder2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N37
dffeas \regs[7][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][5] .is_wysiwyg = "true";
defparam \regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N54
cyclonev_lcell_comb \Decoder2~5 (
// Equation(s):
// \Decoder2~5_combout  = ( wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~5 .extended_lut = "off";
defparam \Decoder2~5 .lut_mask = 64'h0000000002000200;
defparam \Decoder2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N1
dffeas \regs[5][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][5] .is_wysiwyg = "true";
defparam \regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \regs[6][5]~feeder (
// Equation(s):
// \regs[6][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][5]~feeder .extended_lut = "off";
defparam \regs[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N9
cyclonev_lcell_comb \Decoder2~6 (
// Equation(s):
// \Decoder2~6_combout  = ( !wregno_MEM[0] & ( (!wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[1] & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[1]),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~6 .extended_lut = "off";
defparam \Decoder2~6 .lut_mask = 64'h0002000200000000;
defparam \Decoder2~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N40
dffeas \regs[6][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][5] .is_wysiwyg = "true";
defparam \regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N0
cyclonev_lcell_comb \regval2_ID~76 (
// Equation(s):
// \regval2_ID~76_combout  = ( \regs[5][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[1] & (((\regs[4][5]~q )) # (inst_FE[0]))) # (inst_FE[1] & ((!inst_FE[0]) # ((\regs[7][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( \regs[6][5]~q  & ( (!inst_FE[1] & (!inst_FE[0] & 
// (\regs[4][5]~q ))) # (inst_FE[1] & ((!inst_FE[0]) # ((\regs[7][5]~q )))) ) ) ) # ( \regs[5][5]~q  & ( !\regs[6][5]~q  & ( (!inst_FE[1] & (((\regs[4][5]~q )) # (inst_FE[0]))) # (inst_FE[1] & (inst_FE[0] & ((\regs[7][5]~q )))) ) ) ) # ( !\regs[5][5]~q  & ( 
// !\regs[6][5]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[4][5]~q ))) # (inst_FE[1] & (inst_FE[0] & ((\regs[7][5]~q )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[4][5]~q ),
	.datad(!\regs[7][5]~q ),
	.datae(!\regs[5][5]~q ),
	.dataf(!\regs[6][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~76 .extended_lut = "off";
defparam \regval2_ID~76 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regval2_ID~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N33
cyclonev_lcell_comb \regs[12][5]~feeder (
// Equation(s):
// \regs[12][5]~feeder_combout  = ( regval_MEM[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][5]~feeder .extended_lut = "off";
defparam \regs[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N6
cyclonev_lcell_comb \Decoder2~12 (
// Equation(s):
// \Decoder2~12_combout  = ( !wregno_MEM[1] & ( (wregno_MEM[3] & (\ctrlsig_MEM~q  & (wregno_MEM[2] & !wregno_MEM[0]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!\ctrlsig_MEM~q ),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[0]),
	.datae(gnd),
	.dataf(!wregno_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~12 .extended_lut = "off";
defparam \Decoder2~12 .lut_mask = 64'h0100010000000000;
defparam \Decoder2~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N34
dffeas \regs[12][5]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N12
cyclonev_lcell_comb \Decoder2~13 (
// Equation(s):
// \Decoder2~13_combout  = ( \ctrlsig_MEM~q  & ( (wregno_MEM[3] & (wregno_MEM[0] & (wregno_MEM[2] & !wregno_MEM[1]))) ) )

	.dataa(!wregno_MEM[3]),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[1]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~13 .extended_lut = "off";
defparam \Decoder2~13 .lut_mask = 64'h0000000001000100;
defparam \Decoder2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N37
dffeas \regs[13][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][5] .is_wysiwyg = "true";
defparam \regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N0
cyclonev_lcell_comb \Decoder2~14 (
// Equation(s):
// \Decoder2~14_combout  = ( \ctrlsig_MEM~q  & ( (wregno_MEM[1] & (!wregno_MEM[0] & (wregno_MEM[2] & wregno_MEM[3]))) ) )

	.dataa(!wregno_MEM[1]),
	.datab(!wregno_MEM[0]),
	.datac(!wregno_MEM[2]),
	.datad(!wregno_MEM[3]),
	.datae(gnd),
	.dataf(!\ctrlsig_MEM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~14 .extended_lut = "off";
defparam \Decoder2~14 .lut_mask = 64'h0000000000040004;
defparam \Decoder2~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N37
dffeas \regs[14][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][5] .is_wysiwyg = "true";
defparam \regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N42
cyclonev_lcell_comb \regval2_ID~78 (
// Equation(s):
// \regval2_ID~78_combout  = ( \regs[15][5]~q  & ( \regs[14][5]~q  & ( ((!inst_FE[0] & (\regs[12][5]~DUPLICATE_q )) # (inst_FE[0] & ((\regs[13][5]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[15][5]~q  & ( \regs[14][5]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & 
// (\regs[12][5]~DUPLICATE_q )) # (inst_FE[0] & ((\regs[13][5]~q ))))) # (inst_FE[1] & (((!inst_FE[0])))) ) ) ) # ( \regs[15][5]~q  & ( !\regs[14][5]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[12][5]~DUPLICATE_q )) # (inst_FE[0] & ((\regs[13][5]~q ))))) # 
// (inst_FE[1] & (((inst_FE[0])))) ) ) ) # ( !\regs[15][5]~q  & ( !\regs[14][5]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[12][5]~DUPLICATE_q )) # (inst_FE[0] & ((\regs[13][5]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[12][5]~DUPLICATE_q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[13][5]~q ),
	.datae(!\regs[15][5]~q ),
	.dataf(!\regs[14][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~78 .extended_lut = "off";
defparam \regval2_ID~78 .lut_mask = 64'h202A252F707A757F;
defparam \regval2_ID~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N6
cyclonev_lcell_comb \regval2_ID~79 (
// Equation(s):
// \regval2_ID~79_combout  = ( \regval2_ID~76_combout  & ( \regval2_ID~78_combout  & ( ((!inst_FE[3] & (\regval2_ID~75_combout )) # (inst_FE[3] & ((\regval2_ID~77_combout )))) # (inst_FE[2]) ) ) ) # ( !\regval2_ID~76_combout  & ( \regval2_ID~78_combout  & ( 
// (!inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~75_combout )) # (inst_FE[3] & ((\regval2_ID~77_combout ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regval2_ID~76_combout  & ( !\regval2_ID~78_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// (\regval2_ID~75_combout )) # (inst_FE[3] & ((\regval2_ID~77_combout ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( !\regval2_ID~76_combout  & ( !\regval2_ID~78_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~75_combout )) # (inst_FE[3] & 
// ((\regval2_ID~77_combout ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regval2_ID~75_combout ),
	.datac(!inst_FE[3]),
	.datad(!\regval2_ID~77_combout ),
	.datae(!\regval2_ID~76_combout ),
	.dataf(!\regval2_ID~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~79 .extended_lut = "off";
defparam \regval2_ID~79 .lut_mask = 64'h202A707A252F757F;
defparam \regval2_ID~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N7
dffeas \regval2_ID[5]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~79_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N5
dffeas \regval2_EX[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[5]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[5] .is_wysiwyg = "true";
defparam \regval2_EX[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N16
dffeas \dmem_rtl_0_bypass[39] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[39]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[39] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[39] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N0
cyclonev_lcell_comb \Equal2~0 (
// Equation(s):
// \Equal2~0_combout  = ( inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28] & (!inst_FE[26] & (inst_FE[29] & inst_FE[27]))) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal2~0 .extended_lut = "off";
defparam \Equal2~0 .lut_mask = 64'h0000000800000000;
defparam \Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N1
dffeas \ctrlsig_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal2~0_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[1] .is_wysiwyg = "true";
defparam \ctrlsig_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N37
dffeas \ctrlsig_EX[1]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctrlsig_EX[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1]~DUPLICATE .is_wysiwyg = "true";
defparam \ctrlsig_EX[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N41
dffeas \op1_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[3] .is_wysiwyg = "true";
defparam \op1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N5
dffeas \op1_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[1] .is_wysiwyg = "true";
defparam \op1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N30
cyclonev_lcell_comb \Equal15~0 (
// Equation(s):
// \Equal15~0_combout  = (!op1_ID[1] & !op1_ID[0])

	.dataa(!op1_ID[1]),
	.datab(gnd),
	.datac(!op1_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~0 .extended_lut = "off";
defparam \Equal15~0 .lut_mask = 64'hA0A0A0A0A0A0A0A0;
defparam \Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N21
cyclonev_lcell_comb \Equal15~1 (
// Equation(s):
// \Equal15~1_combout  = ( \Equal15~0_combout  & ( (!op1_ID[5] & (!op1_ID[2] & (!op1_ID[3] & !op1_ID[4]))) ) )

	.dataa(!op1_ID[5]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[3]),
	.datad(!op1_ID[4]),
	.datae(gnd),
	.dataf(!\Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal15~1 .extended_lut = "off";
defparam \Equal15~1 .lut_mask = 64'h0000000080008000;
defparam \Equal15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \regs[2][15]~feeder (
// Equation(s):
// \regs[2][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][15]~feeder .extended_lut = "off";
defparam \regs[2][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N1
dffeas \regs[2][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][15] .is_wysiwyg = "true";
defparam \regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N1
dffeas \regs[0][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][15] .is_wysiwyg = "true";
defparam \regs[0][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N25
dffeas \regs[1][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][15] .is_wysiwyg = "true";
defparam \regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N8
dffeas \regs[3][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][15] .is_wysiwyg = "true";
defparam \regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N24
cyclonev_lcell_comb \regval2_ID~115 (
// Equation(s):
// \regval2_ID~115_combout  = ( \regs[1][15]~q  & ( \regs[3][15]~q  & ( ((!inst_FE[1] & ((\regs[0][15]~q ))) # (inst_FE[1] & (\regs[2][15]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[1][15]~q  & ( \regs[3][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][15]~q 
// ))) # (inst_FE[1] & (\regs[2][15]~q )))) # (inst_FE[0] & (inst_FE[1])) ) ) ) # ( \regs[1][15]~q  & ( !\regs[3][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][15]~q ))) # (inst_FE[1] & (\regs[2][15]~q )))) # (inst_FE[0] & (!inst_FE[1])) ) ) ) # ( 
// !\regs[1][15]~q  & ( !\regs[3][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][15]~q ))) # (inst_FE[1] & (\regs[2][15]~q )))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[2][15]~q ),
	.datad(!\regs[0][15]~q ),
	.datae(!\regs[1][15]~q ),
	.dataf(!\regs[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~115 .extended_lut = "off";
defparam \regval2_ID~115 .lut_mask = 64'h028A46CE139B57DF;
defparam \regval2_ID~115 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N31
dffeas \regs[12][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][15] .is_wysiwyg = "true";
defparam \regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N31
dffeas \regs[14][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][15] .is_wysiwyg = "true";
defparam \regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N3
cyclonev_lcell_comb \Decoder2~15 (
// Equation(s):
// \Decoder2~15_combout  = ( wregno_MEM[3] & ( (wregno_MEM[1] & (wregno_MEM[0] & (\ctrlsig_MEM~q  & wregno_MEM[2]))) ) )

	.dataa(!wregno_MEM[1]),
	.datab(!wregno_MEM[0]),
	.datac(!\ctrlsig_MEM~q ),
	.datad(!wregno_MEM[2]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Decoder2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Decoder2~15 .extended_lut = "off";
defparam \Decoder2~15 .lut_mask = 64'h0000000000010001;
defparam \Decoder2~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N2
dffeas \regs[15][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][15] .is_wysiwyg = "true";
defparam \regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N42
cyclonev_lcell_comb \regval2_ID~118 (
// Equation(s):
// \regval2_ID~118_combout  = ( \regs[13][15]~q  & ( \regs[15][15]~q  & ( ((!inst_FE[1] & (\regs[12][15]~q )) # (inst_FE[1] & ((\regs[14][15]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[13][15]~q  & ( \regs[15][15]~q  & ( (!inst_FE[1] & (\regs[12][15]~q  & 
// ((!inst_FE[0])))) # (inst_FE[1] & (((inst_FE[0]) # (\regs[14][15]~q )))) ) ) ) # ( \regs[13][15]~q  & ( !\regs[15][15]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[12][15]~q ))) # (inst_FE[1] & (((\regs[14][15]~q  & !inst_FE[0])))) ) ) ) # ( 
// !\regs[13][15]~q  & ( !\regs[15][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[12][15]~q )) # (inst_FE[1] & ((\regs[14][15]~q ))))) ) ) )

	.dataa(!\regs[12][15]~q ),
	.datab(!\regs[14][15]~q ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regs[13][15]~q ),
	.dataf(!\regs[15][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~118 .extended_lut = "off";
defparam \regval2_ID~118 .lut_mask = 64'h530053F0530F53FF;
defparam \regval2_ID~118 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N10
dffeas \regs[10][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15] .is_wysiwyg = "true";
defparam \regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N12
cyclonev_lcell_comb \regs[8][15]~feeder (
// Equation(s):
// \regs[8][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][15]~feeder .extended_lut = "off";
defparam \regs[8][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N14
dffeas \regs[8][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][15] .is_wysiwyg = "true";
defparam \regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N31
dffeas \regs[11][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][15] .is_wysiwyg = "true";
defparam \regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N30
cyclonev_lcell_comb \regs[9][15]~feeder (
// Equation(s):
// \regs[9][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][15]~feeder .extended_lut = "off";
defparam \regs[9][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N31
dffeas \regs[9][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][15] .is_wysiwyg = "true";
defparam \regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N30
cyclonev_lcell_comb \regval2_ID~117 (
// Equation(s):
// \regval2_ID~117_combout  = ( \regs[11][15]~q  & ( \regs[9][15]~q  & ( ((!inst_FE[1] & ((\regs[8][15]~q ))) # (inst_FE[1] & (\regs[10][15]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[11][15]~q  & ( \regs[9][15]~q  & ( (!inst_FE[1] & (((\regs[8][15]~q ) # 
// (inst_FE[0])))) # (inst_FE[1] & (\regs[10][15]~q  & (!inst_FE[0]))) ) ) ) # ( \regs[11][15]~q  & ( !\regs[9][15]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & \regs[8][15]~q )))) # (inst_FE[1] & (((inst_FE[0])) # (\regs[10][15]~q ))) ) ) ) # ( !\regs[11][15]~q  
// & ( !\regs[9][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][15]~q ))) # (inst_FE[1] & (\regs[10][15]~q )))) ) ) )

	.dataa(!\regs[10][15]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[8][15]~q ),
	.datae(!\regs[11][15]~q ),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~117 .extended_lut = "off";
defparam \regval2_ID~117 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval2_ID~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y11_N35
dffeas \regs[4][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][15] .is_wysiwyg = "true";
defparam \regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \regs[6][15]~feeder (
// Equation(s):
// \regs[6][15]~feeder_combout  = ( regval_MEM[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][15]~feeder .extended_lut = "off";
defparam \regs[6][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N37
dffeas \regs[6][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][15] .is_wysiwyg = "true";
defparam \regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y11_N7
dffeas \regs[7][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][15] .is_wysiwyg = "true";
defparam \regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N31
dffeas \regs[5][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][15] .is_wysiwyg = "true";
defparam \regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N6
cyclonev_lcell_comb \regval2_ID~116 (
// Equation(s):
// \regval2_ID~116_combout  = ( \regs[7][15]~q  & ( \regs[5][15]~q  & ( ((!inst_FE[1] & (\regs[4][15]~q )) # (inst_FE[1] & ((\regs[6][15]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[7][15]~q  & ( \regs[5][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][15]~q 
// )) # (inst_FE[1] & ((\regs[6][15]~q ))))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) ) # ( \regs[7][15]~q  & ( !\regs[5][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][15]~q )) # (inst_FE[1] & ((\regs[6][15]~q ))))) # (inst_FE[0] & (((inst_FE[1])))) ) ) 
// ) # ( !\regs[7][15]~q  & ( !\regs[5][15]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][15]~q )) # (inst_FE[1] & ((\regs[6][15]~q ))))) ) ) )

	.dataa(!\regs[4][15]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[6][15]~q ),
	.datae(!\regs[7][15]~q ),
	.dataf(!\regs[5][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~116 .extended_lut = "off";
defparam \regval2_ID~116 .lut_mask = 64'h404C434F707C737F;
defparam \regval2_ID~116 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N0
cyclonev_lcell_comb \regval2_ID~119 (
// Equation(s):
// \regval2_ID~119_combout  = ( \regval2_ID~116_combout  & ( inst_FE[2] & ( (!inst_FE[3]) # (\regval2_ID~118_combout ) ) ) ) # ( !\regval2_ID~116_combout  & ( inst_FE[2] & ( (inst_FE[3] & \regval2_ID~118_combout ) ) ) ) # ( \regval2_ID~116_combout  & ( 
// !inst_FE[2] & ( (!inst_FE[3] & (\regval2_ID~115_combout )) # (inst_FE[3] & ((\regval2_ID~117_combout ))) ) ) ) # ( !\regval2_ID~116_combout  & ( !inst_FE[2] & ( (!inst_FE[3] & (\regval2_ID~115_combout )) # (inst_FE[3] & ((\regval2_ID~117_combout ))) ) ) )

	.dataa(!\regval2_ID~115_combout ),
	.datab(!inst_FE[3]),
	.datac(!\regval2_ID~118_combout ),
	.datad(!\regval2_ID~117_combout ),
	.datae(!\regval2_ID~116_combout ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~119 .extended_lut = "off";
defparam \regval2_ID~119 .lut_mask = 64'h447744770303CFCF;
defparam \regval2_ID~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N2
dffeas \regval2_ID[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~119_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[15] .is_wysiwyg = "true";
defparam \regval2_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N53
dffeas \regval2_EX[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[15] .is_wysiwyg = "true";
defparam \regval2_EX[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N25
dffeas \dmem_rtl_0_bypass[59] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[59]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[59] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[59] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[60]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[60]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[60]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N40
dffeas \dmem_rtl_0_bypass[60] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[60]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[60]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[60] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[60] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N38
dffeas \ctrlsig_EX[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[1] .is_wysiwyg = "true";
defparam \ctrlsig_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y12_N13
dffeas \aluout_EX[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[15]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15] .is_wysiwyg = "true";
defparam \aluout_EX[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N48
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[1] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [1] = ( ctrlsig_EX[1] & ( aluout_EX[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!ctrlsig_EX[1]),
	.dataf(!aluout_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .lut_mask = 64'h000000000000FFFF;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N22
dffeas \aluout_EX[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~317_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2] .is_wysiwyg = "true";
defparam \aluout_EX[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N6
cyclonev_lcell_comb \imem~89 (
// Equation(s):
// \imem~89_combout  = ( PC_FE[4] & ( (!PC_FE[7] & ((!PC_FE[3] & (!PC_FE[5] & !PC_FE[6])) # (PC_FE[3] & (PC_FE[5] & PC_FE[6])))) ) ) # ( !PC_FE[4] & ( (!PC_FE[5] & (!PC_FE[6] & ((!PC_FE[3]) # (!PC_FE[7])))) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[7]),
	.datad(!PC_FE[6]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~89 .extended_lut = "off";
defparam \imem~89 .lut_mask = 64'hC800C80080108010;
defparam \imem~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N12
cyclonev_lcell_comb \imem~88 (
// Equation(s):
// \imem~88_combout  = ( PC_FE[5] & ( PC_FE[7] & ( (!PC_FE[3] & (PC_FE[4] & (!PC_FE[2] $ (!PC_FE[6])))) # (PC_FE[3] & (!PC_FE[4] & (PC_FE[2] & PC_FE[6]))) ) ) ) # ( !PC_FE[5] & ( PC_FE[7] & ( (PC_FE[3] & (PC_FE[6] & (!PC_FE[4] $ (!PC_FE[2])))) ) ) ) # ( 
// PC_FE[5] & ( !PC_FE[7] & ( (!PC_FE[3] & (PC_FE[4] & (PC_FE[2] & PC_FE[6]))) # (PC_FE[3] & (!PC_FE[4] & (!PC_FE[2] $ (!PC_FE[6])))) ) ) ) # ( !PC_FE[5] & ( !PC_FE[7] & ( (!PC_FE[4] & (PC_FE[3] & (PC_FE[2] & PC_FE[6]))) # (PC_FE[4] & (!PC_FE[2] & (!PC_FE[3] 
// $ (!PC_FE[6])))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[5]),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~88 .extended_lut = "off";
defparam \imem~88 .lut_mask = 64'h1024044200140224;
defparam \imem~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N9
cyclonev_lcell_comb \imem~90 (
// Equation(s):
// \imem~90_combout  = ( \imem~88_combout  & ( (\imem~3_combout  & ((!\PC_FE[9]~DUPLICATE_q ) # ((\imem~89_combout  & !PC_FE[2])))) ) ) # ( !\imem~88_combout  & ( (\PC_FE[9]~DUPLICATE_q  & (\imem~3_combout  & (\imem~89_combout  & !PC_FE[2]))) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~89_combout ),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(!\imem~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~90 .extended_lut = "off";
defparam \imem~90 .lut_mask = 64'h0100010023222322;
defparam \imem~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N10
dffeas \inst_FE[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~90_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[12] .is_wysiwyg = "true";
defparam \inst_FE[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N24
cyclonev_lcell_comb \immval_ID[15]~0 (
// Equation(s):
// \immval_ID[15]~0_combout  = ( !\stall_pipe~6_combout  & ( \myClock|clockspeedup_inst|altera_pll_i|locked_wire [0] ) )

	.dataa(gnd),
	.datab(!\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\stall_pipe~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[15]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[15]~0 .extended_lut = "off";
defparam \immval_ID[15]~0 .lut_mask = 64'h3333333300000000;
defparam \immval_ID[15]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N16
dffeas \immval_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[4] .is_wysiwyg = "true";
defparam \immval_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N28
dffeas \dmem_rtl_0|auto_generated|address_reg_b[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N8
dffeas \regs[5][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][4] .is_wysiwyg = "true";
defparam \regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N52
dffeas \regs[7][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][4] .is_wysiwyg = "true";
defparam \regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N32
dffeas \regs[4][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][4] .is_wysiwyg = "true";
defparam \regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N16
dffeas \regs[6][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][4] .is_wysiwyg = "true";
defparam \regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N30
cyclonev_lcell_comb \regval2_ID~6 (
// Equation(s):
// \regval2_ID~6_combout  = ( \regs[4][4]~q  & ( \regs[6][4]~q  & ( (!inst_FE[0]) # ((!inst_FE[1] & (\regs[5][4]~q )) # (inst_FE[1] & ((\regs[7][4]~q )))) ) ) ) # ( !\regs[4][4]~q  & ( \regs[6][4]~q  & ( (!inst_FE[1] & (\regs[5][4]~q  & (inst_FE[0]))) # 
// (inst_FE[1] & (((!inst_FE[0]) # (\regs[7][4]~q )))) ) ) ) # ( \regs[4][4]~q  & ( !\regs[6][4]~q  & ( (!inst_FE[1] & (((!inst_FE[0])) # (\regs[5][4]~q ))) # (inst_FE[1] & (((inst_FE[0] & \regs[7][4]~q )))) ) ) ) # ( !\regs[4][4]~q  & ( !\regs[6][4]~q  & ( 
// (inst_FE[0] & ((!inst_FE[1] & (\regs[5][4]~q )) # (inst_FE[1] & ((\regs[7][4]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[5][4]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[7][4]~q ),
	.datae(!\regs[4][4]~q ),
	.dataf(!\regs[6][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~6 .extended_lut = "off";
defparam \regval2_ID~6 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regval2_ID~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \regs[1][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][4] .is_wysiwyg = "true";
defparam \regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \regs[0][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][4] .is_wysiwyg = "true";
defparam \regs[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N42
cyclonev_lcell_comb \regs[3][4]~feeder (
// Equation(s):
// \regs[3][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][4]~feeder .extended_lut = "off";
defparam \regs[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N43
dffeas \regs[3][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][4] .is_wysiwyg = "true";
defparam \regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N30
cyclonev_lcell_comb \regval2_ID~5 (
// Equation(s):
// \regval2_ID~5_combout  = ( \regs[0][4]~q  & ( \regs[3][4]~q  & ( (!inst_FE[0] & (((!inst_FE[1])) # (\regs[2][4]~q ))) # (inst_FE[0] & (((inst_FE[1]) # (\regs[1][4]~q )))) ) ) ) # ( !\regs[0][4]~q  & ( \regs[3][4]~q  & ( (!inst_FE[0] & (\regs[2][4]~q  & 
// ((inst_FE[1])))) # (inst_FE[0] & (((inst_FE[1]) # (\regs[1][4]~q )))) ) ) ) # ( \regs[0][4]~q  & ( !\regs[3][4]~q  & ( (!inst_FE[0] & (((!inst_FE[1])) # (\regs[2][4]~q ))) # (inst_FE[0] & (((\regs[1][4]~q  & !inst_FE[1])))) ) ) ) # ( !\regs[0][4]~q  & ( 
// !\regs[3][4]~q  & ( (!inst_FE[0] & (\regs[2][4]~q  & ((inst_FE[1])))) # (inst_FE[0] & (((\regs[1][4]~q  & !inst_FE[1])))) ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[1][4]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[0][4]~q ),
	.dataf(!\regs[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~5 .extended_lut = "off";
defparam \regval2_ID~5 .lut_mask = 64'h0344CF440377CF77;
defparam \regval2_ID~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N13
dffeas \regs[12][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][4] .is_wysiwyg = "true";
defparam \regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N22
dffeas \regs[13][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][4] .is_wysiwyg = "true";
defparam \regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N44
dffeas \regs[14][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][4] .is_wysiwyg = "true";
defparam \regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N20
dffeas \regs[15][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][4] .is_wysiwyg = "true";
defparam \regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N42
cyclonev_lcell_comb \regval2_ID~8 (
// Equation(s):
// \regval2_ID~8_combout  = ( \regs[14][4]~q  & ( \regs[15][4]~q  & ( ((!inst_FE[0] & (\regs[12][4]~q )) # (inst_FE[0] & ((\regs[13][4]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[14][4]~q  & ( \regs[15][4]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[12][4]~q )) 
// # (inst_FE[0] & ((\regs[13][4]~q ))))) # (inst_FE[1] & (((inst_FE[0])))) ) ) ) # ( \regs[14][4]~q  & ( !\regs[15][4]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[12][4]~q )) # (inst_FE[0] & ((\regs[13][4]~q ))))) # (inst_FE[1] & (((!inst_FE[0])))) ) ) ) # 
// ( !\regs[14][4]~q  & ( !\regs[15][4]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[12][4]~q )) # (inst_FE[0] & ((\regs[13][4]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[12][4]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[13][4]~q ),
	.datae(!\regs[14][4]~q ),
	.dataf(!\regs[15][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~8 .extended_lut = "off";
defparam \regval2_ID~8 .lut_mask = 64'h202A707A252F757F;
defparam \regval2_ID~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N15
cyclonev_lcell_comb \regs[8][4]~feeder (
// Equation(s):
// \regs[8][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][4]~feeder .extended_lut = "off";
defparam \regs[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N17
dffeas \regs[8][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][4] .is_wysiwyg = "true";
defparam \regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N7
dffeas \regs[11][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][4] .is_wysiwyg = "true";
defparam \regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \regs[10][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][4] .is_wysiwyg = "true";
defparam \regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N16
dffeas \regs[9][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][4] .is_wysiwyg = "true";
defparam \regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N6
cyclonev_lcell_comb \regval2_ID~7 (
// Equation(s):
// \regval2_ID~7_combout  = ( \regs[10][4]~q  & ( \regs[9][4]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[8][4]~q ))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[11][4]~q )))) ) ) ) # ( !\regs[10][4]~q  & ( \regs[9][4]~q  & ( (!inst_FE[0] & (\regs[8][4]~q  & 
// (!inst_FE[1]))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[11][4]~q )))) ) ) ) # ( \regs[10][4]~q  & ( !\regs[9][4]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[8][4]~q ))) # (inst_FE[0] & (((inst_FE[1] & \regs[11][4]~q )))) ) ) ) # ( !\regs[10][4]~q  & ( 
// !\regs[9][4]~q  & ( (!inst_FE[0] & (\regs[8][4]~q  & (!inst_FE[1]))) # (inst_FE[0] & (((inst_FE[1] & \regs[11][4]~q )))) ) ) )

	.dataa(!\regs[8][4]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[11][4]~q ),
	.datae(!\regs[10][4]~q ),
	.dataf(!\regs[9][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~7 .extended_lut = "off";
defparam \regval2_ID~7 .lut_mask = 64'h40434C4F70737C7F;
defparam \regval2_ID~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N33
cyclonev_lcell_comb \regval2_ID~9 (
// Equation(s):
// \regval2_ID~9_combout  = ( \regval2_ID~8_combout  & ( \regval2_ID~7_combout  & ( ((!inst_FE[2] & ((\regval2_ID~5_combout ))) # (inst_FE[2] & (\regval2_ID~6_combout ))) # (inst_FE[3]) ) ) ) # ( !\regval2_ID~8_combout  & ( \regval2_ID~7_combout  & ( 
// (!inst_FE[2] & (((\regval2_ID~5_combout ) # (inst_FE[3])))) # (inst_FE[2] & (\regval2_ID~6_combout  & (!inst_FE[3]))) ) ) ) # ( \regval2_ID~8_combout  & ( !\regval2_ID~7_combout  & ( (!inst_FE[2] & (((!inst_FE[3] & \regval2_ID~5_combout )))) # (inst_FE[2] 
// & (((inst_FE[3])) # (\regval2_ID~6_combout ))) ) ) ) # ( !\regval2_ID~8_combout  & ( !\regval2_ID~7_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~5_combout ))) # (inst_FE[2] & (\regval2_ID~6_combout )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regval2_ID~6_combout ),
	.datac(!inst_FE[3]),
	.datad(!\regval2_ID~5_combout ),
	.datae(!\regval2_ID~8_combout ),
	.dataf(!\regval2_ID~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~9 .extended_lut = "off";
defparam \regval2_ID~9 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval2_ID~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N34
dffeas \regval2_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~9_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[4] .is_wysiwyg = "true";
defparam \regval2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N50
dffeas \regval2_EX[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[4] .is_wysiwyg = "true";
defparam \regval2_EX[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N48
cyclonev_lcell_comb \imem~87 (
// Equation(s):
// \imem~87_combout  = ( PC_FE[7] & ( (!PC_FE[3] & (PC_FE[2] & !PC_FE[4])) ) ) # ( !PC_FE[7] & ( (!PC_FE[3] & (!PC_FE[2] & PC_FE[4])) # (PC_FE[3] & (PC_FE[2] & !PC_FE[4])) ) )

	.dataa(!PC_FE[3]),
	.datab(gnd),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[4]),
	.datae(gnd),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~87 .extended_lut = "off";
defparam \imem~87 .lut_mask = 64'h05A005A00A000A00;
defparam \imem~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N3
cyclonev_lcell_comb \imem~85 (
// Equation(s):
// \imem~85_combout  = ( PC_FE[5] & ( (!PC_FE[4] & (!PC_FE[7] & (!PC_FE[2] $ (!PC_FE[3])))) # (PC_FE[4] & (!PC_FE[3] & (!PC_FE[2] $ (!PC_FE[7])))) ) ) # ( !PC_FE[5] & ( (!PC_FE[2] & (PC_FE[4] & (!PC_FE[7] $ (PC_FE[3])))) # (PC_FE[2] & (PC_FE[7] & 
// (!PC_FE[4]))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[4]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~85 .extended_lut = "off";
defparam \imem~85 .lut_mask = 64'h1812181246804680;
defparam \imem~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N3
cyclonev_lcell_comb \imem~86 (
// Equation(s):
// \imem~86_combout  = ( PC_FE[3] & ( (!PC_FE[4] & (!PC_FE[7] $ (PC_FE[2]))) ) ) # ( !PC_FE[3] & ( (PC_FE[4] & (!PC_FE[7] & !PC_FE[2])) ) )

	.dataa(gnd),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[7]),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(!PC_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~86 .extended_lut = "off";
defparam \imem~86 .lut_mask = 64'h30003000C00CC00C;
defparam \imem~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N54
cyclonev_lcell_comb \imem~113 (
// Equation(s):
// \imem~113_combout  = ( !PC_FE[5] & ( (\imem~3_combout  & ((!PC_FE[6] & (\imem~86_combout  & ((\PC_FE[9]~DUPLICATE_q )))) # (PC_FE[6] & (((\imem~85_combout  & !\PC_FE[9]~DUPLICATE_q )))))) ) ) # ( PC_FE[5] & ( (\imem~3_combout  & (!\PC_FE[9]~DUPLICATE_q  & 
// ((!PC_FE[6] & (\imem~87_combout )) # (PC_FE[6] & ((\imem~85_combout )))))) ) )

	.dataa(!\imem~3_combout ),
	.datab(!PC_FE[6]),
	.datac(!\imem~87_combout ),
	.datad(!\imem~85_combout ),
	.datae(!PC_FE[5]),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(!\imem~86_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~113 .extended_lut = "on";
defparam \imem~113 .lut_mask = 64'h0011041504040000;
defparam \imem~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N55
dffeas \inst_FE[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~113_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[14] .is_wysiwyg = "true";
defparam \inst_FE[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y9_N19
dffeas \immval_ID[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[6] .is_wysiwyg = "true";
defparam \immval_ID[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N20
dffeas \regval1_ID[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~89_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6] .is_wysiwyg = "true";
defparam \regval1_ID[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N39
cyclonev_lcell_comb \imem~63 (
// Equation(s):
// \imem~63_combout  = ( !PC_FE[3] & ( PC_FE[4] & ( (!PC_FE[5] & !PC_FE[2]) ) ) ) # ( PC_FE[3] & ( !PC_FE[4] & ( (!PC_FE[5] & !PC_FE[2]) ) ) ) # ( !PC_FE[3] & ( !PC_FE[4] & ( (!PC_FE[5] & PC_FE[2]) ) ) )

	.dataa(!PC_FE[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!PC_FE[2]),
	.datae(!PC_FE[3]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~63 .extended_lut = "off";
defparam \imem~63 .lut_mask = 64'h00AAAA00AA000000;
defparam \imem~63 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N18
cyclonev_lcell_comb \imem~64 (
// Equation(s):
// \imem~64_combout  = ( PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[5] & (PC_FE[7] & (!PC_FE[6] $ (!PC_FE[4])))) # (PC_FE[5] & (!PC_FE[7] & ((!PC_FE[6]) # (PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[6] & (!PC_FE[5] & (!PC_FE[7] & !PC_FE[4]))) # 
// (PC_FE[6] & (!PC_FE[5] $ ((!PC_FE[7])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[3] & ( (!PC_FE[7] & (PC_FE[5] & (PC_FE[6]))) # (PC_FE[7] & (!PC_FE[4] & (!PC_FE[5] $ (!PC_FE[6])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[3] & ( (!PC_FE[5] & (!PC_FE[7] & (PC_FE[6] & 
// PC_FE[4]))) # (PC_FE[5] & (!PC_FE[4] $ (((!PC_FE[7]) # (PC_FE[6]))))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~64 .extended_lut = "off";
defparam \imem~64 .lut_mask = 64'h104D160486064264;
defparam \imem~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N39
cyclonev_lcell_comb \imem~62 (
// Equation(s):
// \imem~62_combout  = ( !PC_FE[6] & ( (!PC_FE[7] & \PC_FE[9]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[7]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~62 .extended_lut = "off";
defparam \imem~62 .lut_mask = 64'h00F000F000000000;
defparam \imem~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N45
cyclonev_lcell_comb \imem~65 (
// Equation(s):
// \imem~65_combout  = ( \imem~62_combout  & ( (\imem~3_combout  & (((!\PC_FE[9]~DUPLICATE_q  & \imem~64_combout )) # (\imem~63_combout ))) ) ) # ( !\imem~62_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & (\imem~3_combout  & \imem~64_combout )) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~63_combout ),
	.datad(!\imem~64_combout ),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~65 .extended_lut = "off";
defparam \imem~65 .lut_mask = 64'h0022002203230323;
defparam \imem~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N46
dffeas \inst_FE[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~65_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[13] .is_wysiwyg = "true";
defparam \inst_FE[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N12
cyclonev_lcell_comb \immval_ID[5]~feeder (
// Equation(s):
// \immval_ID[5]~feeder_combout  = ( inst_FE[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[5]~feeder .extended_lut = "off";
defparam \immval_ID[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N13
dffeas \immval_ID[5]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immval_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \immval_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y11_N32
dffeas \immval_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[2] .is_wysiwyg = "true";
defparam \immval_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N42
cyclonev_lcell_comb \Equal22~0 (
// Equation(s):
// \Equal22~0_combout  = ( !op1_ID[4] & ( \Equal15~0_combout  & ( (op1_ID[2] & (!op1_ID[5] & op1_ID[3])) ) ) )

	.dataa(gnd),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[5]),
	.datad(!op1_ID[3]),
	.datae(!op1_ID[4]),
	.dataf(!\Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal22~0 .extended_lut = "off";
defparam \Equal22~0 .lut_mask = 64'h0000000000300000;
defparam \Equal22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[3]~1 (
// Equation(s):
// \aluout_EX_r[3]~1_combout  = ( !op1_ID[0] & ( \Equal22~0_combout  & ( (\Equal19~0_combout  & op1_ID[1]) ) ) ) # ( op1_ID[0] & ( !\Equal22~0_combout  & ( (!\Equal19~0_combout ) # (op1_ID[1]) ) ) ) # ( !op1_ID[0] & ( !\Equal22~0_combout  & ( 
// (!\Equal19~0_combout ) # (op1_ID[1]) ) ) )

	.dataa(gnd),
	.datab(!\Equal19~0_combout ),
	.datac(!op1_ID[1]),
	.datad(gnd),
	.datae(!op1_ID[0]),
	.dataf(!\Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~1 .extended_lut = "off";
defparam \aluout_EX_r[3]~1 .lut_mask = 64'hCFCFCFCF03030000;
defparam \aluout_EX_r[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N18
cyclonev_lcell_comb \imem~36 (
// Equation(s):
// \imem~36_combout  = (PC_FE[5] & PC_FE[3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~36 .extended_lut = "off";
defparam \imem~36 .lut_mask = 64'h000F000F000F000F;
defparam \imem~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N21
cyclonev_lcell_comb \imem~37 (
// Equation(s):
// \imem~37_combout  = ( PC_FE[4] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & (\imem~36_combout )) # (PC_FE[6] & ((!\imem~36_combout ) # (!PC_FE[2]))))) ) ) # ( !PC_FE[4] & ( (PC_FE[6] & (\imem~36_combout  & (!\PC_FE[9]~DUPLICATE_q  & !PC_FE[2]))) ) )

	.dataa(!PC_FE[6]),
	.datab(!\imem~36_combout ),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~37 .extended_lut = "off";
defparam \imem~37 .lut_mask = 64'h1000100070607060;
defparam \imem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N42
cyclonev_lcell_comb \imem~35 (
// Equation(s):
// \imem~35_combout  = ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & (PC_FE[5] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & (PC_FE[5] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~35 .extended_lut = "off";
defparam \imem~35 .lut_mask = 64'h0A00020000000000;
defparam \imem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N54
cyclonev_lcell_comb \imem~34 (
// Equation(s):
// \imem~34_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[5] $ (((PC_FE[6] & PC_FE[3]))))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((PC_FE[5]) # (PC_FE[3]))) # (PC_FE[6] & ((!PC_FE[3]) # 
// (!PC_FE[5]))))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((PC_FE[5]) # (PC_FE[3]))) # (PC_FE[6] & ((!PC_FE[5]))))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6] & ((PC_FE[5]))) # (PC_FE[6] 
// & (!PC_FE[3])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~34 .extended_lut = "off";
defparam \imem~34 .lut_mask = 64'h004E007A007E00E1;
defparam \imem~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N39
cyclonev_lcell_comb \imem~26 (
// Equation(s):
// \imem~26_combout  = ( \imem~7_combout  & ( PC_FE[2] ) )

	.dataa(!PC_FE[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~26 .extended_lut = "off";
defparam \imem~26 .lut_mask = 64'h0000000055555555;
defparam \imem~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N0
cyclonev_lcell_comb \imem~38 (
// Equation(s):
// \imem~38_combout  = ( PC_FE[8] & ( \imem~26_combout  & ( (PC_FE[7]) # (\imem~34_combout ) ) ) ) # ( !PC_FE[8] & ( \imem~26_combout  & ( (!PC_FE[7] & ((\imem~35_combout ))) # (PC_FE[7] & (\imem~37_combout )) ) ) ) # ( PC_FE[8] & ( !\imem~26_combout  & ( 
// (\imem~34_combout  & !PC_FE[7]) ) ) ) # ( !PC_FE[8] & ( !\imem~26_combout  & ( (!PC_FE[7] & ((\imem~35_combout ))) # (PC_FE[7] & (\imem~37_combout )) ) ) )

	.dataa(!\imem~37_combout ),
	.datab(!\imem~35_combout ),
	.datac(!\imem~34_combout ),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[8]),
	.dataf(!\imem~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~38 .extended_lut = "off";
defparam \imem~38 .lut_mask = 64'h33550F0033550FFF;
defparam \imem~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N27
cyclonev_lcell_comb \imem~39 (
// Equation(s):
// \imem~39_combout  = ( \imem~38_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~39 .extended_lut = "off";
defparam \imem~39 .lut_mask = 64'h0000000033333333;
defparam \imem~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N28
dffeas \inst_FE[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~39_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[4] .is_wysiwyg = "true";
defparam \inst_FE[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N50
dffeas \regs[2][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12] .is_wysiwyg = "true";
defparam \regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N1
dffeas \regs[10][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][12] .is_wysiwyg = "true";
defparam \regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y4_N25
dffeas \regs[6][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][12] .is_wysiwyg = "true";
defparam \regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N12
cyclonev_lcell_comb \regval2_ID~132 (
// Equation(s):
// \regval2_ID~132_combout  = ( \regs[14][12]~q  & ( \regs[6][12]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][12]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][12]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[14][12]~q  & ( \regs[6][12]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][12]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][12]~q ))))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[14][12]~q  & ( !\regs[6][12]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// (\regs[2][12]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][12]~q ))))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][12]~q  & ( !\regs[6][12]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][12]~q )) # 
// (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][12]~q ))))) ) ) )

	.dataa(!\regs[2][12]~q ),
	.datab(!inst_FE[2]),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[10][12]~q ),
	.datae(!\regs[14][12]~q ),
	.dataf(!\regs[6][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~132 .extended_lut = "off";
defparam \regval2_ID~132 .lut_mask = 64'h404C434F707C737F;
defparam \regval2_ID~132 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N25
dffeas \regs[11][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][12] .is_wysiwyg = "true";
defparam \regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N54
cyclonev_lcell_comb \regs[3][12]~feeder (
// Equation(s):
// \regs[3][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][12]~feeder .extended_lut = "off";
defparam \regs[3][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N56
dffeas \regs[3][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][12] .is_wysiwyg = "true";
defparam \regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N38
dffeas \regs[7][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][12] .is_wysiwyg = "true";
defparam \regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N44
dffeas \regs[15][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][12] .is_wysiwyg = "true";
defparam \regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N36
cyclonev_lcell_comb \regval2_ID~133 (
// Equation(s):
// \regval2_ID~133_combout  = ( \regs[7][12]~q  & ( \regs[15][12]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[3][12]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[11][12]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[7][12]~q  & ( \regs[15][12]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[3][12]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[11][12]~q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][12]~q  & ( !\regs[15][12]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// ((\regs[3][12]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[11][12]~q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[7][12]~q  & ( !\regs[15][12]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[3][12]~q ))) # 
// (\inst_FE[3]~DUPLICATE_q  & (\regs[11][12]~q )))) ) ) )

	.dataa(!\regs[11][12]~q ),
	.datab(!inst_FE[2]),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[3][12]~q ),
	.datae(!\regs[7][12]~q ),
	.dataf(!\regs[15][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~133 .extended_lut = "off";
defparam \regval2_ID~133 .lut_mask = 64'h04C434F407C737F7;
defparam \regval2_ID~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N52
dffeas \regs[9][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][12] .is_wysiwyg = "true";
defparam \regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N44
dffeas \regs[5][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][12] .is_wysiwyg = "true";
defparam \regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N49
dffeas \regs[13][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][12] .is_wysiwyg = "true";
defparam \regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N49
dffeas \regs[1][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][12] .is_wysiwyg = "true";
defparam \regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N48
cyclonev_lcell_comb \regval2_ID~131 (
// Equation(s):
// \regval2_ID~131_combout  = ( \regs[13][12]~q  & ( \regs[1][12]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[9][12]~q ))) # (inst_FE[2] & (((\regs[5][12]~q ) # (inst_FE[3])))) ) ) ) # ( !\regs[13][12]~q  & ( \regs[1][12]~q  & ( (!inst_FE[2] & 
// (((!inst_FE[3])) # (\regs[9][12]~q ))) # (inst_FE[2] & (((!inst_FE[3] & \regs[5][12]~q )))) ) ) ) # ( \regs[13][12]~q  & ( !\regs[1][12]~q  & ( (!inst_FE[2] & (\regs[9][12]~q  & (inst_FE[3]))) # (inst_FE[2] & (((\regs[5][12]~q ) # (inst_FE[3])))) ) ) ) # 
// ( !\regs[13][12]~q  & ( !\regs[1][12]~q  & ( (!inst_FE[2] & (\regs[9][12]~q  & (inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3] & \regs[5][12]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[9][12]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[5][12]~q ),
	.datae(!\regs[13][12]~q ),
	.dataf(!\regs[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~131 .extended_lut = "off";
defparam \regval2_ID~131 .lut_mask = 64'h02520757A2F2A7F7;
defparam \regval2_ID~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N24
cyclonev_lcell_comb \regs[12][12]~feeder (
// Equation(s):
// \regs[12][12]~feeder_combout  = regval_MEM[12]

	.dataa(gnd),
	.datab(!regval_MEM[12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][12]~feeder .extended_lut = "off";
defparam \regs[12][12]~feeder .lut_mask = 64'h3333333333333333;
defparam \regs[12][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N26
dffeas \regs[12][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][12] .is_wysiwyg = "true";
defparam \regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N27
cyclonev_lcell_comb \regs[8][12]~feeder (
// Equation(s):
// \regs[8][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][12]~feeder .extended_lut = "off";
defparam \regs[8][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N28
dffeas \regs[8][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][12] .is_wysiwyg = "true";
defparam \regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N49
dffeas \regs[4][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][12] .is_wysiwyg = "true";
defparam \regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N48
cyclonev_lcell_comb \regs[0][12]~feeder (
// Equation(s):
// \regs[0][12]~feeder_combout  = ( regval_MEM[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][12]~feeder .extended_lut = "off";
defparam \regs[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N50
dffeas \regs[0][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][12] .is_wysiwyg = "true";
defparam \regs[0][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \regval2_ID~130 (
// Equation(s):
// \regval2_ID~130_combout  = ( \regs[4][12]~q  & ( \regs[0][12]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & ((\regs[8][12]~q ))) # (inst_FE[2] & (\regs[12][12]~q ))) ) ) ) # ( !\regs[4][12]~q  & ( \regs[0][12]~q  & ( (!inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[8][12]~q )))) # (inst_FE[2] & (\regs[12][12]~q  & (\inst_FE[3]~DUPLICATE_q ))) ) ) ) # ( \regs[4][12]~q  & ( !\regs[0][12]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[8][12]~q )))) # (inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[12][12]~q ))) ) ) ) # ( !\regs[4][12]~q  & ( !\regs[0][12]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & ((\regs[8][12]~q ))) # (inst_FE[2] & (\regs[12][12]~q )))) ) ) )

	.dataa(!\regs[12][12]~q ),
	.datab(!inst_FE[2]),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[8][12]~q ),
	.datae(!\regs[4][12]~q ),
	.dataf(!\regs[0][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~130 .extended_lut = "off";
defparam \regval2_ID~130 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval2_ID~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N12
cyclonev_lcell_comb \regval2_ID~134 (
// Equation(s):
// \regval2_ID~134_combout  = ( \regval2_ID~131_combout  & ( \regval2_ID~130_combout  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regval2_ID~132_combout )) # (inst_FE[0] & ((\regval2_ID~133_combout )))) ) ) ) # ( !\regval2_ID~131_combout  & ( 
// \regval2_ID~130_combout  & ( (!inst_FE[1] & (((!inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~132_combout )) # (inst_FE[0] & ((\regval2_ID~133_combout ))))) ) ) ) # ( \regval2_ID~131_combout  & ( !\regval2_ID~130_combout  & ( (!inst_FE[1] & 
// (((inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~132_combout )) # (inst_FE[0] & ((\regval2_ID~133_combout ))))) ) ) ) # ( !\regval2_ID~131_combout  & ( !\regval2_ID~130_combout  & ( (inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~132_combout )) # 
// (inst_FE[0] & ((\regval2_ID~133_combout ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regval2_ID~132_combout ),
	.datac(!\regval2_ID~133_combout ),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~131_combout ),
	.dataf(!\regval2_ID~130_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~134 .extended_lut = "off";
defparam \regval2_ID~134 .lut_mask = 64'h110511AFBB05BBAF;
defparam \regval2_ID~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N14
dffeas \regval2_ID[12]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~134_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N2
dffeas \regval2_EX[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[12]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[12] .is_wysiwyg = "true";
defparam \regval2_EX[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N22
dffeas \dmem_rtl_0_bypass[53] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[53]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[53] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[53] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N12
cyclonev_lcell_comb \dmem_rtl_0_bypass[54]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[54]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[54]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N14
dffeas \dmem_rtl_0_bypass[54] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[54]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[54]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[54] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[54] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N18
cyclonev_lcell_comb \dmem~0feeder (
// Equation(s):
// \dmem~0feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~0feeder .extended_lut = "off";
defparam \dmem~0feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem~0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N19
dffeas \dmem~0 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem~0feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~0 .is_wysiwyg = "true";
defparam \dmem~0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N6
cyclonev_lcell_comb \imem~117 (
// Equation(s):
// \imem~117_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (PC_FE[6] & (!PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (PC_FE[6] & (PC_FE[7] & (!PC_FE[3] $ (!PC_FE[5])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & 
// (PC_FE[5] & !PC_FE[7]))) # (PC_FE[6] & (!PC_FE[3] & (!PC_FE[5] & PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (PC_FE[6] & (PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~117 .extended_lut = "off";
defparam \imem~117 .lut_mask = 64'h0100024000140400;
defparam \imem~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N33
cyclonev_lcell_comb \imem~83 (
// Equation(s):
// \imem~83_combout  = (!PC_FE[2] & ((!PC_FE[3] & (PC_FE[4] & !PC_FE[7])) # (PC_FE[3] & (!PC_FE[4] & PC_FE[7]))))

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[7]),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~83 .extended_lut = "off";
defparam \imem~83 .lut_mask = 64'h2400240024002400;
defparam \imem~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N48
cyclonev_lcell_comb \imem~84 (
// Equation(s):
// \imem~84_combout  = ( !PC_FE[5] & ( \PC_FE[9]~DUPLICATE_q  & ( (!PC_FE[6] & (\imem~3_combout  & \imem~83_combout )) ) ) ) # ( PC_FE[5] & ( !\PC_FE[9]~DUPLICATE_q  & ( (\imem~117_combout  & \imem~3_combout ) ) ) ) # ( !PC_FE[5] & ( !\PC_FE[9]~DUPLICATE_q  
// & ( (\imem~117_combout  & \imem~3_combout ) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!\imem~117_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~83_combout ),
	.datae(!PC_FE[5]),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~84 .extended_lut = "off";
defparam \imem~84 .lut_mask = 64'h03030303000A0000;
defparam \imem~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N49
dffeas \inst_FE[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~84_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[16]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[16] .is_wysiwyg = "true";
defparam \inst_FE[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N21
cyclonev_lcell_comb \immval_ID[8]~feeder (
// Equation(s):
// \immval_ID[8]~feeder_combout  = ( inst_FE[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[8]~feeder .extended_lut = "off";
defparam \immval_ID[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N22
dffeas \immval_ID[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[8] .is_wysiwyg = "true";
defparam \immval_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N58
dffeas \regs[12][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][8] .is_wysiwyg = "true";
defparam \regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N10
dffeas \regs[8][8]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N13
dffeas \regs[4][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][8] .is_wysiwyg = "true";
defparam \regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N52
dffeas \regs[0][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][8] .is_wysiwyg = "true";
defparam \regs[0][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N12
cyclonev_lcell_comb \regval2_ID~60 (
// Equation(s):
// \regval2_ID~60_combout  = ( \regs[4][8]~q  & ( \regs[0][8]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[8][8]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[12][8]~q ))) ) ) ) # ( !\regs[4][8]~q  & ( \regs[0][8]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # 
// (\regs[8][8]~DUPLICATE_q )))) # (inst_FE[2] & (\regs[12][8]~q  & (inst_FE[3]))) ) ) ) # ( \regs[4][8]~q  & ( !\regs[0][8]~q  & ( (!inst_FE[2] & (((inst_FE[3] & \regs[8][8]~DUPLICATE_q )))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[12][8]~q ))) ) ) ) # ( 
// !\regs[4][8]~q  & ( !\regs[0][8]~q  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[8][8]~DUPLICATE_q ))) # (inst_FE[2] & (\regs[12][8]~q )))) ) ) )

	.dataa(!\regs[12][8]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][8]~DUPLICATE_q ),
	.datae(!\regs[4][8]~q ),
	.dataf(!\regs[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~60 .extended_lut = "off";
defparam \regval2_ID~60 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval2_ID~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N29
dffeas \regs[10][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][8] .is_wysiwyg = "true";
defparam \regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N40
dffeas \regs[6][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][8] .is_wysiwyg = "true";
defparam \regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N31
dffeas \regs[14][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][8] .is_wysiwyg = "true";
defparam \regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N0
cyclonev_lcell_comb \regs[2][8]~feeder (
// Equation(s):
// \regs[2][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][8]~feeder .extended_lut = "off";
defparam \regs[2][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N1
dffeas \regs[2][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][8] .is_wysiwyg = "true";
defparam \regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N30
cyclonev_lcell_comb \regval2_ID~62 (
// Equation(s):
// \regval2_ID~62_combout  = ( \regs[14][8]~q  & ( \regs[2][8]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[6][8]~q )))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[10][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( \regs[2][8]~q  & ( 
// (!\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[6][8]~q )))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[10][8]~q  & ((!inst_FE[2])))) ) ) ) # ( \regs[14][8]~q  & ( !\regs[2][8]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((\regs[6][8]~q  & inst_FE[2])))) # 
// (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[10][8]~q ))) ) ) ) # ( !\regs[14][8]~q  & ( !\regs[2][8]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((\regs[6][8]~q  & inst_FE[2])))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[10][8]~q  & ((!inst_FE[2])))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[10][8]~q ),
	.datac(!\regs[6][8]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[14][8]~q ),
	.dataf(!\regs[2][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~62 .extended_lut = "off";
defparam \regval2_ID~62 .lut_mask = 64'h110A115FBB0ABB5F;
defparam \regval2_ID~62 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N49
dffeas \regs[11][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][8] .is_wysiwyg = "true";
defparam \regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N25
dffeas \regs[15][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][8] .is_wysiwyg = "true";
defparam \regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N20
dffeas \regs[7][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][8] .is_wysiwyg = "true";
defparam \regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N9
cyclonev_lcell_comb \regs[3][8]~feeder (
// Equation(s):
// \regs[3][8]~feeder_combout  = ( regval_MEM[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][8]~feeder .extended_lut = "off";
defparam \regs[3][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N10
dffeas \regs[3][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][8] .is_wysiwyg = "true";
defparam \regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N18
cyclonev_lcell_comb \regval2_ID~63 (
// Equation(s):
// \regval2_ID~63_combout  = ( \regs[7][8]~q  & ( \regs[3][8]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[11][8]~q )) # (inst_FE[2] & ((\regs[15][8]~q )))) ) ) ) # ( !\regs[7][8]~q  & ( \regs[3][8]~q  & ( (!inst_FE[2] & ((!inst_FE[3]) # ((\regs[11][8]~q 
// )))) # (inst_FE[2] & (inst_FE[3] & ((\regs[15][8]~q )))) ) ) ) # ( \regs[7][8]~q  & ( !\regs[3][8]~q  & ( (!inst_FE[2] & (inst_FE[3] & (\regs[11][8]~q ))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[15][8]~q )))) ) ) ) # ( !\regs[7][8]~q  & ( !\regs[3][8]~q  
// & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[11][8]~q )) # (inst_FE[2] & ((\regs[15][8]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[11][8]~q ),
	.datad(!\regs[15][8]~q ),
	.datae(!\regs[7][8]~q ),
	.dataf(!\regs[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~63 .extended_lut = "off";
defparam \regval2_ID~63 .lut_mask = 64'h021346578A9BCEDF;
defparam \regval2_ID~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N14
dffeas \regs[5][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][8] .is_wysiwyg = "true";
defparam \regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N50
dffeas \regs[13][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][8] .is_wysiwyg = "true";
defparam \regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N35
dffeas \regs[9][8]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N48
cyclonev_lcell_comb \regval2_ID~61 (
// Equation(s):
// \regval2_ID~61_combout  = ( \regs[13][8]~q  & ( \regs[9][8]~DUPLICATE_q  & ( ((!inst_FE[2] & ((\regs[1][8]~q ))) # (inst_FE[2] & (\regs[5][8]~q ))) # (\inst_FE[3]~DUPLICATE_q ) ) ) ) # ( !\regs[13][8]~q  & ( \regs[9][8]~DUPLICATE_q  & ( (!inst_FE[2] & 
// (((\regs[1][8]~q ) # (\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (\regs[5][8]~q  & (!\inst_FE[3]~DUPLICATE_q ))) ) ) ) # ( \regs[13][8]~q  & ( !\regs[9][8]~DUPLICATE_q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q  & \regs[1][8]~q )))) # (inst_FE[2] & 
// (((\inst_FE[3]~DUPLICATE_q )) # (\regs[5][8]~q ))) ) ) ) # ( !\regs[13][8]~q  & ( !\regs[9][8]~DUPLICATE_q  & ( (!\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & ((\regs[1][8]~q ))) # (inst_FE[2] & (\regs[5][8]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[5][8]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[1][8]~q ),
	.datae(!\regs[13][8]~q ),
	.dataf(!\regs[9][8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~61 .extended_lut = "off";
defparam \regval2_ID~61 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval2_ID~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N6
cyclonev_lcell_comb \regval2_ID~64 (
// Equation(s):
// \regval2_ID~64_combout  = ( \regval2_ID~63_combout  & ( \regval2_ID~61_combout  & ( ((!inst_FE[1] & (\regval2_ID~60_combout )) # (inst_FE[1] & ((\regval2_ID~62_combout )))) # (inst_FE[0]) ) ) ) # ( !\regval2_ID~63_combout  & ( \regval2_ID~61_combout  & ( 
// (!inst_FE[1] & (((\regval2_ID~60_combout )) # (inst_FE[0]))) # (inst_FE[1] & (!inst_FE[0] & ((\regval2_ID~62_combout )))) ) ) ) # ( \regval2_ID~63_combout  & ( !\regval2_ID~61_combout  & ( (!inst_FE[1] & (!inst_FE[0] & (\regval2_ID~60_combout ))) # 
// (inst_FE[1] & (((\regval2_ID~62_combout )) # (inst_FE[0]))) ) ) ) # ( !\regval2_ID~63_combout  & ( !\regval2_ID~61_combout  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regval2_ID~60_combout )) # (inst_FE[1] & ((\regval2_ID~62_combout ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regval2_ID~60_combout ),
	.datad(!\regval2_ID~62_combout ),
	.datae(!\regval2_ID~63_combout ),
	.dataf(!\regval2_ID~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~64 .extended_lut = "off";
defparam \regval2_ID~64 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regval2_ID~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N7
dffeas \regval2_ID[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~64_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8] .is_wysiwyg = "true";
defparam \regval2_ID[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N29
dffeas \regval2_EX[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[8] .is_wysiwyg = "true";
defparam \regval2_EX[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N9
cyclonev_lcell_comb \imem~56 (
// Equation(s):
// \imem~56_combout  = ( PC_FE[4] & ( (\PC_FE[9]~DUPLICATE_q  & !PC_FE[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!PC_FE[7]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~56 .extended_lut = "off";
defparam \imem~56 .lut_mask = 64'h000000000F000F00;
defparam \imem~56 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N6
cyclonev_lcell_comb \imem~57 (
// Equation(s):
// \imem~57_combout  = ( !PC_FE[5] & ( (!PC_FE[6] & (\imem~56_combout  & (!PC_FE[2] & !PC_FE[3]))) ) )

	.dataa(!PC_FE[6]),
	.datab(!\imem~56_combout ),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~57 .extended_lut = "off";
defparam \imem~57 .lut_mask = 64'h2000200000000000;
defparam \imem~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N54
cyclonev_lcell_comb \imem~81 (
// Equation(s):
// \imem~81_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & (!PC_FE[5] & PC_FE[7]))) # (PC_FE[6] & (!PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[6] & (!PC_FE[3] & (!PC_FE[5] & !PC_FE[7]))) # (PC_FE[6] & 
// (!PC_FE[3] $ (((!PC_FE[5]) # (!PC_FE[7]))))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & (!PC_FE[3] $ ((PC_FE[5])))) # (PC_FE[6] & (!PC_FE[3] & ((!PC_FE[5]) # (PC_FE[7])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (PC_FE[6] & (PC_FE[3] & (PC_FE[5] & 
// !PC_FE[7]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~81 .extended_lut = "off";
defparam \imem~81 .lut_mask = 64'h0100C2C691140420;
defparam \imem~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N18
cyclonev_lcell_comb \imem~82 (
// Equation(s):
// \imem~82_combout  = ( \PC_FE[9]~DUPLICATE_q  & ( (\imem~57_combout  & \imem~3_combout ) ) ) # ( !\PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & ((\imem~81_combout ) # (\imem~57_combout ))) ) )

	.dataa(gnd),
	.datab(!\imem~57_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~81_combout ),
	.datae(gnd),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~82 .extended_lut = "off";
defparam \imem~82 .lut_mask = 64'h030F030F03030303;
defparam \imem~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N19
dffeas \inst_FE[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~82_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[17]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[17] .is_wysiwyg = "true";
defparam \inst_FE[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N51
cyclonev_lcell_comb \immval_ID[9]~feeder (
// Equation(s):
// \immval_ID[9]~feeder_combout  = ( inst_FE[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[9]~feeder .extended_lut = "off";
defparam \immval_ID[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N52
dffeas \immval_ID[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[9] .is_wysiwyg = "true";
defparam \immval_ID[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N15
cyclonev_lcell_comb \regs[2][9]~feeder (
// Equation(s):
// \regs[2][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][9]~feeder .extended_lut = "off";
defparam \regs[2][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N16
dffeas \regs[2][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][9] .is_wysiwyg = "true";
defparam \regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y14_N52
dffeas \regs[0][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][9] .is_wysiwyg = "true";
defparam \regs[0][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N14
dffeas \regs[1][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][9] .is_wysiwyg = "true";
defparam \regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y7_N22
dffeas \regs[3][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][9] .is_wysiwyg = "true";
defparam \regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N12
cyclonev_lcell_comb \regval2_ID~10 (
// Equation(s):
// \regval2_ID~10_combout  = ( \regs[1][9]~q  & ( \regs[3][9]~q  & ( ((!inst_FE[1] & ((\regs[0][9]~q ))) # (inst_FE[1] & (\regs[2][9]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[1][9]~q  & ( \regs[3][9]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & \regs[0][9]~q )))) # 
// (inst_FE[1] & (((inst_FE[0])) # (\regs[2][9]~q ))) ) ) ) # ( \regs[1][9]~q  & ( !\regs[3][9]~q  & ( (!inst_FE[1] & (((\regs[0][9]~q ) # (inst_FE[0])))) # (inst_FE[1] & (\regs[2][9]~q  & (!inst_FE[0]))) ) ) ) # ( !\regs[1][9]~q  & ( !\regs[3][9]~q  & ( 
// (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][9]~q ))) # (inst_FE[1] & (\regs[2][9]~q )))) ) ) )

	.dataa(!\regs[2][9]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[0][9]~q ),
	.datae(!\regs[1][9]~q ),
	.dataf(!\regs[3][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~10 .extended_lut = "off";
defparam \regval2_ID~10 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regval2_ID~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N16
dffeas \regs[9][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9] .is_wysiwyg = "true";
defparam \regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N49
dffeas \regs[11][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][9] .is_wysiwyg = "true";
defparam \regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N52
dffeas \regs[8][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][9] .is_wysiwyg = "true";
defparam \regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N48
cyclonev_lcell_comb \regval2_ID~12 (
// Equation(s):
// \regval2_ID~12_combout  = ( \regs[11][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[0] & (((!inst_FE[1]) # (\regs[10][9]~q )))) # (inst_FE[0] & (((inst_FE[1])) # (\regs[9][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & ( \regs[8][9]~q  & ( (!inst_FE[0] & (((!inst_FE[1]) 
// # (\regs[10][9]~q )))) # (inst_FE[0] & (\regs[9][9]~q  & (!inst_FE[1]))) ) ) ) # ( \regs[11][9]~q  & ( !\regs[8][9]~q  & ( (!inst_FE[0] & (((inst_FE[1] & \regs[10][9]~q )))) # (inst_FE[0] & (((inst_FE[1])) # (\regs[9][9]~q ))) ) ) ) # ( !\regs[11][9]~q  & 
// ( !\regs[8][9]~q  & ( (!inst_FE[0] & (((inst_FE[1] & \regs[10][9]~q )))) # (inst_FE[0] & (\regs[9][9]~q  & (!inst_FE[1]))) ) ) )

	.dataa(!\regs[9][9]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[10][9]~q ),
	.datae(!\regs[11][9]~q ),
	.dataf(!\regs[8][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~12 .extended_lut = "off";
defparam \regval2_ID~12 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regval2_ID~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N44
dffeas \regs[4][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][9] .is_wysiwyg = "true";
defparam \regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N44
dffeas \regs[5][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][9] .is_wysiwyg = "true";
defparam \regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N20
dffeas \regs[7][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][9] .is_wysiwyg = "true";
defparam \regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N4
dffeas \regs[6][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][9] .is_wysiwyg = "true";
defparam \regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N18
cyclonev_lcell_comb \regval2_ID~11 (
// Equation(s):
// \regval2_ID~11_combout  = ( \regs[7][9]~q  & ( \regs[6][9]~q  & ( ((!inst_FE[0] & (\regs[4][9]~q )) # (inst_FE[0] & ((\regs[5][9]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[7][9]~q  & ( \regs[6][9]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[4][9]~q ))) # 
// (inst_FE[0] & (((\regs[5][9]~q  & !inst_FE[1])))) ) ) ) # ( \regs[7][9]~q  & ( !\regs[6][9]~q  & ( (!inst_FE[0] & (\regs[4][9]~q  & ((!inst_FE[1])))) # (inst_FE[0] & (((inst_FE[1]) # (\regs[5][9]~q )))) ) ) ) # ( !\regs[7][9]~q  & ( !\regs[6][9]~q  & ( 
// (!inst_FE[1] & ((!inst_FE[0] & (\regs[4][9]~q )) # (inst_FE[0] & ((\regs[5][9]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[4][9]~q ),
	.datac(!\regs[5][9]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[7][9]~q ),
	.dataf(!\regs[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~11 .extended_lut = "off";
defparam \regval2_ID~11 .lut_mask = 64'h2700275527AA27FF;
defparam \regval2_ID~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N5
dffeas \regs[12][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9] .is_wysiwyg = "true";
defparam \regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N8
dffeas \regs[15][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][9] .is_wysiwyg = "true";
defparam \regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y10_N38
dffeas \regs[13][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][9] .is_wysiwyg = "true";
defparam \regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y6_N31
dffeas \regs[14][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][9] .is_wysiwyg = "true";
defparam \regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y10_N36
cyclonev_lcell_comb \regval2_ID~13 (
// Equation(s):
// \regval2_ID~13_combout  = ( \regs[13][9]~q  & ( \regs[14][9]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[12][9]~q ))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[15][9]~q )))) ) ) ) # ( !\regs[13][9]~q  & ( \regs[14][9]~q  & ( (!inst_FE[0] & 
// (((inst_FE[1])) # (\regs[12][9]~q ))) # (inst_FE[0] & (((inst_FE[1] & \regs[15][9]~q )))) ) ) ) # ( \regs[13][9]~q  & ( !\regs[14][9]~q  & ( (!inst_FE[0] & (\regs[12][9]~q  & (!inst_FE[1]))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[15][9]~q )))) ) ) ) # ( 
// !\regs[13][9]~q  & ( !\regs[14][9]~q  & ( (!inst_FE[0] & (\regs[12][9]~q  & (!inst_FE[1]))) # (inst_FE[0] & (((inst_FE[1] & \regs[15][9]~q )))) ) ) )

	.dataa(!\regs[12][9]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[15][9]~q ),
	.datae(!\regs[13][9]~q ),
	.dataf(!\regs[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~13 .extended_lut = "off";
defparam \regval2_ID~13 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval2_ID~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N0
cyclonev_lcell_comb \regval2_ID~14 (
// Equation(s):
// \regval2_ID~14_combout  = ( \regval2_ID~11_combout  & ( \regval2_ID~13_combout  & ( ((!inst_FE[3] & (\regval2_ID~10_combout )) # (inst_FE[3] & ((\regval2_ID~12_combout )))) # (inst_FE[2]) ) ) ) # ( !\regval2_ID~11_combout  & ( \regval2_ID~13_combout  & ( 
// (!inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~10_combout )) # (inst_FE[3] & ((\regval2_ID~12_combout ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regval2_ID~11_combout  & ( !\regval2_ID~13_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// (\regval2_ID~10_combout )) # (inst_FE[3] & ((\regval2_ID~12_combout ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( !\regval2_ID~11_combout  & ( !\regval2_ID~13_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~10_combout )) # (inst_FE[3] & 
// ((\regval2_ID~12_combout ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regval2_ID~10_combout ),
	.datac(!inst_FE[3]),
	.datad(!\regval2_ID~12_combout ),
	.datae(!\regval2_ID~11_combout ),
	.dataf(!\regval2_ID~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~14 .extended_lut = "off";
defparam \regval2_ID~14 .lut_mask = 64'h202A707A252F757F;
defparam \regval2_ID~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N1
dffeas \regval2_ID[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~14_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[9] .is_wysiwyg = "true";
defparam \regval2_ID[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N36
cyclonev_lcell_comb \regval2_EX[9]~feeder (
// Equation(s):
// \regval2_EX[9]~feeder_combout  = ( regval2_ID[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[9]~feeder .extended_lut = "off";
defparam \regval2_EX[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N38
dffeas \regval2_EX[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[9] .is_wysiwyg = "true";
defparam \regval2_EX[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N27
cyclonev_lcell_comb \imem~66 (
// Equation(s):
// \imem~66_combout  = ( !PC_FE[6] & ( (PC_FE[2] & (!PC_FE[7] & (\imem~36_combout  & !PC_FE[4]))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[7]),
	.datac(!\imem~36_combout ),
	.datad(!PC_FE[4]),
	.datae(gnd),
	.dataf(!PC_FE[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~66 .extended_lut = "off";
defparam \imem~66 .lut_mask = 64'h0400040000000000;
defparam \imem~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N24
cyclonev_lcell_comb \imem~120 (
// Equation(s):
// \imem~120_combout  = ( PC_FE[4] & ( (!PC_FE[2] & (PC_FE[7] & (!PC_FE[5] $ (!PC_FE[3])))) # (PC_FE[2] & (!PC_FE[7] & (PC_FE[5] & !PC_FE[3]))) ) ) # ( !PC_FE[4] & ( (!PC_FE[2] & (!PC_FE[7] & (PC_FE[5] & PC_FE[3]))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~120 .extended_lut = "off";
defparam \imem~120 .lut_mask = 64'h0008000806200620;
defparam \imem~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N0
cyclonev_lcell_comb \imem~67 (
// Equation(s):
// \imem~67_combout  = ( \imem~120_combout  & ( \PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & \imem~57_combout ) ) ) ) # ( !\imem~120_combout  & ( \PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & \imem~57_combout ) ) ) ) # ( \imem~120_combout  & ( 
// !\PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & (((\imem~57_combout ) # (\imem~66_combout )) # (PC_FE[6]))) ) ) ) # ( !\imem~120_combout  & ( !\PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & ((\imem~57_combout ) # (\imem~66_combout ))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!\imem~66_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\imem~57_combout ),
	.datae(!\imem~120_combout ),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~67 .extended_lut = "off";
defparam \imem~67 .lut_mask = 64'h030F070F000F000F;
defparam \imem~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N1
dffeas \inst_FE[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~67_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[18]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[18] .is_wysiwyg = "true";
defparam \inst_FE[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \immval_ID[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[10] .is_wysiwyg = "true";
defparam \immval_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[50]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[50]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[50]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N41
dffeas \dmem_rtl_0_bypass[50] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[50]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[50]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[50] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[50] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N26
dffeas \regs[15][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][10] .is_wysiwyg = "true";
defparam \regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y6_N40
dffeas \regs[11][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][10] .is_wysiwyg = "true";
defparam \regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N19
dffeas \regs[7][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][10] .is_wysiwyg = "true";
defparam \regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N30
cyclonev_lcell_comb \regval2_ID~143 (
// Equation(s):
// \regval2_ID~143_combout  = ( \regs[3][10]~q  & ( \regs[7][10]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & ((\regs[11][10]~q ))) # (inst_FE[2] & (\regs[15][10]~q ))) ) ) ) # ( !\regs[3][10]~q  & ( \regs[7][10]~q  & ( (!inst_FE[2] & 
// (((\regs[11][10]~q  & \inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[15][10]~q ))) ) ) ) # ( \regs[3][10]~q  & ( !\regs[7][10]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[11][10]~q )))) # (inst_FE[2] 
// & (\regs[15][10]~q  & ((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[3][10]~q  & ( !\regs[7][10]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & ((\regs[11][10]~q ))) # (inst_FE[2] & (\regs[15][10]~q )))) ) ) )

	.dataa(!\regs[15][10]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[11][10]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[3][10]~q ),
	.dataf(!\regs[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~143 .extended_lut = "off";
defparam \regval2_ID~143 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \regval2_ID~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \regs[2][10]~feeder (
// Equation(s):
// \regs[2][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][10]~feeder .extended_lut = "off";
defparam \regs[2][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N13
dffeas \regs[2][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][10] .is_wysiwyg = "true";
defparam \regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N17
dffeas \regs[10][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][10] .is_wysiwyg = "true";
defparam \regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N29
dffeas \regs[14][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][10] .is_wysiwyg = "true";
defparam \regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \regs[6][10]~feeder (
// Equation(s):
// \regs[6][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][10]~feeder .extended_lut = "off";
defparam \regs[6][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N55
dffeas \regs[6][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][10] .is_wysiwyg = "true";
defparam \regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N27
cyclonev_lcell_comb \regval2_ID~142 (
// Equation(s):
// \regval2_ID~142_combout  = ( \regs[14][10]~q  & ( \regs[6][10]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][10]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][10]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[14][10]~q  & ( \regs[6][10]~q  & ( 
// (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[2][10]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2] & \regs[10][10]~q )))) ) ) ) # ( \regs[14][10]~q  & ( !\regs[6][10]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (\regs[2][10]~q  & (!inst_FE[2]))) # 
// (\inst_FE[3]~DUPLICATE_q  & (((\regs[10][10]~q ) # (inst_FE[2])))) ) ) ) # ( !\regs[14][10]~q  & ( !\regs[6][10]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][10]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][10]~q ))))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[2][10]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[10][10]~q ),
	.datae(!\regs[14][10]~q ),
	.dataf(!\regs[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~142 .extended_lut = "off";
defparam \regval2_ID~142 .lut_mask = 64'h207025752A7A2F7F;
defparam \regval2_ID~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N50
dffeas \regs[8][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][10] .is_wysiwyg = "true";
defparam \regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N36
cyclonev_lcell_comb \regs[12][10]~feeder (
// Equation(s):
// \regs[12][10]~feeder_combout  = ( regval_MEM[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][10]~feeder .extended_lut = "off";
defparam \regs[12][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N37
dffeas \regs[12][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][10] .is_wysiwyg = "true";
defparam \regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N26
dffeas \regs[4][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][10] .is_wysiwyg = "true";
defparam \regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N52
dffeas \regs[0][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][10] .is_wysiwyg = "true";
defparam \regs[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \regval2_ID~140 (
// Equation(s):
// \regval2_ID~140_combout  = ( \regs[4][10]~q  & ( \regs[0][10]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & (\regs[8][10]~q )) # (inst_FE[2] & ((\regs[12][10]~q )))) ) ) ) # ( !\regs[4][10]~q  & ( \regs[0][10]~q  & ( (!inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[8][10]~q ))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[12][10]~q )))) ) ) ) # ( \regs[4][10]~q  & ( !\regs[0][10]~q  & ( (!inst_FE[2] & (\regs[8][10]~q  & (\inst_FE[3]~DUPLICATE_q ))) # (inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[12][10]~q )))) ) ) ) # ( !\regs[4][10]~q  & ( !\regs[0][10]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[8][10]~q )) # (inst_FE[2] & ((\regs[12][10]~q ))))) ) ) )

	.dataa(!\regs[8][10]~q ),
	.datab(!inst_FE[2]),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[12][10]~q ),
	.datae(!\regs[4][10]~q ),
	.dataf(!\regs[0][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~140 .extended_lut = "off";
defparam \regval2_ID~140 .lut_mask = 64'h04073437C4C7F4F7;
defparam \regval2_ID~140 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y6_N2
dffeas \regs[1][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][10] .is_wysiwyg = "true";
defparam \regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N41
dffeas \regs[9][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10] .is_wysiwyg = "true";
defparam \regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N52
dffeas \regs[5][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][10] .is_wysiwyg = "true";
defparam \regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N26
dffeas \regs[13][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][10] .is_wysiwyg = "true";
defparam \regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N24
cyclonev_lcell_comb \regval2_ID~141 (
// Equation(s):
// \regval2_ID~141_combout  = ( \regs[13][10]~q  & ( inst_FE[3] & ( (\regs[9][10]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[13][10]~q  & ( inst_FE[3] & ( (!inst_FE[2] & \regs[9][10]~q ) ) ) ) # ( \regs[13][10]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][10]~q 
// )) # (inst_FE[2] & ((\regs[5][10]~q ))) ) ) ) # ( !\regs[13][10]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][10]~q )) # (inst_FE[2] & ((\regs[5][10]~q ))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[1][10]~q ),
	.datac(!\regs[9][10]~q ),
	.datad(!\regs[5][10]~q ),
	.datae(!\regs[13][10]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~141 .extended_lut = "off";
defparam \regval2_ID~141 .lut_mask = 64'h227722770A0A5F5F;
defparam \regval2_ID~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N54
cyclonev_lcell_comb \regval2_ID~144 (
// Equation(s):
// \regval2_ID~144_combout  = ( inst_FE[1] & ( \regval2_ID~141_combout  & ( (!inst_FE[0] & ((\regval2_ID~142_combout ))) # (inst_FE[0] & (\regval2_ID~143_combout )) ) ) ) # ( !inst_FE[1] & ( \regval2_ID~141_combout  & ( (inst_FE[0]) # 
// (\regval2_ID~140_combout ) ) ) ) # ( inst_FE[1] & ( !\regval2_ID~141_combout  & ( (!inst_FE[0] & ((\regval2_ID~142_combout ))) # (inst_FE[0] & (\regval2_ID~143_combout )) ) ) ) # ( !inst_FE[1] & ( !\regval2_ID~141_combout  & ( (\regval2_ID~140_combout  & 
// !inst_FE[0]) ) ) )

	.dataa(!\regval2_ID~143_combout ),
	.datab(!\regval2_ID~142_combout ),
	.datac(!\regval2_ID~140_combout ),
	.datad(!inst_FE[0]),
	.datae(!inst_FE[1]),
	.dataf(!\regval2_ID~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~144 .extended_lut = "off";
defparam \regval2_ID~144 .lut_mask = 64'h0F0033550FFF3355;
defparam \regval2_ID~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N56
dffeas \regval2_ID[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~144_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10] .is_wysiwyg = "true";
defparam \regval2_ID[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N35
dffeas \regval2_EX[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[10] .is_wysiwyg = "true";
defparam \regval2_EX[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N22
dffeas \dmem_rtl_0_bypass[49] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[49]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[49] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[49] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N27
cyclonev_lcell_comb \aluout_EX_r[3]~0 (
// Equation(s):
// \aluout_EX_r[3]~0_combout  = ( op1_ID[1] & ( (\Equal19~0_combout  & !op1_ID[0]) ) ) # ( !op1_ID[1] & ( (\Equal19~0_combout  & op1_ID[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Equal19~0_combout ),
	.datad(!op1_ID[0]),
	.datae(gnd),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~0 .extended_lut = "off";
defparam \aluout_EX_r[3]~0 .lut_mask = 64'h000F000F0F000F00;
defparam \aluout_EX_r[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N48
cyclonev_lcell_comb \imem~119 (
// Equation(s):
// \imem~119_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[7] & ((!PC_FE[6] & (PC_FE[3] & !PC_FE[5])) # (PC_FE[6] & (!PC_FE[3] & PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (PC_FE[6] & (PC_FE[7] & (!PC_FE[3] $ (!PC_FE[5])))) ) ) ) # ( PC_FE[2] & ( 
// !PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[7] & ((!PC_FE[6] & (!PC_FE[3] & !PC_FE[5])) # (PC_FE[6] & (PC_FE[3] & PC_FE[5])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~119 .extended_lut = "off";
defparam \imem~119 .lut_mask = 64'h8100020000142400;
defparam \imem~119 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N15
cyclonev_lcell_comb \imem~71 (
// Equation(s):
// \imem~71_combout  = ( \imem~57_combout  & ( \imem~3_combout  ) ) # ( !\imem~57_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & (\imem~119_combout  & \imem~3_combout )) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem~119_combout ),
	.datad(!\imem~3_combout ),
	.datae(gnd),
	.dataf(!\imem~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~71 .extended_lut = "off";
defparam \imem~71 .lut_mask = 64'h000A000A00FF00FF;
defparam \imem~71 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N16
dffeas \inst_FE[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~71_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[19]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[19] .is_wysiwyg = "true";
defparam \inst_FE[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N15
cyclonev_lcell_comb \immval_ID[11]~feeder (
// Equation(s):
// \immval_ID[11]~feeder_combout  = ( inst_FE[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[11]~feeder .extended_lut = "off";
defparam \immval_ID[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N16
dffeas \immval_ID[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[11] .is_wysiwyg = "true";
defparam \immval_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N23
dffeas \regs[15][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][11] .is_wysiwyg = "true";
defparam \regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N27
cyclonev_lcell_comb \regs[12][11]~feeder (
// Equation(s):
// \regs[12][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][11]~feeder .extended_lut = "off";
defparam \regs[12][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N28
dffeas \regs[12][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][11] .is_wysiwyg = "true";
defparam \regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N56
dffeas \regs[13][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][11] .is_wysiwyg = "true";
defparam \regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N44
dffeas \regs[14][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][11] .is_wysiwyg = "true";
defparam \regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N54
cyclonev_lcell_comb \regval2_ID~138 (
// Equation(s):
// \regval2_ID~138_combout  = ( \regs[13][11]~q  & ( \regs[14][11]~q  & ( (!inst_FE[0] & (((inst_FE[1]) # (\regs[12][11]~q )))) # (inst_FE[0] & (((!inst_FE[1])) # (\regs[15][11]~q ))) ) ) ) # ( !\regs[13][11]~q  & ( \regs[14][11]~q  & ( (!inst_FE[0] & 
// (((inst_FE[1]) # (\regs[12][11]~q )))) # (inst_FE[0] & (\regs[15][11]~q  & ((inst_FE[1])))) ) ) ) # ( \regs[13][11]~q  & ( !\regs[14][11]~q  & ( (!inst_FE[0] & (((\regs[12][11]~q  & !inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1])) # (\regs[15][11]~q ))) ) 
// ) ) # ( !\regs[13][11]~q  & ( !\regs[14][11]~q  & ( (!inst_FE[0] & (((\regs[12][11]~q  & !inst_FE[1])))) # (inst_FE[0] & (\regs[15][11]~q  & ((inst_FE[1])))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[15][11]~q ),
	.datac(!\regs[12][11]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[13][11]~q ),
	.dataf(!\regs[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~138 .extended_lut = "off";
defparam \regval2_ID~138 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regval2_ID~138 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N19
dffeas \regs[4][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][11] .is_wysiwyg = "true";
defparam \regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N1
dffeas \regs[5][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][11] .is_wysiwyg = "true";
defparam \regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N7
dffeas \regs[7][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][11] .is_wysiwyg = "true";
defparam \regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N6
cyclonev_lcell_comb \regval2_ID~136 (
// Equation(s):
// \regval2_ID~136_combout  = ( \regs[7][11]~q  & ( \regs[6][11]~q  & ( ((!inst_FE[0] & (\regs[4][11]~q )) # (inst_FE[0] & ((\regs[5][11]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[7][11]~q  & ( \regs[6][11]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[4][11]~q 
// )) # (inst_FE[0] & ((\regs[5][11]~q ))))) # (inst_FE[1] & (((!inst_FE[0])))) ) ) ) # ( \regs[7][11]~q  & ( !\regs[6][11]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[4][11]~q )) # (inst_FE[0] & ((\regs[5][11]~q ))))) # (inst_FE[1] & (((inst_FE[0])))) ) ) 
// ) # ( !\regs[7][11]~q  & ( !\regs[6][11]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[4][11]~q )) # (inst_FE[0] & ((\regs[5][11]~q ))))) ) ) )

	.dataa(!\regs[4][11]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[5][11]~q ),
	.datae(!\regs[7][11]~q ),
	.dataf(!\regs[6][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~136 .extended_lut = "off";
defparam \regval2_ID~136 .lut_mask = 64'h404C434F707C737F;
defparam \regval2_ID~136 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N47
dffeas \regs[8][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][11] .is_wysiwyg = "true";
defparam \regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N18
cyclonev_lcell_comb \regs[9][11]~feeder (
// Equation(s):
// \regs[9][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][11]~feeder .extended_lut = "off";
defparam \regs[9][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N20
dffeas \regs[9][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][11] .is_wysiwyg = "true";
defparam \regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N55
dffeas \regs[11][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][11] .is_wysiwyg = "true";
defparam \regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N26
dffeas \regs[10][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][11] .is_wysiwyg = "true";
defparam \regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N54
cyclonev_lcell_comb \regval2_ID~137 (
// Equation(s):
// \regval2_ID~137_combout  = ( \regs[11][11]~q  & ( \regs[10][11]~q  & ( ((!inst_FE[0] & (\regs[8][11]~q )) # (inst_FE[0] & ((\regs[9][11]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[11][11]~q  & ( \regs[10][11]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # 
// (\regs[8][11]~q ))) # (inst_FE[0] & (((!inst_FE[1] & \regs[9][11]~q )))) ) ) ) # ( \regs[11][11]~q  & ( !\regs[10][11]~q  & ( (!inst_FE[0] & (\regs[8][11]~q  & (!inst_FE[1]))) # (inst_FE[0] & (((\regs[9][11]~q ) # (inst_FE[1])))) ) ) ) # ( 
// !\regs[11][11]~q  & ( !\regs[10][11]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[8][11]~q )) # (inst_FE[0] & ((\regs[9][11]~q ))))) ) ) )

	.dataa(!\regs[8][11]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[9][11]~q ),
	.datae(!\regs[11][11]~q ),
	.dataf(!\regs[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~137 .extended_lut = "off";
defparam \regval2_ID~137 .lut_mask = 64'h407043734C7C4F7F;
defparam \regval2_ID~137 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N46
dffeas \regs[0][11]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N57
cyclonev_lcell_comb \regs[3][11]~feeder (
// Equation(s):
// \regs[3][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][11]~feeder .extended_lut = "off";
defparam \regs[3][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N58
dffeas \regs[3][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][11] .is_wysiwyg = "true";
defparam \regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N25
dffeas \regs[1][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][11] .is_wysiwyg = "true";
defparam \regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \regs[2][11]~feeder (
// Equation(s):
// \regs[2][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][11]~feeder .extended_lut = "off";
defparam \regs[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N52
dffeas \regs[2][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][11] .is_wysiwyg = "true";
defparam \regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N24
cyclonev_lcell_comb \regval2_ID~135 (
// Equation(s):
// \regval2_ID~135_combout  = ( \regs[1][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][11]~DUPLICATE_q ))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][11]~q )))) ) ) ) # ( !\regs[1][11]~q  & ( \regs[2][11]~q  & ( (!inst_FE[1] & 
// (\regs[0][11]~DUPLICATE_q  & ((!inst_FE[0])))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][11]~q )))) ) ) ) # ( \regs[1][11]~q  & ( !\regs[2][11]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][11]~DUPLICATE_q ))) # (inst_FE[1] & (((\regs[3][11]~q  & 
// inst_FE[0])))) ) ) ) # ( !\regs[1][11]~q  & ( !\regs[2][11]~q  & ( (!inst_FE[1] & (\regs[0][11]~DUPLICATE_q  & ((!inst_FE[0])))) # (inst_FE[1] & (((\regs[3][11]~q  & inst_FE[0])))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[0][11]~DUPLICATE_q ),
	.datac(!\regs[3][11]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[1][11]~q ),
	.dataf(!\regs[2][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~135 .extended_lut = "off";
defparam \regval2_ID~135 .lut_mask = 64'h220522AF770577AF;
defparam \regval2_ID~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N48
cyclonev_lcell_comb \regval2_ID~139 (
// Equation(s):
// \regval2_ID~139_combout  = ( inst_FE[3] & ( \regval2_ID~135_combout  & ( (!inst_FE[2] & ((\regval2_ID~137_combout ))) # (inst_FE[2] & (\regval2_ID~138_combout )) ) ) ) # ( !inst_FE[3] & ( \regval2_ID~135_combout  & ( (!inst_FE[2]) # 
// (\regval2_ID~136_combout ) ) ) ) # ( inst_FE[3] & ( !\regval2_ID~135_combout  & ( (!inst_FE[2] & ((\regval2_ID~137_combout ))) # (inst_FE[2] & (\regval2_ID~138_combout )) ) ) ) # ( !inst_FE[3] & ( !\regval2_ID~135_combout  & ( (inst_FE[2] & 
// \regval2_ID~136_combout ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regval2_ID~138_combout ),
	.datac(!\regval2_ID~136_combout ),
	.datad(!\regval2_ID~137_combout ),
	.datae(!inst_FE[3]),
	.dataf(!\regval2_ID~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~139 .extended_lut = "off";
defparam \regval2_ID~139 .lut_mask = 64'h050511BBAFAF11BB;
defparam \regval2_ID~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N49
dffeas \regval2_ID[11]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~139_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N23
dffeas \regval2_EX[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[11]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[11] .is_wysiwyg = "true";
defparam \regval2_EX[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N40
dffeas \dmem_rtl_0_bypass[51] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[51]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[51] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[51] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[52]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[52]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[52]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N50
dffeas \dmem_rtl_0_bypass[52] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[52]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[52]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[52] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[52] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y14_N14
dffeas \aluout_EX[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~233_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[12]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[12] .is_wysiwyg = "true";
defparam \aluout_EX[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N42
cyclonev_lcell_comb \imem~72 (
// Equation(s):
// \imem~72_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (PC_FE[5] & ((!PC_FE[6] & (PC_FE[3] & !PC_FE[7])) # (PC_FE[6] & ((!PC_FE[7]) # (PC_FE[3]))))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[3] & (PC_FE[6] & (PC_FE[5]))) # (PC_FE[3] & ((!PC_FE[5] & 
// ((PC_FE[7]))) # (PC_FE[5] & (!PC_FE[6] & !PC_FE[7])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (PC_FE[3] & (PC_FE[5] & !PC_FE[7])) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[7] & (PC_FE[3] & (!PC_FE[6] $ (PC_FE[5])))) # (PC_FE[7] & ((!PC_FE[6] & 
// (!PC_FE[3] & PC_FE[5])) # (PC_FE[6] & ((!PC_FE[5]))))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~72 .extended_lut = "off";
defparam \imem~72 .lut_mask = 64'h2158030006340701;
defparam \imem~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N0
cyclonev_lcell_comb \imem~69 (
// Equation(s):
// \imem~69_combout  = ( !PC_FE[3] & ( (\imem~62_combout  & (!PC_FE[5] & (!PC_FE[2] $ (!PC_FE[4])))) ) )

	.dataa(!PC_FE[2]),
	.datab(!PC_FE[4]),
	.datac(!\imem~62_combout ),
	.datad(!PC_FE[5]),
	.datae(gnd),
	.dataf(!PC_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~69 .extended_lut = "off";
defparam \imem~69 .lut_mask = 64'h0600060000000000;
defparam \imem~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N9
cyclonev_lcell_comb \imem~73 (
// Equation(s):
// \imem~73_combout  = ( \PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & \imem~69_combout ) ) ) # ( !\PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & ((\imem~69_combout ) # (\imem~72_combout ))) ) )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(!\imem~72_combout ),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~73 .extended_lut = "off";
defparam \imem~73 .lut_mask = 64'h0555055500550055;
defparam \imem~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N10
dffeas \inst_FE[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~73_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[21]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[21] .is_wysiwyg = "true";
defparam \inst_FE[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N21
cyclonev_lcell_comb \immval_ID[13]~feeder (
// Equation(s):
// \immval_ID[13]~feeder_combout  = ( inst_FE[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[13]~feeder .extended_lut = "off";
defparam \immval_ID[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N22
dffeas \immval_ID[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[13] .is_wysiwyg = "true";
defparam \immval_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N25
dffeas \regs[8][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][13] .is_wysiwyg = "true";
defparam \regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N14
dffeas \regs[10][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][13] .is_wysiwyg = "true";
defparam \regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N19
dffeas \regs[11][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][13] .is_wysiwyg = "true";
defparam \regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N49
dffeas \regs[9][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][13] .is_wysiwyg = "true";
defparam \regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N18
cyclonev_lcell_comb \regval2_ID~127 (
// Equation(s):
// \regval2_ID~127_combout  = ( \regs[11][13]~q  & ( \regs[9][13]~q  & ( ((!inst_FE[1] & (\regs[8][13]~q )) # (inst_FE[1] & ((\regs[10][13]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[11][13]~q  & ( \regs[9][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & 
// (\regs[8][13]~q )) # (inst_FE[1] & ((\regs[10][13]~q ))))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) ) # ( \regs[11][13]~q  & ( !\regs[9][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[8][13]~q )) # (inst_FE[1] & ((\regs[10][13]~q ))))) # (inst_FE[0] & 
// (((inst_FE[1])))) ) ) ) # ( !\regs[11][13]~q  & ( !\regs[9][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[8][13]~q )) # (inst_FE[1] & ((\regs[10][13]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[8][13]~q ),
	.datac(!inst_FE[1]),
	.datad(!\regs[10][13]~q ),
	.datae(!\regs[11][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~127 .extended_lut = "off";
defparam \regval2_ID~127 .lut_mask = 64'h202A252F707A757F;
defparam \regval2_ID~127 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N29
dffeas \regs[0][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][13] .is_wysiwyg = "true";
defparam \regs[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \regs[2][13]~feeder (
// Equation(s):
// \regs[2][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][13]~feeder .extended_lut = "off";
defparam \regs[2][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \regs[2][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][13] .is_wysiwyg = "true";
defparam \regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N44
dffeas \regs[1][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][13] .is_wysiwyg = "true";
defparam \regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N35
dffeas \regs[3][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][13] .is_wysiwyg = "true";
defparam \regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N42
cyclonev_lcell_comb \regval2_ID~125 (
// Equation(s):
// \regval2_ID~125_combout  = ( \regs[1][13]~q  & ( \regs[3][13]~q  & ( ((!inst_FE[1] & (\regs[0][13]~q )) # (inst_FE[1] & ((\regs[2][13]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[1][13]~q  & ( \regs[3][13]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[0][13]~q 
// ))) # (inst_FE[1] & (((\regs[2][13]~q )) # (inst_FE[0]))) ) ) ) # ( \regs[1][13]~q  & ( !\regs[3][13]~q  & ( (!inst_FE[1] & (((\regs[0][13]~q )) # (inst_FE[0]))) # (inst_FE[1] & (!inst_FE[0] & ((\regs[2][13]~q )))) ) ) ) # ( !\regs[1][13]~q  & ( 
// !\regs[3][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[0][13]~q )) # (inst_FE[1] & ((\regs[2][13]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[0][13]~q ),
	.datad(!\regs[2][13]~q ),
	.datae(!\regs[1][13]~q ),
	.dataf(!\regs[3][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~125 .extended_lut = "off";
defparam \regval2_ID~125 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regval2_ID~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N38
dffeas \regs[15][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][13] .is_wysiwyg = "true";
defparam \regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y6_N41
dffeas \regs[14][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][13] .is_wysiwyg = "true";
defparam \regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N15
cyclonev_lcell_comb \regs[12][13]~feeder (
// Equation(s):
// \regs[12][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][13]~feeder .extended_lut = "off";
defparam \regs[12][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N17
dffeas \regs[12][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][13] .is_wysiwyg = "true";
defparam \regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N18
cyclonev_lcell_comb \regval2_ID~128 (
// Equation(s):
// \regval2_ID~128_combout  = ( \regs[13][13]~q  & ( inst_FE[0] & ( (!inst_FE[1]) # (\regs[15][13]~q ) ) ) ) # ( !\regs[13][13]~q  & ( inst_FE[0] & ( (inst_FE[1] & \regs[15][13]~q ) ) ) ) # ( \regs[13][13]~q  & ( !inst_FE[0] & ( (!inst_FE[1] & 
// ((\regs[12][13]~q ))) # (inst_FE[1] & (\regs[14][13]~q )) ) ) ) # ( !\regs[13][13]~q  & ( !inst_FE[0] & ( (!inst_FE[1] & ((\regs[12][13]~q ))) # (inst_FE[1] & (\regs[14][13]~q )) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[15][13]~q ),
	.datac(!\regs[14][13]~q ),
	.datad(!\regs[12][13]~q ),
	.datae(!\regs[13][13]~q ),
	.dataf(!inst_FE[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~128 .extended_lut = "off";
defparam \regval2_ID~128 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \regval2_ID~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y6_N8
dffeas \regs[4][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][13] .is_wysiwyg = "true";
defparam \regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \regs[6][13]~feeder (
// Equation(s):
// \regs[6][13]~feeder_combout  = ( regval_MEM[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][13]~feeder .extended_lut = "off";
defparam \regs[6][13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N44
dffeas \regs[6][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][13] .is_wysiwyg = "true";
defparam \regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N13
dffeas \regs[7][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][13] .is_wysiwyg = "true";
defparam \regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N7
dffeas \regs[5][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][13] .is_wysiwyg = "true";
defparam \regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N12
cyclonev_lcell_comb \regval2_ID~126 (
// Equation(s):
// \regval2_ID~126_combout  = ( \regs[7][13]~q  & ( \regs[5][13]~q  & ( ((!inst_FE[1] & (\regs[4][13]~q )) # (inst_FE[1] & ((\regs[6][13]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[7][13]~q  & ( \regs[5][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][13]~q 
// )) # (inst_FE[1] & ((\regs[6][13]~q ))))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) ) # ( \regs[7][13]~q  & ( !\regs[5][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][13]~q )) # (inst_FE[1] & ((\regs[6][13]~q ))))) # (inst_FE[0] & (((inst_FE[1])))) ) ) 
// ) # ( !\regs[7][13]~q  & ( !\regs[5][13]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][13]~q )) # (inst_FE[1] & ((\regs[6][13]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[4][13]~q ),
	.datac(!\regs[6][13]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[7][13]~q ),
	.dataf(!\regs[5][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~126 .extended_lut = "off";
defparam \regval2_ID~126 .lut_mask = 64'h220A225F770A775F;
defparam \regval2_ID~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N6
cyclonev_lcell_comb \regval2_ID~129 (
// Equation(s):
// \regval2_ID~129_combout  = ( \regval2_ID~128_combout  & ( \regval2_ID~126_combout  & ( ((!inst_FE[3] & ((\regval2_ID~125_combout ))) # (inst_FE[3] & (\regval2_ID~127_combout ))) # (inst_FE[2]) ) ) ) # ( !\regval2_ID~128_combout  & ( 
// \regval2_ID~126_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regval2_ID~125_combout ))) # (inst_FE[3] & (\regval2_ID~127_combout )))) # (inst_FE[2] & (!inst_FE[3])) ) ) ) # ( \regval2_ID~128_combout  & ( !\regval2_ID~126_combout  & ( (!inst_FE[2] & 
// ((!inst_FE[3] & ((\regval2_ID~125_combout ))) # (inst_FE[3] & (\regval2_ID~127_combout )))) # (inst_FE[2] & (inst_FE[3])) ) ) ) # ( !\regval2_ID~128_combout  & ( !\regval2_ID~126_combout  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regval2_ID~125_combout ))) # 
// (inst_FE[3] & (\regval2_ID~127_combout )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regval2_ID~127_combout ),
	.datad(!\regval2_ID~125_combout ),
	.datae(!\regval2_ID~128_combout ),
	.dataf(!\regval2_ID~126_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~129 .extended_lut = "off";
defparam \regval2_ID~129 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval2_ID~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N7
dffeas \regval2_ID[13]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~129_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N53
dffeas \regval2_EX[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[13]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[13] .is_wysiwyg = "true";
defparam \regval2_EX[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[58]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[58]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[58]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N10
dffeas \dmem_rtl_0_bypass[58] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[58]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[58]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[58] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[58] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N2
dffeas \regs[5][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][14] .is_wysiwyg = "true";
defparam \regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N7
dffeas \regs[1][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][14] .is_wysiwyg = "true";
defparam \regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N7
dffeas \regs[13][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][14] .is_wysiwyg = "true";
defparam \regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N0
cyclonev_lcell_comb \regs[9][14]~feeder (
// Equation(s):
// \regs[9][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][14]~feeder .extended_lut = "off";
defparam \regs[9][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N1
dffeas \regs[9][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][14] .is_wysiwyg = "true";
defparam \regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N6
cyclonev_lcell_comb \regval2_ID~121 (
// Equation(s):
// \regval2_ID~121_combout  = ( \regs[13][14]~q  & ( \regs[9][14]~q  & ( ((!inst_FE[2] & ((\regs[1][14]~q ))) # (inst_FE[2] & (\regs[5][14]~q ))) # (inst_FE[3]) ) ) ) # ( !\regs[13][14]~q  & ( \regs[9][14]~q  & ( (!inst_FE[2] & (((\regs[1][14]~q )) # 
// (inst_FE[3]))) # (inst_FE[2] & (!inst_FE[3] & (\regs[5][14]~q ))) ) ) ) # ( \regs[13][14]~q  & ( !\regs[9][14]~q  & ( (!inst_FE[2] & (!inst_FE[3] & ((\regs[1][14]~q )))) # (inst_FE[2] & (((\regs[5][14]~q )) # (inst_FE[3]))) ) ) ) # ( !\regs[13][14]~q  & ( 
// !\regs[9][14]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regs[1][14]~q ))) # (inst_FE[2] & (\regs[5][14]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][14]~q ),
	.datad(!\regs[1][14]~q ),
	.datae(!\regs[13][14]~q ),
	.dataf(!\regs[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~121 .extended_lut = "off";
defparam \regval2_ID~121 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval2_ID~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N39
cyclonev_lcell_comb \regs[0][14]~feeder (
// Equation(s):
// \regs[0][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][14]~feeder .extended_lut = "off";
defparam \regs[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N40
dffeas \regs[0][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][14] .is_wysiwyg = "true";
defparam \regs[0][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N40
dffeas \regs[4][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][14] .is_wysiwyg = "true";
defparam \regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N44
dffeas \regs[8][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14] .is_wysiwyg = "true";
defparam \regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N39
cyclonev_lcell_comb \regval2_ID~120 (
// Equation(s):
// \regval2_ID~120_combout  = ( \regs[4][14]~q  & ( \regs[8][14]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[0][14]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[12][14]~q )))) ) ) ) # ( !\regs[4][14]~q  & ( \regs[8][14]~q  & 
// ( (!\inst_FE[3]~DUPLICATE_q  & (\regs[0][14]~q  & (!inst_FE[2]))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[12][14]~q )))) ) ) ) # ( \regs[4][14]~q  & ( !\regs[8][14]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[0][14]~q ))) # 
// (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2] & \regs[12][14]~q )))) ) ) ) # ( !\regs[4][14]~q  & ( !\regs[8][14]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (\regs[0][14]~q  & (!inst_FE[2]))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2] & \regs[12][14]~q )))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[0][14]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[12][14]~q ),
	.datae(!\regs[4][14]~q ),
	.dataf(!\regs[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~120 .extended_lut = "off";
defparam \regval2_ID~120 .lut_mask = 64'h20252A2F70757A7F;
defparam \regval2_ID~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \regs[2][14]~feeder (
// Equation(s):
// \regs[2][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][14]~feeder .extended_lut = "off";
defparam \regs[2][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N10
dffeas \regs[2][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][14] .is_wysiwyg = "true";
defparam \regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N4
dffeas \regs[10][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][14] .is_wysiwyg = "true";
defparam \regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N37
dffeas \regs[14][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][14] .is_wysiwyg = "true";
defparam \regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \regs[6][14]~feeder (
// Equation(s):
// \regs[6][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][14]~feeder .extended_lut = "off";
defparam \regs[6][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N46
dffeas \regs[6][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][14] .is_wysiwyg = "true";
defparam \regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N36
cyclonev_lcell_comb \regval2_ID~122 (
// Equation(s):
// \regval2_ID~122_combout  = ( \regs[14][14]~q  & ( \regs[6][14]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][14]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][14]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[14][14]~q  & ( \regs[6][14]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][14]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][14]~q ))))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[14][14]~q  & ( !\regs[6][14]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// (\regs[2][14]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][14]~q ))))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][14]~q  & ( !\regs[6][14]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][14]~q )) # 
// (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][14]~q ))))) ) ) )

	.dataa(!\regs[2][14]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[10][14]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[14][14]~q ),
	.dataf(!\regs[6][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~122 .extended_lut = "off";
defparam \regval2_ID~122 .lut_mask = 64'h440C443F770C773F;
defparam \regval2_ID~122 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y7_N2
dffeas \regs[15][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][14] .is_wysiwyg = "true";
defparam \regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N6
cyclonev_lcell_comb \regs[3][14]~feeder (
// Equation(s):
// \regs[3][14]~feeder_combout  = regval_MEM[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][14]~feeder .extended_lut = "off";
defparam \regs[3][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[3][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N7
dffeas \regs[3][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][14] .is_wysiwyg = "true";
defparam \regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N55
dffeas \regs[7][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][14] .is_wysiwyg = "true";
defparam \regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y6_N43
dffeas \regs[11][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][14] .is_wysiwyg = "true";
defparam \regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N54
cyclonev_lcell_comb \regval2_ID~123 (
// Equation(s):
// \regval2_ID~123_combout  = ( \regs[7][14]~q  & ( \regs[11][14]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q ) # (\regs[3][14]~q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[15][14]~q ))) ) ) ) # ( !\regs[7][14]~q  & ( \regs[11][14]~q  
// & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q ) # (\regs[3][14]~q )))) # (inst_FE[2] & (\regs[15][14]~q  & ((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][14]~q  & ( !\regs[11][14]~q  & ( (!inst_FE[2] & (((\regs[3][14]~q  & !\inst_FE[3]~DUPLICATE_q )))) 
// # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[15][14]~q ))) ) ) ) # ( !\regs[7][14]~q  & ( !\regs[11][14]~q  & ( (!inst_FE[2] & (((\regs[3][14]~q  & !\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (\regs[15][14]~q  & ((\inst_FE[3]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\regs[15][14]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[3][14]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[7][14]~q ),
	.dataf(!\regs[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~123 .extended_lut = "off";
defparam \regval2_ID~123 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \regval2_ID~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N30
cyclonev_lcell_comb \regval2_ID~124 (
// Equation(s):
// \regval2_ID~124_combout  = ( \regval2_ID~122_combout  & ( \regval2_ID~123_combout  & ( ((!inst_FE[0] & ((\regval2_ID~120_combout ))) # (inst_FE[0] & (\regval2_ID~121_combout ))) # (inst_FE[1]) ) ) ) # ( !\regval2_ID~122_combout  & ( 
// \regval2_ID~123_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & ((\regval2_ID~120_combout ))) # (inst_FE[0] & (\regval2_ID~121_combout )))) # (inst_FE[1] & (((inst_FE[0])))) ) ) ) # ( \regval2_ID~122_combout  & ( !\regval2_ID~123_combout  & ( (!inst_FE[1] & 
// ((!inst_FE[0] & ((\regval2_ID~120_combout ))) # (inst_FE[0] & (\regval2_ID~121_combout )))) # (inst_FE[1] & (((!inst_FE[0])))) ) ) ) # ( !\regval2_ID~122_combout  & ( !\regval2_ID~123_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & ((\regval2_ID~120_combout 
// ))) # (inst_FE[0] & (\regval2_ID~121_combout )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regval2_ID~121_combout ),
	.datac(!\regval2_ID~120_combout ),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~122_combout ),
	.dataf(!\regval2_ID~123_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~124 .extended_lut = "off";
defparam \regval2_ID~124 .lut_mask = 64'h0A225F220A775F77;
defparam \regval2_ID~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N31
dffeas \regval2_ID[14]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~124_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N59
dffeas \regval2_EX[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[14]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[14] .is_wysiwyg = "true";
defparam \regval2_EX[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N58
dffeas \dmem_rtl_0_bypass[57] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[57]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[57] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[57] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a46 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a46 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N39
cyclonev_lcell_comb \always9~0 (
// Equation(s):
// \always9~0_combout  = ( \ctrlsig_EX[1]~DUPLICATE_q  & ( (!aluout_EX[5] & !aluout_EX[7]) ) )

	.dataa(!aluout_EX[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!aluout_EX[7]),
	.datae(!\ctrlsig_EX[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~0 .extended_lut = "off";
defparam \always9~0 .lut_mask = 64'h0000AA000000AA00;
defparam \always9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N38
dffeas \aluout_EX[14]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~241_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N48
cyclonev_lcell_comb \dmem~42 (
// Equation(s):
// \dmem~42_combout  = ( !\aluout_EX[15]~DUPLICATE_q  & ( (!aluout_EX[13] & (!\aluout_EX[14]~DUPLICATE_q  & !aluout_EX[12])) ) )

	.dataa(gnd),
	.datab(!aluout_EX[13]),
	.datac(!\aluout_EX[14]~DUPLICATE_q ),
	.datad(!aluout_EX[12]),
	.datae(gnd),
	.dataf(!\aluout_EX[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~42 .extended_lut = "off";
defparam \dmem~42 .lut_mask = 64'hC000C00000000000;
defparam \dmem~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N56
dffeas \aluout_EX[4]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~325_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N21
cyclonev_lcell_comb \dmem~33 (
// Equation(s):
// \dmem~33_combout  = ( !aluout_EX[11] & ( !aluout_EX[6] & ( (!aluout_EX[10] & (!aluout_EX[8] & (!aluout_EX[9] & !\aluout_EX[4]~DUPLICATE_q ))) ) ) )

	.dataa(!aluout_EX[10]),
	.datab(!aluout_EX[8]),
	.datac(!aluout_EX[9]),
	.datad(!\aluout_EX[4]~DUPLICATE_q ),
	.datae(!aluout_EX[11]),
	.dataf(!aluout_EX[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~33 .extended_lut = "off";
defparam \dmem~33 .lut_mask = 64'h8000000000000000;
defparam \dmem~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N27
cyclonev_lcell_comb \dmem~43 (
// Equation(s):
// \dmem~43_combout  = ( \dmem~33_combout  & ( (\always9~0_combout  & (\dmem~34_combout  & \dmem~42_combout )) ) )

	.dataa(gnd),
	.datab(!\always9~0_combout ),
	.datac(!\dmem~34_combout ),
	.datad(!\dmem~42_combout ),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~43 .extended_lut = "off";
defparam \dmem~43 .lut_mask = 64'h0000000000030003;
defparam \dmem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y12_N8
dffeas \dmem~15 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~15 .is_wysiwyg = "true";
defparam \dmem~15 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[14]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a14 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000800000014104A0200261018000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N6
cyclonev_lcell_comb \rd_val_MEM_w[14]~49 (
// Equation(s):
// \rd_val_MEM_w[14]~49_combout  = ( \dmem~15_q  & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( !\dmem~15_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ))) ) ) ) # ( \dmem~15_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) ) # ( !\dmem~15_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a46~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a46~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~15_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~49 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~49 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \rd_val_MEM_w[14]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N30
cyclonev_lcell_comb \rd_val_MEM_w[14]~50 (
// Equation(s):
// \rd_val_MEM_w[14]~50_combout  = ( \Equal23~7_combout  & ( \dmem~41_combout  & ( (!\Equal23~6_combout  & dmem_rtl_0_bypass[57]) ) ) ) # ( !\Equal23~7_combout  & ( \dmem~41_combout  & ( dmem_rtl_0_bypass[57] ) ) ) # ( \Equal23~7_combout  & ( 
// !\dmem~41_combout  & ( (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[58] & (dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & ((\rd_val_MEM_w[14]~49_combout ))))) ) ) ) # ( !\Equal23~7_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[58] & 
// (dmem_rtl_0_bypass[57])) # (dmem_rtl_0_bypass[58] & ((\rd_val_MEM_w[14]~49_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[58]),
	.datab(!\Equal23~6_combout ),
	.datac(!dmem_rtl_0_bypass[57]),
	.datad(!\rd_val_MEM_w[14]~49_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[14]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[14]~50 .extended_lut = "off";
defparam \rd_val_MEM_w[14]~50 .lut_mask = 64'h0A5F084C0F0F0C0C;
defparam \rd_val_MEM_w[14]~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N21
cyclonev_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = ( inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[29] & (inst_FE[27] & (!inst_FE[26] & !inst_FE[28]))) ) ) )

	.dataa(!inst_FE[29]),
	.datab(!inst_FE[27]),
	.datac(!inst_FE[26]),
	.datad(!inst_FE[28]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal1~0 .extended_lut = "off";
defparam \Equal1~0 .lut_mask = 64'h0000200000000000;
defparam \Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N23
dffeas \ctrlsig_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[2] .is_wysiwyg = "true";
defparam \ctrlsig_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N20
dffeas \ctrlsig_EX[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(ctrlsig_ID[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_EX[2] .is_wysiwyg = "true";
defparam \ctrlsig_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N31
dffeas \regval_MEM[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[14]~50_combout ),
	.asdata(aluout_EX[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[14] .is_wysiwyg = "true";
defparam \regval_MEM[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N12
cyclonev_lcell_comb \regs[12][14]~feeder (
// Equation(s):
// \regs[12][14]~feeder_combout  = ( regval_MEM[14] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][14]~feeder .extended_lut = "off";
defparam \regs[12][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N14
dffeas \regs[12][14] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][14] .is_wysiwyg = "true";
defparam \regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N0
cyclonev_lcell_comb \regval1_ID~128 (
// Equation(s):
// \regval1_ID~128_combout  = ( \regs[15][14]~q  & ( \regs[13][14]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][14]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][14]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[15][14]~q  & ( \regs[13][14]~q  & ( (!inst_FE[4] 
// & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][14]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][14]~q ))))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[15][14]~q  & ( !\regs[13][14]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// (\regs[12][14]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][14]~q ))))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][14]~q  & ( !\regs[13][14]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][14]~q )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][14]~q ))))) ) ) )

	.dataa(!\regs[12][14]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[14][14]~q ),
	.datae(!\regs[15][14]~q ),
	.dataf(!\regs[13][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~128 .extended_lut = "off";
defparam \regval1_ID~128 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N0
cyclonev_lcell_comb \regval1_ID~126 (
// Equation(s):
// \regval1_ID~126_combout  = ( \regs[5][14]~q  & ( \regs[6][14]~q  & ( (!inst_FE[4] & (((\regs[4][14]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][14]~q )))) ) ) ) # ( !\regs[5][14]~q  & ( \regs[6][14]~q  & ( 
// (!inst_FE[4] & (((\regs[4][14]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][14]~q )))) ) ) ) # ( \regs[5][14]~q  & ( !\regs[6][14]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][14]~q ))) # 
// (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][14]~q )))) ) ) ) # ( !\regs[5][14]~q  & ( !\regs[6][14]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][14]~q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][14]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[4][14]~q ),
	.datad(!\regs[7][14]~q ),
	.datae(!\regs[5][14]~q ),
	.dataf(!\regs[6][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~126 .extended_lut = "off";
defparam \regval1_ID~126 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval1_ID~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N6
cyclonev_lcell_comb \regval1_ID~125 (
// Equation(s):
// \regval1_ID~125_combout  = ( \regs[1][14]~q  & ( \regs[0][14]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & ((\regs[2][14]~q ))) # (inst_FE[4] & (\regs[3][14]~q ))) ) ) ) # ( !\regs[1][14]~q  & ( \regs[0][14]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[2][14]~q ))) # (inst_FE[4] & (\regs[3][14]~q )))) ) ) ) # ( \regs[1][14]~q  & ( !\regs[0][14]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & ((\regs[2][14]~q ))) # (inst_FE[4] & (\regs[3][14]~q )))) ) ) ) # ( !\regs[1][14]~q  & ( !\regs[0][14]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[2][14]~q ))) # (inst_FE[4] & (\regs[3][14]~q )))) ) ) )

	.dataa(!\regs[3][14]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[2][14]~q ),
	.datae(!\regs[1][14]~q ),
	.dataf(!\regs[0][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~125 .extended_lut = "off";
defparam \regval1_ID~125 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \regval1_ID~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N43
dffeas \regs[8][14]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][14]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N42
cyclonev_lcell_comb \regval1_ID~127 (
// Equation(s):
// \regval1_ID~127_combout  = ( \regs[11][14]~q  & ( \regs[9][14]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][14]~DUPLICATE_q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][14]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[11][14]~q  & ( \regs[9][14]~q  & ( 
// (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][14]~DUPLICATE_q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][14]~q )))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( \regs[11][14]~q  & ( !\regs[9][14]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][14]~DUPLICATE_q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][14]~q )))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( !\regs[11][14]~q  & ( !\regs[9][14]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// ((\regs[8][14]~DUPLICATE_q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][14]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[10][14]~q ),
	.datad(!\regs[8][14]~DUPLICATE_q ),
	.datae(!\regs[11][14]~q ),
	.dataf(!\regs[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~127 .extended_lut = "off";
defparam \regval1_ID~127 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval1_ID~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N36
cyclonev_lcell_comb \regval1_ID~129 (
// Equation(s):
// \regval1_ID~129_combout  = ( \inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~127_combout  & ( (!inst_FE[7] & ((\regval1_ID~126_combout ))) # (inst_FE[7] & (\regval1_ID~128_combout )) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~127_combout  & ( 
// (\regval1_ID~125_combout ) # (inst_FE[7]) ) ) ) # ( \inst_FE[6]~DUPLICATE_q  & ( !\regval1_ID~127_combout  & ( (!inst_FE[7] & ((\regval1_ID~126_combout ))) # (inst_FE[7] & (\regval1_ID~128_combout )) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( 
// !\regval1_ID~127_combout  & ( (!inst_FE[7] & \regval1_ID~125_combout ) ) ) )

	.dataa(!\regval1_ID~128_combout ),
	.datab(!\regval1_ID~126_combout ),
	.datac(!inst_FE[7]),
	.datad(!\regval1_ID~125_combout ),
	.datae(!\inst_FE[6]~DUPLICATE_q ),
	.dataf(!\regval1_ID~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~129 .extended_lut = "off";
defparam \regval1_ID~129 .lut_mask = 64'h00F035350FFF3535;
defparam \regval1_ID~129 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N37
dffeas \regval1_ID[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~129_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14] .is_wysiwyg = "true";
defparam \regval1_ID[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N24
cyclonev_lcell_comb \imem~68 (
// Equation(s):
// \imem~68_combout  = ( PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[5] & (PC_FE[7] & (!PC_FE[6] & !PC_FE[4]))) # (PC_FE[5] & ((!PC_FE[7]) # ((PC_FE[6] & PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[5] & (!PC_FE[7] $ (((PC_FE[4]) # (PC_FE[6]))))) # 
// (PC_FE[5] & (!PC_FE[7] & (!PC_FE[6] $ (!PC_FE[4])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[3] & ( (PC_FE[5] & (!PC_FE[7] & (PC_FE[6] & PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[3] & ( (!PC_FE[4] & (PC_FE[7] & (!PC_FE[5] $ (!PC_FE[6])))) # (PC_FE[4] & (PC_FE[5] & 
// ((PC_FE[6])))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~68 .extended_lut = "off";
defparam \imem~68 .lut_mask = 64'h1205000486626445;
defparam \imem~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N6
cyclonev_lcell_comb \imem~70 (
// Equation(s):
// \imem~70_combout  = ( \imem~68_combout  & ( (\imem~3_combout  & ((!\PC_FE[9]~DUPLICATE_q ) # (\imem~69_combout ))) ) ) # ( !\imem~68_combout  & ( (\imem~3_combout  & \imem~69_combout ) ) )

	.dataa(!\imem~3_combout ),
	.datab(gnd),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\imem~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~70 .extended_lut = "off";
defparam \imem~70 .lut_mask = 64'h0055005550555055;
defparam \imem~70 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N8
dffeas \inst_FE[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~70_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[22]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[22] .is_wysiwyg = "true";
defparam \inst_FE[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N45
cyclonev_lcell_comb \immval_ID[14]~feeder (
// Equation(s):
// \immval_ID[14]~feeder_combout  = ( inst_FE[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[14]~feeder .extended_lut = "off";
defparam \immval_ID[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N46
dffeas \immval_ID[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[14] .is_wysiwyg = "true";
defparam \immval_ID[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N18
cyclonev_lcell_comb \imem~74 (
// Equation(s):
// \imem~74_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & ((!PC_FE[7])))) # (PC_FE[6] & ((!PC_FE[3] & ((!PC_FE[7]))) # (PC_FE[3] & (PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[3] & (PC_FE[6] & (PC_FE[5]))) # (PC_FE[3] & 
// ((!PC_FE[5] & ((PC_FE[7]))) # (PC_FE[5] & (!PC_FE[6] & !PC_FE[7])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (PC_FE[3] & (!PC_FE[7] & ((!PC_FE[6]) # (PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[3] & (((!PC_FE[5]) # (PC_FE[7])))) # (PC_FE[3] & 
// (!PC_FE[6] $ (!PC_FE[5] $ (!PC_FE[7])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~74 .extended_lut = "off";
defparam \imem~74 .lut_mask = 64'hE1DE230006346701;
defparam \imem~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N36
cyclonev_lcell_comb \imem~75 (
// Equation(s):
// \imem~75_combout  = ( \PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & \imem~69_combout ) ) ) # ( !\PC_FE[9]~DUPLICATE_q  & ( (\imem~3_combout  & ((\imem~69_combout ) # (\imem~74_combout ))) ) )

	.dataa(!\imem~74_combout ),
	.datab(gnd),
	.datac(!\imem~3_combout ),
	.datad(!\imem~69_combout ),
	.datae(gnd),
	.dataf(!\PC_FE[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~75 .extended_lut = "off";
defparam \imem~75 .lut_mask = 64'h050F050F000F000F;
defparam \imem~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N37
dffeas \inst_FE[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~75_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[20]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[20] .is_wysiwyg = "true";
defparam \inst_FE[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y9_N33
cyclonev_lcell_comb \immval_ID[12]~feeder (
// Equation(s):
// \immval_ID[12]~feeder_combout  = ( inst_FE[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[12]~feeder .extended_lut = "off";
defparam \immval_ID[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y9_N34
dffeas \immval_ID[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[12] .is_wysiwyg = "true";
defparam \immval_ID[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \regval1_ID[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~94_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7] .is_wysiwyg = "true";
defparam \regval1_ID[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N18
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \regval1_ID[6]~DUPLICATE_q  ) + ( immval_ID[6] ) + ( \Add3~2  ))
// \Add3~26  = CARRY(( \regval1_ID[6]~DUPLICATE_q  ) + ( immval_ID[6] ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[6]),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N21
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( regval1_ID[7] ) + ( immval_ID[7] ) + ( \Add3~26  ))
// \Add3~6  = CARRY(( regval1_ID[7] ) + ( immval_ID[7] ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[7]),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(\Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N24
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( regval1_ID[8] ) + ( immval_ID[8] ) + ( \Add3~6  ))
// \Add3~22  = CARRY(( regval1_ID[8] ) + ( immval_ID[8] ) + ( \Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[8]),
	.datad(!regval1_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N27
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \regval1_ID[9]~DUPLICATE_q  ) + ( immval_ID[9] ) + ( \Add3~22  ))
// \Add3~18  = CARRY(( \regval1_ID[9]~DUPLICATE_q  ) + ( immval_ID[9] ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[9]),
	.datad(!\regval1_ID[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N30
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( regval1_ID[10] ) + ( immval_ID[10] ) + ( \Add3~18  ))
// \Add3~14  = CARRY(( regval1_ID[10] ) + ( immval_ID[10] ) + ( \Add3~18  ))

	.dataa(gnd),
	.datab(!immval_ID[10]),
	.datac(gnd),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N33
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \regval1_ID[11]~DUPLICATE_q  ) + ( immval_ID[11] ) + ( \Add3~14  ))
// \Add3~10  = CARRY(( \regval1_ID[11]~DUPLICATE_q  ) + ( immval_ID[11] ) + ( \Add3~14  ))

	.dataa(!\regval1_ID[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!immval_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N36
cyclonev_lcell_comb \Add3~117 (
// Equation(s):
// \Add3~117_sumout  = SUM(( immval_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add3~10  ))
// \Add3~118  = CARRY(( immval_ID[12] ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add3~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!immval_ID[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~117_sumout ),
	.cout(\Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \Add3~117 .extended_lut = "off";
defparam \Add3~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N39
cyclonev_lcell_comb \Add3~113 (
// Equation(s):
// \Add3~113_sumout  = SUM(( \regval1_ID[13]~DUPLICATE_q  ) + ( immval_ID[13] ) + ( \Add3~118  ))
// \Add3~114  = CARRY(( \regval1_ID[13]~DUPLICATE_q  ) + ( immval_ID[13] ) + ( \Add3~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[13]),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~113_sumout ),
	.cout(\Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \Add3~113 .extended_lut = "off";
defparam \Add3~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N42
cyclonev_lcell_comb \Add3~109 (
// Equation(s):
// \Add3~109_sumout  = SUM(( regval1_ID[14] ) + ( immval_ID[14] ) + ( \Add3~114  ))
// \Add3~110  = CARRY(( regval1_ID[14] ) + ( immval_ID[14] ) + ( \Add3~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[14]),
	.datae(gnd),
	.dataf(!immval_ID[14]),
	.datag(gnd),
	.cin(\Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~109_sumout ),
	.cout(\Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \Add3~109 .extended_lut = "off";
defparam \Add3~109 .lut_mask = 64'h0000FF00000000FF;
defparam \Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N20
dffeas \PC_ID[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14] .is_wysiwyg = "true";
defparam \PC_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N33
cyclonev_lcell_comb \Add0~147 (
// Equation(s):
// \Add0~147_combout  = ( \LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Selector0~3_combout  & (PC_ID[14])) # (\Selector0~3_combout  & ((regval1_ID[14]))) ) ) ) # ( !\LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Equal20~0_combout  
// & ((!\Selector0~3_combout  & (PC_ID[14])) # (\Selector0~3_combout  & ((regval1_ID[14]))))) # (\Equal20~0_combout  & (PC_ID[14])) ) ) ) # ( \LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[14] ) ) ) # ( !\LessThan6~23_combout  & ( 
// !\pctarget_EX_w~0_combout  & ( regval1_ID[14] ) ) )

	.dataa(!PC_ID[14]),
	.datab(!regval1_ID[14]),
	.datac(!\Equal20~0_combout ),
	.datad(!\Selector0~3_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~147 .extended_lut = "off";
defparam \Add0~147 .lut_mask = 64'h3333333355355533;
defparam \Add0~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y9_N29
dffeas \PC_ID[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[13] .is_wysiwyg = "true";
defparam \PC_ID[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y8_N14
dffeas \regval1_ID[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~124_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13] .is_wysiwyg = "true";
defparam \regval1_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N3
cyclonev_lcell_comb \Add0~148 (
// Equation(s):
// \Add0~148_combout  = ( \LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Selector0~3_combout  & (PC_ID[13])) # (\Selector0~3_combout  & ((regval1_ID[13]))) ) ) ) # ( !\LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Equal20~0_combout  
// & ((!\Selector0~3_combout  & (PC_ID[13])) # (\Selector0~3_combout  & ((regval1_ID[13]))))) # (\Equal20~0_combout  & (PC_ID[13])) ) ) ) # ( \LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[13] ) ) ) # ( !\LessThan6~23_combout  & ( 
// !\pctarget_EX_w~0_combout  & ( regval1_ID[13] ) ) )

	.dataa(!PC_ID[13]),
	.datab(!\Equal20~0_combout ),
	.datac(!regval1_ID[13]),
	.datad(!\Selector0~3_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~148 .extended_lut = "off";
defparam \Add0~148 .lut_mask = 64'h0F0F0F0F551D550F;
defparam \Add0~148 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N59
dffeas \PC_FE[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[12]~feeder_combout ),
	.asdata(PC_ID[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12] .is_wysiwyg = "true";
defparam \PC_FE[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N32
dffeas \PC_ID[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[12] .is_wysiwyg = "true";
defparam \PC_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N24
cyclonev_lcell_comb \Add0~149 (
// Equation(s):
// \Add0~149_combout  = ( \LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Selector0~3_combout  & (PC_ID[12])) # (\Selector0~3_combout  & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !\LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( 
// (!\Selector0~3_combout  & (PC_ID[12])) # (\Selector0~3_combout  & ((!\Equal20~0_combout  & ((\regval1_ID[12]~DUPLICATE_q ))) # (\Equal20~0_combout  & (PC_ID[12])))) ) ) ) # ( \LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( 
// \regval1_ID[12]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( \regval1_ID[12]~DUPLICATE_q  ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!PC_ID[12]),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\Equal20~0_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~149 .extended_lut = "off";
defparam \Add0~149 .lut_mask = 64'h0F0F0F0F27332727;
defparam \Add0~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N47
dffeas \PC_ID[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[10] .is_wysiwyg = "true";
defparam \PC_ID[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N54
cyclonev_lcell_comb \Add0~123 (
// Equation(s):
// \Add0~123_combout  = ( PC_ID[10] & ( regval1_ID[10] ) ) # ( !PC_ID[10] & ( regval1_ID[10] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[10] & ( !regval1_ID[10] & ( 
// (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((\Equal20~0_combout  & !\LessThan6~23_combout )))) ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!\LessThan6~23_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!PC_ID[10]),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~123 .extended_lut = "off";
defparam \Add0~123 .lut_mask = 64'h000000DCFF23FFFF;
defparam \Add0~123 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N1
dffeas \PC_ID[8]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~_wirecell_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[8]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N39
cyclonev_lcell_comb \Add0~125 (
// Equation(s):
// \Add0~125_combout  = ( \LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Selector0~3_combout  & (\PC_ID[8]~DUPLICATE_q )) # (\Selector0~3_combout  & ((regval1_ID[8]))) ) ) ) # ( !\LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( 
// (!\Equal20~0_combout  & ((!\Selector0~3_combout  & (\PC_ID[8]~DUPLICATE_q )) # (\Selector0~3_combout  & ((regval1_ID[8]))))) # (\Equal20~0_combout  & (\PC_ID[8]~DUPLICATE_q )) ) ) ) # ( \LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( 
// regval1_ID[8] ) ) ) # ( !\LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[8] ) ) )

	.dataa(!\PC_ID[8]~DUPLICATE_q ),
	.datab(!regval1_ID[8]),
	.datac(!\Equal20~0_combout ),
	.datad(!\Selector0~3_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~125 .extended_lut = "off";
defparam \Add0~125 .lut_mask = 64'h3333333355355533;
defparam \Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N14
dffeas \immval_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[5] .is_wysiwyg = "true";
defparam \immval_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N1
dffeas \regval1_ID[5]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N41
dffeas \PC_ID[5]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N27
cyclonev_lcell_comb \Add0~120 (
// Equation(s):
// \Add0~120_combout  = ( \regval1_ID[5]~DUPLICATE_q  & ( \PC_ID[5]~DUPLICATE_q  ) ) # ( !\regval1_ID[5]~DUPLICATE_q  & ( \PC_ID[5]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) 
// ) ) ) # ( \regval1_ID[5]~DUPLICATE_q  & ( !\PC_ID[5]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) )

	.dataa(!\LessThan6~23_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!\regval1_ID[5]~DUPLICATE_q ),
	.dataf(!\PC_ID[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~120 .extended_lut = "off";
defparam \Add0~120 .lut_mask = 64'h0000F3F10C0EFFFF;
defparam \Add0~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N59
dffeas \PC_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[3] .is_wysiwyg = "true";
defparam \PC_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N57
cyclonev_lcell_comb \Add0~128 (
// Equation(s):
// \Add0~128_combout  = ( PC_ID[3] & ( regval1_ID[3] ) ) # ( !PC_ID[3] & ( regval1_ID[3] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[3] & ( !regval1_ID[3] & ( 
// (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((\Equal20~0_combout  & !\LessThan6~23_combout )))) ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\LessThan6~23_combout ),
	.datae(!PC_ID[3]),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~128 .extended_lut = "off";
defparam \Add0~128 .lut_mask = 64'h00000D0CF2F3FFFF;
defparam \Add0~128 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N26
dffeas \immval_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[1] .is_wysiwyg = "true";
defparam \immval_ID[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N46
dffeas \immval_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[0] .is_wysiwyg = "true";
defparam \immval_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N30
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( ((!ctrlsig_ID[4] & !ctrlsig_ID[3])) # (\Add0~129_combout ) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[2])) # (ctrlsig_ID[3] & ((immval_ID[0]))))) # (ctrlsig_ID[4] & (((immval_ID[0])))) ) + ( !VCC ))
// \Add0~38  = CARRY(( ((!ctrlsig_ID[4] & !ctrlsig_ID[3])) # (\Add0~129_combout ) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[2])) # (ctrlsig_ID[3] & ((immval_ID[0]))))) # (ctrlsig_ID[4] & (((immval_ID[0])))) ) + ( !VCC ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[2]),
	.datad(!\Add0~129_combout ),
	.datae(gnd),
	.dataf(!immval_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000F780000088FF;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N33
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( (\Add0~128_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[3])) # (ctrlsig_ID[3] & ((immval_ID[1]))))) # (ctrlsig_ID[4] & (((immval_ID[1])))) ) + ( \Add0~38  ))
// \Add0~34  = CARRY(( (\Add0~128_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[3])) # (ctrlsig_ID[3] & ((immval_ID[1]))))) # (ctrlsig_ID[4] & (((immval_ID[1])))) ) + ( \Add0~38  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[3]),
	.datad(!\Add0~128_combout ),
	.datae(gnd),
	.dataf(!immval_ID[1]),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000F78000000077;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N36
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (\Add0~127_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[4])) # (ctrlsig_ID[3] & ((immval_ID[2]))))) # (ctrlsig_ID[4] & (((immval_ID[2])))) ) + ( \Add0~34  ))
// \Add0~30  = CARRY(( (\Add0~127_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[4])) # (ctrlsig_ID[3] & ((immval_ID[2]))))) # (ctrlsig_ID[4] & (((immval_ID[2])))) ) + ( \Add0~34  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[4]),
	.datad(!\Add0~127_combout ),
	.datae(gnd),
	.dataf(!immval_ID[2]),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000F78000000077;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N39
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[5])) # (ctrlsig_ID[3] & ((immval_ID[3]))))) # (ctrlsig_ID[4] & (((immval_ID[3])))) ) + ( (\Add0~120_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~30  ))
// \Add0~2  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[5])) # (ctrlsig_ID[3] & ((immval_ID[3]))))) # (ctrlsig_ID[4] & (((immval_ID[3])))) ) + ( (\Add0~120_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~30  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[5]),
	.datad(!immval_ID[3]),
	.datae(gnd),
	.dataf(!\Add0~120_combout ),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF880000087F;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N42
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (\Add0~126_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[6])) # (ctrlsig_ID[3] & ((immval_ID[4]))))) # (ctrlsig_ID[4] & (((immval_ID[4])))) ) + ( \Add0~2  ))
// \Add0~26  = CARRY(( (\Add0~126_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[6])) # (ctrlsig_ID[3] & ((immval_ID[4]))))) # (ctrlsig_ID[4] & (((immval_ID[4])))) ) + ( \Add0~2  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[6]),
	.datad(!\Add0~126_combout ),
	.datae(gnd),
	.dataf(!immval_ID[4]),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000F78000000077;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N45
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (\Add0~121_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[7])) # (ctrlsig_ID[3] & ((immval_ID[5]))))) # (ctrlsig_ID[4] & (((immval_ID[5])))) ) + ( \Add0~26  ))
// \Add0~6  = CARRY(( (\Add0~121_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[7])) # (ctrlsig_ID[3] & ((immval_ID[5]))))) # (ctrlsig_ID[4] & (((immval_ID[5])))) ) + ( \Add0~26  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[7]),
	.datad(!\Add0~121_combout ),
	.datae(gnd),
	.dataf(!immval_ID[5]),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000F78000000077;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N48
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (!PC_FE[8])) # (ctrlsig_ID[3] & ((immval_ID[6]))))) # (ctrlsig_ID[4] & (((immval_ID[6])))) ) + ( (\Add0~125_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~6  ))
// \Add0~22  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (!PC_FE[8])) # (ctrlsig_ID[3] & ((immval_ID[6]))))) # (ctrlsig_ID[4] & (((immval_ID[6])))) ) + ( (\Add0~125_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~6  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[8]),
	.datad(!immval_ID[6]),
	.datae(gnd),
	.dataf(!\Add0~125_combout ),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF88000080F7;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N51
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( (\Add0~124_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (\PC_FE[9]~DUPLICATE_q )) # (ctrlsig_ID[3] & ((immval_ID[7]))))) # (ctrlsig_ID[4] & (((immval_ID[7])))) ) + ( \Add0~22  ))
// \Add0~18  = CARRY(( (\Add0~124_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (\PC_FE[9]~DUPLICATE_q )) # (ctrlsig_ID[3] & ((immval_ID[7]))))) # (ctrlsig_ID[4] & (((immval_ID[7])))) ) + ( \Add0~22  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!\Add0~124_combout ),
	.datae(gnd),
	.dataf(!immval_ID[7]),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000F78000000077;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N54
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (\Add0~123_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[10])) # (ctrlsig_ID[3] & ((immval_ID[8]))))) # (ctrlsig_ID[4] & (((immval_ID[8])))) ) + ( \Add0~18  ))
// \Add0~14  = CARRY(( (\Add0~123_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[10])) # (ctrlsig_ID[3] & ((immval_ID[8]))))) # (ctrlsig_ID[4] & (((immval_ID[8])))) ) + ( \Add0~18  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[10]),
	.datad(!\Add0~123_combout ),
	.datae(gnd),
	.dataf(!immval_ID[8]),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000F78000000077;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N39
cyclonev_lcell_comb \PC_FE[10]~feeder (
// Equation(s):
// \PC_FE[10]~feeder_combout  = ( \Add0~13_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[10]~feeder .extended_lut = "off";
defparam \PC_FE[10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N40
dffeas \PC_FE[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[10]~feeder_combout ),
	.asdata(PC_ID[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[10] .is_wysiwyg = "true";
defparam \PC_FE[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N57
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[11])) # (ctrlsig_ID[3] & ((immval_ID[9]))))) # (ctrlsig_ID[4] & (((immval_ID[9])))) ) + ( (\Add0~122_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~14  ))
// \Add0~10  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[11])) # (ctrlsig_ID[3] & ((immval_ID[9]))))) # (ctrlsig_ID[4] & (((immval_ID[9])))) ) + ( (\Add0~122_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~14  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[11]),
	.datad(!immval_ID[9]),
	.datae(gnd),
	.dataf(!\Add0~122_combout ),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FF880000087F;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N0
cyclonev_lcell_comb \Add0~117 (
// Equation(s):
// \Add0~117_sumout  = SUM(( (\Add0~149_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (\PC_FE[12]~DUPLICATE_q )) # (ctrlsig_ID[3] & ((immval_ID[10]))))) # (ctrlsig_ID[4] & (((immval_ID[10])))) ) + ( \Add0~10  ))
// \Add0~118  = CARRY(( (\Add0~149_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (\PC_FE[12]~DUPLICATE_q )) # (ctrlsig_ID[3] & ((immval_ID[10]))))) # (ctrlsig_ID[4] & (((immval_ID[10])))) ) + ( \Add0~10  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!\PC_FE[12]~DUPLICATE_q ),
	.datad(!\Add0~149_combout ),
	.datae(gnd),
	.dataf(!immval_ID[10]),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~117_sumout ),
	.cout(\Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \Add0~117 .extended_lut = "off";
defparam \Add0~117 .lut_mask = 64'h0000F78000000077;
defparam \Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N57
cyclonev_lcell_comb \PC_FE[12]~feeder (
// Equation(s):
// \PC_FE[12]~feeder_combout  = \Add0~117_sumout 

	.dataa(!\Add0~117_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[12]~feeder .extended_lut = "off";
defparam \PC_FE[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_FE[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N58
dffeas \PC_FE[12]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[12]~feeder_combout ),
	.asdata(PC_ID[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[12]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N3
cyclonev_lcell_comb \Add0~113 (
// Equation(s):
// \Add0~113_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[13])) # (ctrlsig_ID[3] & ((immval_ID[11]))))) # (ctrlsig_ID[4] & (((immval_ID[11])))) ) + ( (\Add0~148_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~118  ))
// \Add0~114  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[13])) # (ctrlsig_ID[3] & ((immval_ID[11]))))) # (ctrlsig_ID[4] & (((immval_ID[11])))) ) + ( (\Add0~148_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~118  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[13]),
	.datad(!immval_ID[11]),
	.datae(gnd),
	.dataf(!\Add0~148_combout ),
	.datag(gnd),
	.cin(\Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~113_sumout ),
	.cout(\Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \Add0~113 .extended_lut = "off";
defparam \Add0~113 .lut_mask = 64'h0000FF880000087F;
defparam \Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N6
cyclonev_lcell_comb \Add0~109 (
// Equation(s):
// \Add0~109_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[14])) # (ctrlsig_ID[3] & ((immval_ID[12]))))) # (ctrlsig_ID[4] & (((immval_ID[12])))) ) + ( (\Add0~147_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~114  ))
// \Add0~110  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[14])) # (ctrlsig_ID[3] & ((immval_ID[12]))))) # (ctrlsig_ID[4] & (((immval_ID[12])))) ) + ( (\Add0~147_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~114  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[14]),
	.datad(!immval_ID[12]),
	.datae(gnd),
	.dataf(!\Add0~147_combout ),
	.datag(gnd),
	.cin(\Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~109_sumout ),
	.cout(\Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \Add0~109 .extended_lut = "off";
defparam \Add0~109 .lut_mask = 64'h0000FF880000087F;
defparam \Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N45
cyclonev_lcell_comb \PC_FE[14]~feeder (
// Equation(s):
// \PC_FE[14]~feeder_combout  = ( \Add0~109_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[14]~feeder .extended_lut = "off";
defparam \PC_FE[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N47
dffeas \PC_FE[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[14]~feeder_combout ),
	.asdata(PC_ID[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[14]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[14] .is_wysiwyg = "true";
defparam \PC_FE[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N19
dffeas \PC_ID[14]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[14]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[14]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[14]~159 (
// Equation(s):
// \aluout_EX_r[14]~159_combout  = ( immval_ID[14] & ( (!\aluout_EX_r[3]~0_combout  & (((\PC_ID[14]~DUPLICATE_q  & !\aluout_EX_r[3]~1_combout )))) # (\aluout_EX_r[3]~0_combout  & ((!regval1_ID[14]) # ((!\aluout_EX_r[3]~1_combout )))) ) ) # ( !immval_ID[14] & 
// ( (!\aluout_EX_r[3]~0_combout  & (((\PC_ID[14]~DUPLICATE_q  & !\aluout_EX_r[3]~1_combout )))) # (\aluout_EX_r[3]~0_combout  & (regval1_ID[14])) ) )

	.dataa(!regval1_ID[14]),
	.datab(!\PC_ID[14]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~0_combout ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(gnd),
	.dataf(!immval_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~159 .extended_lut = "off";
defparam \aluout_EX_r[14]~159 .lut_mask = 64'h350535053F0A3F0A;
defparam \aluout_EX_r[14]~159 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N27
cyclonev_lcell_comb \always4~0 (
// Equation(s):
// \always4~0_combout  = ( !op1_ID[4] & ( op1_ID[5] & ( (!op1_ID[1] & (!op1_ID[2] & (!op1_ID[3] & !op1_ID[0]))) ) ) ) # ( op1_ID[4] & ( !op1_ID[5] & ( (op1_ID[1] & (!op1_ID[2] & !op1_ID[0])) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[3]),
	.datad(!op1_ID[0]),
	.datae(!op1_ID[4]),
	.dataf(!op1_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always4~0 .extended_lut = "off";
defparam \always4~0 .lut_mask = 64'h0000440080000000;
defparam \always4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N9
cyclonev_lcell_comb \aluout_EX[27]~1 (
// Equation(s):
// \aluout_EX[27]~1_combout  = ( !\always4~0_combout  & ( !\Equal15~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Equal15~1_combout ),
	.datae(gnd),
	.dataf(!\always4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~1 .extended_lut = "off";
defparam \aluout_EX[27]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \aluout_EX[27]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y12_N5
dffeas \op2_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[1] .is_wysiwyg = "true";
defparam \op2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N36
cyclonev_lcell_comb \imem~77 (
// Equation(s):
// \imem~77_combout  = ( PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[5] & ((!PC_FE[7] & ((PC_FE[4]))) # (PC_FE[7] & (!PC_FE[6] & !PC_FE[4])))) # (PC_FE[5] & ((!PC_FE[7]) # ((PC_FE[6] & PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[3] & ( (!PC_FE[7] & (!PC_FE[4] $ 
// (((PC_FE[5] & !PC_FE[6]))))) # (PC_FE[7] & ((!PC_FE[4] & ((PC_FE[6]))) # (PC_FE[4] & (!PC_FE[5])))) ) ) ) # ( PC_FE[2] & ( !PC_FE[3] & ( (!PC_FE[7] & (PC_FE[4] & (!PC_FE[5] $ (PC_FE[6])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[3] & ( (!PC_FE[6] & (!PC_FE[7] $ 
// (((PC_FE[4]) # (PC_FE[5]))))) # (PC_FE[6] & ((!PC_FE[5] & (PC_FE[7] & !PC_FE[4])) # (PC_FE[5] & ((PC_FE[4]))))) ) ) )

	.dataa(!PC_FE[5]),
	.datab(!PC_FE[7]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~77 .extended_lut = "off";
defparam \imem~77 .lut_mask = 64'h923500848F6264CD;
defparam \imem~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N57
cyclonev_lcell_comb \imem~76 (
// Equation(s):
// \imem~76_combout  = ( PC_FE[2] & ( (!PC_FE[3] & (!PC_FE[4] $ (PC_FE[5]))) ) ) # ( !PC_FE[2] & ( (!PC_FE[3] & (PC_FE[4] & !PC_FE[5])) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~76 .extended_lut = "off";
defparam \imem~76 .lut_mask = 64'h2020202082828282;
defparam \imem~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N12
cyclonev_lcell_comb \imem~78 (
// Equation(s):
// \imem~78_combout  = ( \imem~62_combout  & ( (\imem~3_combout  & (((!\PC_FE[9]~DUPLICATE_q  & \imem~77_combout )) # (\imem~76_combout ))) ) ) # ( !\imem~62_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & (\imem~3_combout  & \imem~77_combout )) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~77_combout ),
	.datad(!\imem~76_combout ),
	.datae(gnd),
	.dataf(!\imem~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~78 .extended_lut = "off";
defparam \imem~78 .lut_mask = 64'h0202020202330233;
defparam \imem~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N13
dffeas \inst_FE[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~78_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[23]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[23] .is_wysiwyg = "true";
defparam \inst_FE[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N44
dffeas \op2_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[5] .is_wysiwyg = "true";
defparam \op2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N13
dffeas \op2_ID[3]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N35
dffeas \op2_ID[0]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N40
dffeas \op2_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[2] .is_wysiwyg = "true";
defparam \op2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N54
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = (!\op2_ID[0]~DUPLICATE_q  & op2_ID[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h00F000F000F000F0;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[3]~7 (
// Equation(s):
// \aluout_EX_r[3]~7_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( \Selector32~0_combout  & ( (op2_ID[1] & !op2_ID[5]) ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( \Selector32~0_combout  & ( op2_ID[1] ) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( !\Selector32~0_combout  & ( 
// op2_ID[1] ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( !\Selector32~0_combout  & ( op2_ID[1] ) ) )

	.dataa(gnd),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[5]),
	.datad(gnd),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~7 .extended_lut = "off";
defparam \aluout_EX_r[3]~7 .lut_mask = 64'h3333333333333030;
defparam \aluout_EX_r[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N32
dffeas \regval2_ID[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~124_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[14]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[14] .is_wysiwyg = "true";
defparam \regval2_ID[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N15
cyclonev_lcell_comb \aluout_EX_r[3]~8 (
// Equation(s):
// \aluout_EX_r[3]~8_combout  = ( \Selector32~0_combout  & ( (op2_ID[1] & ((!op2_ID[5]) # (\op2_ID[3]~DUPLICATE_q ))) ) ) # ( !\Selector32~0_combout  & ( op2_ID[1] ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~8 .extended_lut = "off";
defparam \aluout_EX_r[3]~8 .lut_mask = 64'h5555555551515151;
defparam \aluout_EX_r[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y11_N41
dffeas \op2_ID[2]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op2_ID[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[2]~DUPLICATE .is_wysiwyg = "true";
defparam \op2_ID[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N14
dffeas \op2_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[3] .is_wysiwyg = "true";
defparam \op2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[3]~10 (
// Equation(s):
// \aluout_EX_r[3]~10_combout  = ( op2_ID[5] & ( (!\op2_ID[0]~DUPLICATE_q ) # ((\op2_ID[2]~DUPLICATE_q  & !op2_ID[3])) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(!\op2_ID[2]~DUPLICATE_q ),
	.datac(!op2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~10 .extended_lut = "off";
defparam \aluout_EX_r[3]~10 .lut_mask = 64'h00000000BABABABA;
defparam \aluout_EX_r[3]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \regval1_ID[10]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~109_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y8_N55
dffeas \regval2_ID[10]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~144_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[10]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y10_N44
dffeas \regval1_ID[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~104_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9] .is_wysiwyg = "true";
defparam \regval1_ID[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N19
dffeas \regs[6][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][7] .is_wysiwyg = "true";
defparam \regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N56
dffeas \regs[5][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][7] .is_wysiwyg = "true";
defparam \regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N43
dffeas \regs[4][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][7] .is_wysiwyg = "true";
defparam \regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y4_N31
dffeas \regs[7][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][7] .is_wysiwyg = "true";
defparam \regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N30
cyclonev_lcell_comb \regval2_ID~66 (
// Equation(s):
// \regval2_ID~66_combout  = ( \regs[7][7]~q  & ( inst_FE[0] & ( (\regs[5][7]~q ) # (inst_FE[1]) ) ) ) # ( !\regs[7][7]~q  & ( inst_FE[0] & ( (!inst_FE[1] & \regs[5][7]~q ) ) ) ) # ( \regs[7][7]~q  & ( !inst_FE[0] & ( (!inst_FE[1] & ((\regs[4][7]~q ))) # 
// (inst_FE[1] & (\regs[6][7]~q )) ) ) ) # ( !\regs[7][7]~q  & ( !inst_FE[0] & ( (!inst_FE[1] & ((\regs[4][7]~q ))) # (inst_FE[1] & (\regs[6][7]~q )) ) ) )

	.dataa(!\regs[6][7]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[5][7]~q ),
	.datad(!\regs[4][7]~q ),
	.datae(!\regs[7][7]~q ),
	.dataf(!inst_FE[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~66 .extended_lut = "off";
defparam \regval2_ID~66 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \regval2_ID~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N49
dffeas \regs[2][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][7] .is_wysiwyg = "true";
defparam \regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N13
dffeas \regs[0][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][7] .is_wysiwyg = "true";
defparam \regs[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N49
dffeas \regs[1][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][7] .is_wysiwyg = "true";
defparam \regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N40
dffeas \regs[3][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][7] .is_wysiwyg = "true";
defparam \regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N48
cyclonev_lcell_comb \regval2_ID~65 (
// Equation(s):
// \regval2_ID~65_combout  = ( \regs[1][7]~q  & ( \regs[3][7]~q  & ( ((!inst_FE[1] & ((\regs[0][7]~q ))) # (inst_FE[1] & (\regs[2][7]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[1][7]~q  & ( \regs[3][7]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & \regs[0][7]~q )))) # 
// (inst_FE[1] & (((inst_FE[0])) # (\regs[2][7]~q ))) ) ) ) # ( \regs[1][7]~q  & ( !\regs[3][7]~q  & ( (!inst_FE[1] & (((\regs[0][7]~q ) # (inst_FE[0])))) # (inst_FE[1] & (\regs[2][7]~q  & (!inst_FE[0]))) ) ) ) # ( !\regs[1][7]~q  & ( !\regs[3][7]~q  & ( 
// (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][7]~q ))) # (inst_FE[1] & (\regs[2][7]~q )))) ) ) )

	.dataa(!\regs[2][7]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[0][7]~q ),
	.datae(!\regs[1][7]~q ),
	.dataf(!\regs[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~65 .extended_lut = "off";
defparam \regval2_ID~65 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regval2_ID~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y4_N31
dffeas \regs[9][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][7] .is_wysiwyg = "true";
defparam \regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N0
cyclonev_lcell_comb \regs[10][7]~feeder (
// Equation(s):
// \regs[10][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][7]~feeder .extended_lut = "off";
defparam \regs[10][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N2
dffeas \regs[10][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][7] .is_wysiwyg = "true";
defparam \regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N31
dffeas \regs[11][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][7] .is_wysiwyg = "true";
defparam \regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N30
cyclonev_lcell_comb \regval2_ID~67 (
// Equation(s):
// \regval2_ID~67_combout  = ( \regs[11][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[0] & (((!inst_FE[1]) # (\regs[10][7]~q )))) # (inst_FE[0] & (((inst_FE[1])) # (\regs[9][7]~q ))) ) ) ) # ( !\regs[11][7]~q  & ( \regs[8][7]~q  & ( (!inst_FE[0] & (((!inst_FE[1]) 
// # (\regs[10][7]~q )))) # (inst_FE[0] & (\regs[9][7]~q  & ((!inst_FE[1])))) ) ) ) # ( \regs[11][7]~q  & ( !\regs[8][7]~q  & ( (!inst_FE[0] & (((\regs[10][7]~q  & inst_FE[1])))) # (inst_FE[0] & (((inst_FE[1])) # (\regs[9][7]~q ))) ) ) ) # ( !\regs[11][7]~q  
// & ( !\regs[8][7]~q  & ( (!inst_FE[0] & (((\regs[10][7]~q  & inst_FE[1])))) # (inst_FE[0] & (\regs[9][7]~q  & ((!inst_FE[1])))) ) ) )

	.dataa(!\regs[9][7]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[10][7]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[11][7]~q ),
	.dataf(!\regs[8][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~67 .extended_lut = "off";
defparam \regval2_ID~67 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval2_ID~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y7_N2
dffeas \regs[15][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][7] .is_wysiwyg = "true";
defparam \regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N37
dffeas \regs[14][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][7] .is_wysiwyg = "true";
defparam \regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N56
dffeas \regs[13][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][7] .is_wysiwyg = "true";
defparam \regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y3_N33
cyclonev_lcell_comb \regs[12][7]~feeder (
// Equation(s):
// \regs[12][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][7]~feeder .extended_lut = "off";
defparam \regs[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y3_N34
dffeas \regs[12][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][7] .is_wysiwyg = "true";
defparam \regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N54
cyclonev_lcell_comb \regval2_ID~68 (
// Equation(s):
// \regval2_ID~68_combout  = ( \regs[13][7]~q  & ( \regs[12][7]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & ((\regs[14][7]~q ))) # (inst_FE[0] & (\regs[15][7]~q ))) ) ) ) # ( !\regs[13][7]~q  & ( \regs[12][7]~q  & ( (!inst_FE[1] & (((!inst_FE[0])))) # (inst_FE[1] 
// & ((!inst_FE[0] & ((\regs[14][7]~q ))) # (inst_FE[0] & (\regs[15][7]~q )))) ) ) ) # ( \regs[13][7]~q  & ( !\regs[12][7]~q  & ( (!inst_FE[1] & (((inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & ((\regs[14][7]~q ))) # (inst_FE[0] & (\regs[15][7]~q )))) ) ) ) 
// # ( !\regs[13][7]~q  & ( !\regs[12][7]~q  & ( (inst_FE[1] & ((!inst_FE[0] & ((\regs[14][7]~q ))) # (inst_FE[0] & (\regs[15][7]~q )))) ) ) )

	.dataa(!\regs[15][7]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[14][7]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[13][7]~q ),
	.dataf(!\regs[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~68 .extended_lut = "off";
defparam \regval2_ID~68 .lut_mask = 64'h031103DDCF11CFDD;
defparam \regval2_ID~68 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N0
cyclonev_lcell_comb \regval2_ID~69 (
// Equation(s):
// \regval2_ID~69_combout  = ( \regval2_ID~67_combout  & ( \regval2_ID~68_combout  & ( ((!inst_FE[2] & ((\regval2_ID~65_combout ))) # (inst_FE[2] & (\regval2_ID~66_combout ))) # (inst_FE[3]) ) ) ) # ( !\regval2_ID~67_combout  & ( \regval2_ID~68_combout  & ( 
// (!inst_FE[2] & (((\regval2_ID~65_combout  & !inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3])) # (\regval2_ID~66_combout ))) ) ) ) # ( \regval2_ID~67_combout  & ( !\regval2_ID~68_combout  & ( (!inst_FE[2] & (((inst_FE[3]) # (\regval2_ID~65_combout )))) # 
// (inst_FE[2] & (\regval2_ID~66_combout  & ((!inst_FE[3])))) ) ) ) # ( !\regval2_ID~67_combout  & ( !\regval2_ID~68_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~65_combout ))) # (inst_FE[2] & (\regval2_ID~66_combout )))) ) ) )

	.dataa(!\regval2_ID~66_combout ),
	.datab(!inst_FE[2]),
	.datac(!\regval2_ID~65_combout ),
	.datad(!inst_FE[3]),
	.datae(!\regval2_ID~67_combout ),
	.dataf(!\regval2_ID~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~69 .extended_lut = "off";
defparam \regval2_ID~69 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regval2_ID~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N1
dffeas \regval2_ID[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~69_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7] .is_wysiwyg = "true";
defparam \regval2_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N5
dffeas \regval2_EX[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[6]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[6] .is_wysiwyg = "true";
defparam \regval2_EX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N37
dffeas \dmem_rtl_0_bypass[41] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[41]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[41] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[41] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[42]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[42]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[42]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N52
dffeas \dmem_rtl_0_bypass[42] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[42]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[42]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[42] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[42] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a38 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a38 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N35
dffeas \dmem~7 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~7_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~7 .is_wysiwyg = "true";
defparam \dmem~7 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[6]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a6 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002BFE828200080800000000D200000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N33
cyclonev_lcell_comb \rd_val_MEM_w[6]~31 (
// Equation(s):
// \rd_val_MEM_w[6]~31_combout  = ( \dmem~7_q  & ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ))) ) ) ) # ( \dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) ) # ( !\dmem~7_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a38~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a38~portbdataout ),
	.datae(!\dmem~7_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~31 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~31 .lut_mask = 64'h0005F0F50A0FFAFF;
defparam \rd_val_MEM_w[6]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N0
cyclonev_lcell_comb \rd_val_MEM_w[6]~32 (
// Equation(s):
// \rd_val_MEM_w[6]~32_combout  = ( \Equal23~6_combout  & ( \rd_val_MEM_w[6]~31_combout  & ( (!\Equal23~7_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[42])) # (dmem_rtl_0_bypass[41]))) ) ) ) # ( !\Equal23~6_combout  & ( \rd_val_MEM_w[6]~31_combout  & 
// ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[42])) # (dmem_rtl_0_bypass[41]) ) ) ) # ( \Equal23~6_combout  & ( !\rd_val_MEM_w[6]~31_combout  & ( (!\Equal23~7_combout  & (dmem_rtl_0_bypass[41] & ((!dmem_rtl_0_bypass[42]) # (\dmem~41_combout )))) ) ) ) # ( 
// !\Equal23~6_combout  & ( !\rd_val_MEM_w[6]~31_combout  & ( (dmem_rtl_0_bypass[41] & ((!dmem_rtl_0_bypass[42]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[41]),
	.datad(!dmem_rtl_0_bypass[42]),
	.datae(!\Equal23~6_combout ),
	.dataf(!\rd_val_MEM_w[6]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[6]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[6]~32 .extended_lut = "off";
defparam \rd_val_MEM_w[6]~32 .lut_mask = 64'h0F050C040FAF0C8C;
defparam \rd_val_MEM_w[6]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N1
dffeas \regval_MEM[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[6]~32_combout ),
	.asdata(aluout_EX[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[6] .is_wysiwyg = "true";
defparam \regval_MEM[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N21
cyclonev_lcell_comb \regs[9][6]~feeder (
// Equation(s):
// \regs[9][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][6]~feeder .extended_lut = "off";
defparam \regs[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N22
dffeas \regs[9][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][6] .is_wysiwyg = "true";
defparam \regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N49
dffeas \regs[1][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][6] .is_wysiwyg = "true";
defparam \regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N31
dffeas \regs[13][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][6] .is_wysiwyg = "true";
defparam \regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N26
dffeas \regs[5][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][6] .is_wysiwyg = "true";
defparam \regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N30
cyclonev_lcell_comb \regval2_ID~71 (
// Equation(s):
// \regval2_ID~71_combout  = ( \regs[13][6]~q  & ( \regs[5][6]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[1][6]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[9][6]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[13][6]~q  & ( \regs[5][6]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[1][6]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[9][6]~q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[13][6]~q  & ( !\regs[5][6]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// ((\regs[1][6]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[9][6]~q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[13][6]~q  & ( !\regs[5][6]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[1][6]~q ))) # 
// (\inst_FE[3]~DUPLICATE_q  & (\regs[9][6]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[9][6]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[1][6]~q ),
	.datae(!\regs[13][6]~q ),
	.dataf(!\regs[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~71 .extended_lut = "off";
defparam \regval2_ID~71 .lut_mask = 64'h02A207A752F257F7;
defparam \regval2_ID~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N30
cyclonev_lcell_comb \regs[12][6]~feeder (
// Equation(s):
// \regs[12][6]~feeder_combout  = regval_MEM[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][6]~feeder .extended_lut = "off";
defparam \regs[12][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[12][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N32
dffeas \regs[12][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][6] .is_wysiwyg = "true";
defparam \regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N45
cyclonev_lcell_comb \regs[8][6]~feeder (
// Equation(s):
// \regs[8][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][6]~feeder .extended_lut = "off";
defparam \regs[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N46
dffeas \regs[8][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][6] .is_wysiwyg = "true";
defparam \regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N49
dffeas \regs[4][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][6] .is_wysiwyg = "true";
defparam \regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N29
dffeas \regs[0][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][6] .is_wysiwyg = "true";
defparam \regs[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N48
cyclonev_lcell_comb \regval2_ID~70 (
// Equation(s):
// \regval2_ID~70_combout  = ( \regs[4][6]~q  & ( \regs[0][6]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[8][6]~q ))) # (inst_FE[2] & (\regs[12][6]~q ))) ) ) ) # ( !\regs[4][6]~q  & ( \regs[0][6]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # (\regs[8][6]~q )))) 
// # (inst_FE[2] & (\regs[12][6]~q  & (inst_FE[3]))) ) ) ) # ( \regs[4][6]~q  & ( !\regs[0][6]~q  & ( (!inst_FE[2] & (((inst_FE[3] & \regs[8][6]~q )))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[12][6]~q ))) ) ) ) # ( !\regs[4][6]~q  & ( !\regs[0][6]~q  & ( 
// (inst_FE[3] & ((!inst_FE[2] & ((\regs[8][6]~q ))) # (inst_FE[2] & (\regs[12][6]~q )))) ) ) )

	.dataa(!\regs[12][6]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][6]~q ),
	.datae(!\regs[4][6]~q ),
	.dataf(!\regs[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~70 .extended_lut = "off";
defparam \regval2_ID~70 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval2_ID~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N18
cyclonev_lcell_comb \regs[3][6]~feeder (
// Equation(s):
// \regs[3][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][6]~feeder .extended_lut = "off";
defparam \regs[3][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N19
dffeas \regs[3][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][6] .is_wysiwyg = "true";
defparam \regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N32
dffeas \regs[15][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][6] .is_wysiwyg = "true";
defparam \regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \regs[11][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][6] .is_wysiwyg = "true";
defparam \regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N43
dffeas \regs[7][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][6] .is_wysiwyg = "true";
defparam \regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N42
cyclonev_lcell_comb \regval2_ID~73 (
// Equation(s):
// \regval2_ID~73_combout  = ( \regs[7][6]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[11][6]~q ))) # (inst_FE[2] & (\regs[15][6]~q )) ) ) ) # ( !\regs[7][6]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[11][6]~q ))) # (inst_FE[2] 
// & (\regs[15][6]~q )) ) ) ) # ( \regs[7][6]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (\regs[3][6]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[7][6]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & \regs[3][6]~q ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[3][6]~q ),
	.datac(!\regs[15][6]~q ),
	.datad(!\regs[11][6]~q ),
	.datae(!\regs[7][6]~q ),
	.dataf(!\inst_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~73 .extended_lut = "off";
defparam \regval2_ID~73 .lut_mask = 64'h2222777705AF05AF;
defparam \regval2_ID~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N28
dffeas \regs[6][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][6] .is_wysiwyg = "true";
defparam \regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N43
dffeas \regs[14][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][6] .is_wysiwyg = "true";
defparam \regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N54
cyclonev_lcell_comb \regs[2][6]~feeder (
// Equation(s):
// \regs[2][6]~feeder_combout  = ( regval_MEM[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][6]~feeder .extended_lut = "off";
defparam \regs[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N55
dffeas \regs[2][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][6] .is_wysiwyg = "true";
defparam \regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N24
cyclonev_lcell_comb \regs[10][6]~feeder (
// Equation(s):
// \regs[10][6]~feeder_combout  = regval_MEM[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][6]~feeder .extended_lut = "off";
defparam \regs[10][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N25
dffeas \regs[10][6] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][6] .is_wysiwyg = "true";
defparam \regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N45
cyclonev_lcell_comb \regval2_ID~72 (
// Equation(s):
// \regval2_ID~72_combout  = ( \regs[2][6]~q  & ( \regs[10][6]~q  & ( (!inst_FE[2]) # ((!\inst_FE[3]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[14][6]~q )))) ) ) ) # ( !\regs[2][6]~q  & ( \regs[10][6]~q  & ( 
// (!\inst_FE[3]~DUPLICATE_q  & (\regs[6][6]~q  & ((inst_FE[2])))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[14][6]~q )))) ) ) ) # ( \regs[2][6]~q  & ( !\regs[10][6]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2])) # (\regs[6][6]~q ))) # 
// (\inst_FE[3]~DUPLICATE_q  & (((\regs[14][6]~q  & inst_FE[2])))) ) ) ) # ( !\regs[2][6]~q  & ( !\regs[10][6]~q  & ( (inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[6][6]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[14][6]~q ))))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[6][6]~q ),
	.datac(!\regs[14][6]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[2][6]~q ),
	.dataf(!\regs[10][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~72 .extended_lut = "off";
defparam \regval2_ID~72 .lut_mask = 64'h0027AA275527FF27;
defparam \regval2_ID~72 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N36
cyclonev_lcell_comb \regval2_ID~74 (
// Equation(s):
// \regval2_ID~74_combout  = ( \regval2_ID~73_combout  & ( \regval2_ID~72_combout  & ( ((!inst_FE[0] & ((\regval2_ID~70_combout ))) # (inst_FE[0] & (\regval2_ID~71_combout ))) # (inst_FE[1]) ) ) ) # ( !\regval2_ID~73_combout  & ( \regval2_ID~72_combout  & ( 
// (!inst_FE[1] & ((!inst_FE[0] & ((\regval2_ID~70_combout ))) # (inst_FE[0] & (\regval2_ID~71_combout )))) # (inst_FE[1] & (!inst_FE[0])) ) ) ) # ( \regval2_ID~73_combout  & ( !\regval2_ID~72_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & 
// ((\regval2_ID~70_combout ))) # (inst_FE[0] & (\regval2_ID~71_combout )))) # (inst_FE[1] & (inst_FE[0])) ) ) ) # ( !\regval2_ID~73_combout  & ( !\regval2_ID~72_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & ((\regval2_ID~70_combout ))) # (inst_FE[0] & 
// (\regval2_ID~71_combout )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regval2_ID~71_combout ),
	.datad(!\regval2_ID~70_combout ),
	.datae(!\regval2_ID~73_combout ),
	.dataf(!\regval2_ID~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~74 .extended_lut = "off";
defparam \regval2_ID~74 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval2_ID~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N37
dffeas \regval2_ID[6]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~74_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N54
cyclonev_lcell_comb \regs[10][2]~feeder (
// Equation(s):
// \regs[10][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][2]~feeder .extended_lut = "off";
defparam \regs[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N55
dffeas \regs[10][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][2] .is_wysiwyg = "true";
defparam \regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N1
dffeas \regs[2][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][2] .is_wysiwyg = "true";
defparam \regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N26
dffeas \regs[6][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][2] .is_wysiwyg = "true";
defparam \regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N6
cyclonev_lcell_comb \regval2_ID~147 (
// Equation(s):
// \regval2_ID~147_combout  = ( \regs[14][2]~q  & ( \regs[6][2]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[2][2]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[10][2]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[14][2]~q  & ( \regs[6][2]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[2][2]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[10][2]~q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[14][2]~q  & ( !\regs[6][2]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// ((\regs[2][2]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[10][2]~q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][2]~q  & ( !\regs[6][2]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & ((\regs[2][2]~q ))) # 
// (\inst_FE[3]~DUPLICATE_q  & (\regs[10][2]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[10][2]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[2][2]~q ),
	.datae(!\regs[14][2]~q ),
	.dataf(!\regs[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~147 .extended_lut = "off";
defparam \regval2_ID~147 .lut_mask = 64'h02A207A752F257F7;
defparam \regval2_ID~147 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N14
dffeas \regs[9][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][2] .is_wysiwyg = "true";
defparam \regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N25
dffeas \regs[1][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][2] .is_wysiwyg = "true";
defparam \regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N1
dffeas \regs[13][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][2] .is_wysiwyg = "true";
defparam \regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N19
dffeas \regs[5][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][2] .is_wysiwyg = "true";
defparam \regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N0
cyclonev_lcell_comb \regval2_ID~146 (
// Equation(s):
// \regval2_ID~146_combout  = ( \regs[13][2]~q  & ( \regs[5][2]~q  & ( ((!inst_FE[3] & ((\regs[1][2]~q ))) # (inst_FE[3] & (\regs[9][2]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[13][2]~q  & ( \regs[5][2]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][2]~q ))) 
// # (inst_FE[3] & (\regs[9][2]~q )))) # (inst_FE[2] & (!inst_FE[3])) ) ) ) # ( \regs[13][2]~q  & ( !\regs[5][2]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][2]~q ))) # (inst_FE[3] & (\regs[9][2]~q )))) # (inst_FE[2] & (inst_FE[3])) ) ) ) # ( 
// !\regs[13][2]~q  & ( !\regs[5][2]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][2]~q ))) # (inst_FE[3] & (\regs[9][2]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[9][2]~q ),
	.datad(!\regs[1][2]~q ),
	.datae(!\regs[13][2]~q ),
	.dataf(!\regs[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~146 .extended_lut = "off";
defparam \regval2_ID~146 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval2_ID~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N9
cyclonev_lcell_comb \regs[8][2]~feeder (
// Equation(s):
// \regs[8][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][2]~feeder .extended_lut = "off";
defparam \regs[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N10
dffeas \regs[8][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][2] .is_wysiwyg = "true";
defparam \regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \regs[12][2]~feeder (
// Equation(s):
// \regs[12][2]~feeder_combout  = ( regval_MEM[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][2]~feeder .extended_lut = "off";
defparam \regs[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N14
dffeas \regs[12][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][2] .is_wysiwyg = "true";
defparam \regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N56
dffeas \regs[4][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][2] .is_wysiwyg = "true";
defparam \regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N49
dffeas \regs[0][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][2] .is_wysiwyg = "true";
defparam \regs[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N54
cyclonev_lcell_comb \regval2_ID~145 (
// Equation(s):
// \regval2_ID~145_combout  = ( \regs[4][2]~q  & ( \regs[0][2]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[8][2]~q )) # (inst_FE[2] & ((\regs[12][2]~q )))) ) ) ) # ( !\regs[4][2]~q  & ( \regs[0][2]~q  & ( (!inst_FE[2] & ((!inst_FE[3]) # ((\regs[8][2]~q 
// )))) # (inst_FE[2] & (inst_FE[3] & ((\regs[12][2]~q )))) ) ) ) # ( \regs[4][2]~q  & ( !\regs[0][2]~q  & ( (!inst_FE[2] & (inst_FE[3] & (\regs[8][2]~q ))) # (inst_FE[2] & ((!inst_FE[3]) # ((\regs[12][2]~q )))) ) ) ) # ( !\regs[4][2]~q  & ( !\regs[0][2]~q  
// & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[8][2]~q )) # (inst_FE[2] & ((\regs[12][2]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[8][2]~q ),
	.datad(!\regs[12][2]~q ),
	.datae(!\regs[4][2]~q ),
	.dataf(!\regs[0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~145 .extended_lut = "off";
defparam \regval2_ID~145 .lut_mask = 64'h021346578A9BCEDF;
defparam \regval2_ID~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N25
dffeas \regs[11][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][2] .is_wysiwyg = "true";
defparam \regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N7
dffeas \regs[3][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][2] .is_wysiwyg = "true";
defparam \regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N49
dffeas \regs[15][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][2] .is_wysiwyg = "true";
defparam \regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N25
dffeas \regs[7][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][2] .is_wysiwyg = "true";
defparam \regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N24
cyclonev_lcell_comb \regval2_ID~148 (
// Equation(s):
// \regval2_ID~148_combout  = ( \regs[7][2]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & (\regs[11][2]~q )) # (inst_FE[2] & ((\regs[15][2]~q ))) ) ) ) # ( !\regs[7][2]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & (\regs[11][2]~q )) # (inst_FE[2] 
// & ((\regs[15][2]~q ))) ) ) ) # ( \regs[7][2]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (\regs[3][2]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[7][2]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & \regs[3][2]~q ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[11][2]~q ),
	.datac(!\regs[3][2]~q ),
	.datad(!\regs[15][2]~q ),
	.datae(!\regs[7][2]~q ),
	.dataf(!\inst_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~148 .extended_lut = "off";
defparam \regval2_ID~148 .lut_mask = 64'h0A0A5F5F22772277;
defparam \regval2_ID~148 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N33
cyclonev_lcell_comb \regval2_ID~149 (
// Equation(s):
// \regval2_ID~149_combout  = ( inst_FE[0] & ( \regval2_ID~148_combout  & ( (\regval2_ID~146_combout ) # (inst_FE[1]) ) ) ) # ( !inst_FE[0] & ( \regval2_ID~148_combout  & ( (!inst_FE[1] & ((\regval2_ID~145_combout ))) # (inst_FE[1] & (\regval2_ID~147_combout 
// )) ) ) ) # ( inst_FE[0] & ( !\regval2_ID~148_combout  & ( (!inst_FE[1] & \regval2_ID~146_combout ) ) ) ) # ( !inst_FE[0] & ( !\regval2_ID~148_combout  & ( (!inst_FE[1] & ((\regval2_ID~145_combout ))) # (inst_FE[1] & (\regval2_ID~147_combout )) ) ) )

	.dataa(!\regval2_ID~147_combout ),
	.datab(!inst_FE[1]),
	.datac(!\regval2_ID~146_combout ),
	.datad(!\regval2_ID~145_combout ),
	.datae(!inst_FE[0]),
	.dataf(!\regval2_ID~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~149 .extended_lut = "off";
defparam \regval2_ID~149 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \regval2_ID~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N34
dffeas \regval2_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~149_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[2] .is_wysiwyg = "true";
defparam \regval2_ID[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N55
dffeas \dmem_rtl_0_bypass[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~241_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[26]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[26] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y12_N31
dffeas \dmem_rtl_0_bypass[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[15]~158_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[28]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[28] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N29
dffeas \dmem_rtl_0_bypass[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[25]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[25] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y11_N58
dffeas \dmem_rtl_0_bypass[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~237_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[24]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[24] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N26
dffeas \dmem_rtl_0_bypass[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[27]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[27] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N53
dffeas \dmem_rtl_0_bypass[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[23]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[23] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N24
cyclonev_lcell_comb \dmem~36 (
// Equation(s):
// \dmem~36_combout  = ( dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( dmem_rtl_0_bypass[23] & ( 
// (!dmem_rtl_0_bypass[28] & (dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) ) # ( dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[23] & ( (dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ 
// (dmem_rtl_0_bypass[25])))) ) ) ) # ( !dmem_rtl_0_bypass[27] & ( !dmem_rtl_0_bypass[23] & ( (!dmem_rtl_0_bypass[28] & (!dmem_rtl_0_bypass[24] & (!dmem_rtl_0_bypass[26] $ (dmem_rtl_0_bypass[25])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[26]),
	.datab(!dmem_rtl_0_bypass[28]),
	.datac(!dmem_rtl_0_bypass[25]),
	.datad(!dmem_rtl_0_bypass[24]),
	.datae(!dmem_rtl_0_bypass[27]),
	.dataf(!dmem_rtl_0_bypass[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~36 .extended_lut = "off";
defparam \dmem~36 .lut_mask = 64'h8400210000840021;
defparam \dmem~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[32]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[32]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[32]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N16
dffeas \dmem_rtl_0_bypass[32] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[32]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[32]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[32] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[32] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N29
dffeas \dmem_rtl_0_bypass[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[5]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[5] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N47
dffeas \dmem_rtl_0_bypass[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[7]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[7] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N52
dffeas \dmem_rtl_0_bypass[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[5]~353_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[8]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[8] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N8
dffeas \dmem_rtl_0_bypass[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~325_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[6]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[6] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N26
dffeas \dmem_rtl_0_bypass[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[9]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[9] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N58
dffeas \dmem_rtl_0_bypass[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~329_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[10]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[10] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N24
cyclonev_lcell_comb \dmem~40 (
// Equation(s):
// \dmem~40_combout  = ( dmem_rtl_0_bypass[9] & ( dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) # (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[7] $ 
// (dmem_rtl_0_bypass[8])))) ) ) ) # ( !dmem_rtl_0_bypass[9] & ( !dmem_rtl_0_bypass[10] & ( (!dmem_rtl_0_bypass[5] & (!dmem_rtl_0_bypass[6] & (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) # (dmem_rtl_0_bypass[5] & (dmem_rtl_0_bypass[6] & 
// (!dmem_rtl_0_bypass[7] $ (dmem_rtl_0_bypass[8])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[5]),
	.datab(!dmem_rtl_0_bypass[7]),
	.datac(!dmem_rtl_0_bypass[8]),
	.datad(!dmem_rtl_0_bypass[6]),
	.datae(!dmem_rtl_0_bypass[9]),
	.dataf(!dmem_rtl_0_bypass[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~40 .extended_lut = "off";
defparam \dmem~40 .lut_mask = 64'h8241000000008241;
defparam \dmem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N36
cyclonev_lcell_comb \rd_val_MEM_w[1]~66 (
// Equation(s):
// \rd_val_MEM_w[1]~66_combout  = ( \dmem~40_combout  & ( \dmem~38_combout  & ( (dmem_rtl_0_bypass[32] & ((!\dmem~39_combout ) # ((!\dmem~36_combout ) # (!\dmem~37_combout )))) ) ) ) # ( !\dmem~40_combout  & ( \dmem~38_combout  & ( dmem_rtl_0_bypass[32] ) ) 
// ) # ( \dmem~40_combout  & ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[32] ) ) ) # ( !\dmem~40_combout  & ( !\dmem~38_combout  & ( dmem_rtl_0_bypass[32] ) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!\dmem~36_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!dmem_rtl_0_bypass[32]),
	.datae(!\dmem~40_combout ),
	.dataf(!\dmem~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~66 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~66 .lut_mask = 64'h00FF00FF00FF00FE;
defparam \rd_val_MEM_w[1]~66 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N11
dffeas \regval2_EX[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[1] .is_wysiwyg = "true";
defparam \regval2_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N17
dffeas \dmem_rtl_0_bypass[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[31]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[31] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[31] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X30_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a33 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a33 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N26
dffeas \dmem~2 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~2_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~2 .is_wysiwyg = "true";
defparam \dmem~2 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[1]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000036DECEF6CEDDEAB82035A18120000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N24
cyclonev_lcell_comb \rd_val_MEM_w[1]~65 (
// Equation(s):
// \rd_val_MEM_w[1]~65_combout  = ( \dmem~2_q  & ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ))) ) ) ) # ( \dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) ) # ( !\dmem~2_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a33~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a33~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~2_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~65 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~65 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \rd_val_MEM_w[1]~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N48
cyclonev_lcell_comb \rd_val_MEM_w[1]~67 (
// Equation(s):
// \rd_val_MEM_w[1]~67_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[1]~65_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[31])) # (\rd_val_MEM_w[1]~66_combout ))) # (\Equal23~6_combout  & (((!\KEY[1]~input_o )))) ) ) ) # ( !\Equal23~7_combout 
//  & ( \rd_val_MEM_w[1]~65_combout  & ( (dmem_rtl_0_bypass[31]) # (\rd_val_MEM_w[1]~66_combout ) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[1]~65_combout  & ( (!\Equal23~6_combout  & (!\rd_val_MEM_w[1]~66_combout  & (dmem_rtl_0_bypass[31]))) # 
// (\Equal23~6_combout  & (((!\KEY[1]~input_o )))) ) ) ) # ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[1]~65_combout  & ( (!\rd_val_MEM_w[1]~66_combout  & dmem_rtl_0_bypass[31]) ) ) )

	.dataa(!\rd_val_MEM_w[1]~66_combout ),
	.datab(!dmem_rtl_0_bypass[31]),
	.datac(!\Equal23~6_combout ),
	.datad(!\KEY[1]~input_o ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[1]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[1]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[1]~67 .extended_lut = "off";
defparam \rd_val_MEM_w[1]~67 .lut_mask = 64'h22222F2077777F70;
defparam \rd_val_MEM_w[1]~67 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N16
dffeas \regs[9][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][1] .is_wysiwyg = "true";
defparam \regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N49
dffeas \regs[11][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][1] .is_wysiwyg = "true";
defparam \regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N4
dffeas \regs[10][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][1] .is_wysiwyg = "true";
defparam \regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N48
cyclonev_lcell_comb \regval1_ID~22 (
// Equation(s):
// \regval1_ID~22_combout  = ( \regs[11][1]~q  & ( \regs[10][1]~q  & ( ((!inst_FE[4] & (\regs[8][1]~q )) # (inst_FE[4] & ((\regs[9][1]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[11][1]~q  & ( \regs[10][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[8][1]~q )) # (inst_FE[4] & ((\regs[9][1]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[11][1]~q  & ( !\regs[10][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[8][1]~q )) # (inst_FE[4] & 
// ((\regs[9][1]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[11][1]~q  & ( !\regs[10][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[8][1]~q )) # (inst_FE[4] & ((\regs[9][1]~q ))))) ) ) )

	.dataa(!\regs[8][1]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[9][1]~q ),
	.datae(!\regs[11][1]~q ),
	.dataf(!\regs[10][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~22 .extended_lut = "off";
defparam \regval1_ID~22 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N17
dffeas \regs[0][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][1] .is_wysiwyg = "true";
defparam \regs[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N18
cyclonev_lcell_comb \regs[3][1]~feeder (
// Equation(s):
// \regs[3][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][1]~feeder .extended_lut = "off";
defparam \regs[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N19
dffeas \regs[3][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][1] .is_wysiwyg = "true";
defparam \regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N24
cyclonev_lcell_comb \regs[2][1]~feeder (
// Equation(s):
// \regs[2][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][1]~feeder .extended_lut = "off";
defparam \regs[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N25
dffeas \regs[2][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1] .is_wysiwyg = "true";
defparam \regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y10_N19
dffeas \regs[1][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][1] .is_wysiwyg = "true";
defparam \regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N18
cyclonev_lcell_comb \regval1_ID~20 (
// Equation(s):
// \regval1_ID~20_combout  = ( \regs[1][1]~q  & ( \inst_FE[5]~DUPLICATE_q  & ( (!inst_FE[4] & ((\regs[2][1]~q ))) # (inst_FE[4] & (\regs[3][1]~q )) ) ) ) # ( !\regs[1][1]~q  & ( \inst_FE[5]~DUPLICATE_q  & ( (!inst_FE[4] & ((\regs[2][1]~q ))) # (inst_FE[4] & 
// (\regs[3][1]~q )) ) ) ) # ( \regs[1][1]~q  & ( !\inst_FE[5]~DUPLICATE_q  & ( (inst_FE[4]) # (\regs[0][1]~q ) ) ) ) # ( !\regs[1][1]~q  & ( !\inst_FE[5]~DUPLICATE_q  & ( (\regs[0][1]~q  & !inst_FE[4]) ) ) )

	.dataa(!\regs[0][1]~q ),
	.datab(!\regs[3][1]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[2][1]~q ),
	.datae(!\regs[1][1]~q ),
	.dataf(!\inst_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~20 .extended_lut = "off";
defparam \regval1_ID~20 .lut_mask = 64'h50505F5F03F303F3;
defparam \regval1_ID~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N42
cyclonev_lcell_comb \regs[14][1]~feeder (
// Equation(s):
// \regs[14][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[14][1]~feeder .extended_lut = "off";
defparam \regs[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N43
dffeas \regs[14][1]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[14][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N52
dffeas \regs[13][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][1] .is_wysiwyg = "true";
defparam \regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N26
dffeas \regs[15][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][1] .is_wysiwyg = "true";
defparam \regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N22
dffeas \regs[12][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1] .is_wysiwyg = "true";
defparam \regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \regval1_ID~23 (
// Equation(s):
// \regval1_ID~23_combout  = ( \regs[15][1]~q  & ( \regs[12][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regs[13][1]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[14][1]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][1]~q  & ( 
// \regs[12][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regs[13][1]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][1]~DUPLICATE_q  & (!inst_FE[4]))) ) ) ) # ( \regs[15][1]~q  & ( !\regs[12][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((inst_FE[4] & \regs[13][1]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[14][1]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][1]~q  & ( !\regs[12][1]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4] & \regs[13][1]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[14][1]~DUPLICATE_q  & (!inst_FE[4]))) ) ) )

	.dataa(!\regs[14][1]~DUPLICATE_q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[13][1]~q ),
	.datae(!\regs[15][1]~q ),
	.dataf(!\regs[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~23 .extended_lut = "off";
defparam \regval1_ID~23 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regval1_ID~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N46
dffeas \regs[7][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][1] .is_wysiwyg = "true";
defparam \regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N38
dffeas \regs[4][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][1] .is_wysiwyg = "true";
defparam \regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N14
dffeas \regs[5][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][1] .is_wysiwyg = "true";
defparam \regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N4
dffeas \regs[6][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][1] .is_wysiwyg = "true";
defparam \regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N12
cyclonev_lcell_comb \regval1_ID~21 (
// Equation(s):
// \regval1_ID~21_combout  = ( \regs[5][1]~q  & ( \regs[6][1]~q  & ( (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q ) # (\regs[4][1]~q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[7][1]~q ))) ) ) ) # ( !\regs[5][1]~q  & ( \regs[6][1]~q  & ( 
// (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q ) # (\regs[4][1]~q )))) # (inst_FE[4] & (\regs[7][1]~q  & ((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[5][1]~q  & ( !\regs[6][1]~q  & ( (!inst_FE[4] & (((\regs[4][1]~q  & !\inst_FE[5]~DUPLICATE_q )))) # 
// (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[7][1]~q ))) ) ) ) # ( !\regs[5][1]~q  & ( !\regs[6][1]~q  & ( (!inst_FE[4] & (((\regs[4][1]~q  & !\inst_FE[5]~DUPLICATE_q )))) # (inst_FE[4] & (\regs[7][1]~q  & ((\inst_FE[5]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[7][1]~q ),
	.datac(!\regs[4][1]~q ),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!\regs[5][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~21 .extended_lut = "off";
defparam \regval1_ID~21 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \regval1_ID~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N36
cyclonev_lcell_comb \regval1_ID~24 (
// Equation(s):
// \regval1_ID~24_combout  = ( \regval1_ID~23_combout  & ( \regval1_ID~21_combout  & ( ((!inst_FE[7] & ((\regval1_ID~20_combout ))) # (inst_FE[7] & (\regval1_ID~22_combout ))) # (inst_FE[6]) ) ) ) # ( !\regval1_ID~23_combout  & ( \regval1_ID~21_combout  & ( 
// (!inst_FE[7] & (((\regval1_ID~20_combout ) # (inst_FE[6])))) # (inst_FE[7] & (\regval1_ID~22_combout  & (!inst_FE[6]))) ) ) ) # ( \regval1_ID~23_combout  & ( !\regval1_ID~21_combout  & ( (!inst_FE[7] & (((!inst_FE[6] & \regval1_ID~20_combout )))) # 
// (inst_FE[7] & (((inst_FE[6])) # (\regval1_ID~22_combout ))) ) ) ) # ( !\regval1_ID~23_combout  & ( !\regval1_ID~21_combout  & ( (!inst_FE[6] & ((!inst_FE[7] & ((\regval1_ID~20_combout ))) # (inst_FE[7] & (\regval1_ID~22_combout )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regval1_ID~22_combout ),
	.datac(!inst_FE[6]),
	.datad(!\regval1_ID~20_combout ),
	.datae(!\regval1_ID~23_combout ),
	.dataf(!\regval1_ID~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~24 .extended_lut = "off";
defparam \regval1_ID~24 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval1_ID~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N37
dffeas \regval1_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[1] .is_wysiwyg = "true";
defparam \regval1_ID[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N27
cyclonev_lcell_comb \regs[2][0]~feeder (
// Equation(s):
// \regs[2][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][0]~feeder .extended_lut = "off";
defparam \regs[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N28
dffeas \regs[2][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][0] .is_wysiwyg = "true";
defparam \regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N24
cyclonev_lcell_comb \regs[6][0]~feeder (
// Equation(s):
// \regs[6][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][0]~feeder .extended_lut = "off";
defparam \regs[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N25
dffeas \regs[6][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][0] .is_wysiwyg = "true";
defparam \regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \regs[10][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][0] .is_wysiwyg = "true";
defparam \regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \regs[14][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][0] .is_wysiwyg = "true";
defparam \regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N36
cyclonev_lcell_comb \regval2_ID~152 (
// Equation(s):
// \regval2_ID~152_combout  = ( \regs[10][0]~q  & ( \regs[14][0]~q  & ( ((!inst_FE[2] & (\regs[2][0]~q )) # (inst_FE[2] & ((\regs[6][0]~q )))) # (inst_FE[3]) ) ) ) # ( !\regs[10][0]~q  & ( \regs[14][0]~q  & ( (!inst_FE[2] & (\regs[2][0]~q  & 
// ((!inst_FE[3])))) # (inst_FE[2] & (((inst_FE[3]) # (\regs[6][0]~q )))) ) ) ) # ( \regs[10][0]~q  & ( !\regs[14][0]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[2][0]~q ))) # (inst_FE[2] & (((\regs[6][0]~q  & !inst_FE[3])))) ) ) ) # ( !\regs[10][0]~q  & 
// ( !\regs[14][0]~q  & ( (!inst_FE[3] & ((!inst_FE[2] & (\regs[2][0]~q )) # (inst_FE[2] & ((\regs[6][0]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[2][0]~q ),
	.datac(!\regs[6][0]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[10][0]~q ),
	.dataf(!\regs[14][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~152 .extended_lut = "off";
defparam \regval2_ID~152 .lut_mask = 64'h270027AA275527FF;
defparam \regval2_ID~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N57
cyclonev_lcell_comb \regs[9][0]~feeder (
// Equation(s):
// \regs[9][0]~feeder_combout  = ( regval_MEM[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][0]~feeder .extended_lut = "off";
defparam \regs[9][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N58
dffeas \regs[9][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][0] .is_wysiwyg = "true";
defparam \regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N46
dffeas \regs[13][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0] .is_wysiwyg = "true";
defparam \regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N1
dffeas \regs[1][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][0] .is_wysiwyg = "true";
defparam \regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N37
dffeas \regs[5][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][0] .is_wysiwyg = "true";
defparam \regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N0
cyclonev_lcell_comb \regval2_ID~151 (
// Equation(s):
// \regval2_ID~151_combout  = ( \regs[1][0]~q  & ( \regs[5][0]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[9][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q )))) ) ) ) # ( !\regs[1][0]~q  & ( \regs[5][0]~q  & ( (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & 
// ((!inst_FE[2] & (\regs[9][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q ))))) ) ) ) # ( \regs[1][0]~q  & ( !\regs[5][0]~q  & ( (!inst_FE[3] & (((!inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regs[9][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q ))))) ) ) ) # ( 
// !\regs[1][0]~q  & ( !\regs[5][0]~q  & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[9][0]~q )) # (inst_FE[2] & ((\regs[13][0]~q ))))) ) ) )

	.dataa(!\regs[9][0]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[13][0]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[1][0]~q ),
	.dataf(!\regs[5][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~151 .extended_lut = "off";
defparam \regval2_ID~151 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \regval2_ID~151 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N49
dffeas \regs[8][0]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N37
dffeas \regs[12][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][0] .is_wysiwyg = "true";
defparam \regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N13
dffeas \regs[4][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][0] .is_wysiwyg = "true";
defparam \regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N12
cyclonev_lcell_comb \regval2_ID~150 (
// Equation(s):
// \regval2_ID~150_combout  = ( \regs[0][0]~q  & ( \regs[4][0]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & (\regs[8][0]~DUPLICATE_q )) # (inst_FE[2] & ((\regs[12][0]~q )))) ) ) ) # ( !\regs[0][0]~q  & ( \regs[4][0]~q  & ( (!inst_FE[2] & 
// (\regs[8][0]~DUPLICATE_q  & (\inst_FE[3]~DUPLICATE_q ))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[12][0]~q )))) ) ) ) # ( \regs[0][0]~q  & ( !\regs[4][0]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[8][0]~DUPLICATE_q ))) # 
// (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[12][0]~q )))) ) ) ) # ( !\regs[0][0]~q  & ( !\regs[4][0]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[8][0]~DUPLICATE_q )) # (inst_FE[2] & ((\regs[12][0]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[8][0]~DUPLICATE_q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[12][0]~q ),
	.datae(!\regs[0][0]~q ),
	.dataf(!\regs[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~150 .extended_lut = "off";
defparam \regval2_ID~150 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regval2_ID~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N58
dffeas \regs[7][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][0] .is_wysiwyg = "true";
defparam \regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N8
dffeas \regs[11][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][0] .is_wysiwyg = "true";
defparam \regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N16
dffeas \regs[3][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][0] .is_wysiwyg = "true";
defparam \regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N38
dffeas \regs[15][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][0] .is_wysiwyg = "true";
defparam \regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N9
cyclonev_lcell_comb \regval2_ID~153 (
// Equation(s):
// \regval2_ID~153_combout  = ( inst_FE[3] & ( \regs[15][0]~q  & ( (inst_FE[2]) # (\regs[11][0]~q ) ) ) ) # ( !inst_FE[3] & ( \regs[15][0]~q  & ( (!inst_FE[2] & ((\regs[3][0]~q ))) # (inst_FE[2] & (\regs[7][0]~q )) ) ) ) # ( inst_FE[3] & ( !\regs[15][0]~q  & 
// ( (\regs[11][0]~q  & !inst_FE[2]) ) ) ) # ( !inst_FE[3] & ( !\regs[15][0]~q  & ( (!inst_FE[2] & ((\regs[3][0]~q ))) # (inst_FE[2] & (\regs[7][0]~q )) ) ) )

	.dataa(!\regs[7][0]~q ),
	.datab(!\regs[11][0]~q ),
	.datac(!\regs[3][0]~q ),
	.datad(!inst_FE[2]),
	.datae(!inst_FE[3]),
	.dataf(!\regs[15][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~153 .extended_lut = "off";
defparam \regval2_ID~153 .lut_mask = 64'h0F5533000F5533FF;
defparam \regval2_ID~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N48
cyclonev_lcell_comb \regval2_ID~154 (
// Equation(s):
// \regval2_ID~154_combout  = ( \regval2_ID~153_combout  & ( inst_FE[1] & ( (inst_FE[0]) # (\regval2_ID~152_combout ) ) ) ) # ( !\regval2_ID~153_combout  & ( inst_FE[1] & ( (\regval2_ID~152_combout  & !inst_FE[0]) ) ) ) # ( \regval2_ID~153_combout  & ( 
// !inst_FE[1] & ( (!inst_FE[0] & ((\regval2_ID~150_combout ))) # (inst_FE[0] & (\regval2_ID~151_combout )) ) ) ) # ( !\regval2_ID~153_combout  & ( !inst_FE[1] & ( (!inst_FE[0] & ((\regval2_ID~150_combout ))) # (inst_FE[0] & (\regval2_ID~151_combout )) ) ) )

	.dataa(!\regval2_ID~152_combout ),
	.datab(!inst_FE[0]),
	.datac(!\regval2_ID~151_combout ),
	.datad(!\regval2_ID~150_combout ),
	.datae(!\regval2_ID~153_combout ),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~154 .extended_lut = "off";
defparam \regval2_ID~154 .lut_mask = 64'h03CF03CF44447777;
defparam \regval2_ID~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N49
dffeas \regval2_ID[0]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~154_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N33
cyclonev_lcell_comb \regval2_EX[0]~feeder (
// Equation(s):
// \regval2_EX[0]~feeder_combout  = ( \regval2_ID[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[0]~feeder .extended_lut = "off";
defparam \regval2_EX[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N35
dffeas \regval2_EX[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[0] .is_wysiwyg = "true";
defparam \regval2_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N56
dffeas \dmem_rtl_0_bypass[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[29]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[29] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[30]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[30]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N29
dffeas \dmem_rtl_0_bypass[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[30]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[30] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N57
cyclonev_lcell_comb \rd_val_MEM_w[0]~63 (
// Equation(s):
// \rd_val_MEM_w[0]~63_combout  = ( \dmem~39_combout  & ( \dmem~36_combout  & ( (dmem_rtl_0_bypass[30] & ((!\dmem~40_combout ) # ((!\dmem~38_combout ) # (!\dmem~37_combout )))) ) ) ) # ( !\dmem~39_combout  & ( \dmem~36_combout  & ( dmem_rtl_0_bypass[30] ) ) 
// ) # ( \dmem~39_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[30] ) ) ) # ( !\dmem~39_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[30] ) ) )

	.dataa(!dmem_rtl_0_bypass[30]),
	.datab(!\dmem~40_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!\dmem~37_combout ),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~63 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~63 .lut_mask = 64'h5555555555555554;
defparam \rd_val_MEM_w[0]~63 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X3_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a32 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a32 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N8
dffeas \dmem~1 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~1 .is_wysiwyg = "true";
defparam \dmem~1 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[0]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008D13719B1A31F47DC3BD14A80000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N6
cyclonev_lcell_comb \rd_val_MEM_w[0]~62 (
// Equation(s):
// \rd_val_MEM_w[0]~62_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout )))) ) ) 
// # ( !\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout  & ( (!\dmem~0_q  & (((\dmem~1_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a32~portbdataout ),
	.datad(!\dmem~1_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~62 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~62 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[0]~62 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N42
cyclonev_lcell_comb \rd_val_MEM_w[0]~64 (
// Equation(s):
// \rd_val_MEM_w[0]~64_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[0]~62_combout  & ( (!\Equal23~6_combout  & (((\rd_val_MEM_w[0]~63_combout ) # (dmem_rtl_0_bypass[29])))) # (\Equal23~6_combout  & (!\KEY[0]~input_o )) ) ) ) # ( !\Equal23~7_combout  & 
// ( \rd_val_MEM_w[0]~62_combout  & ( (\rd_val_MEM_w[0]~63_combout ) # (dmem_rtl_0_bypass[29]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[0]~62_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[29] & !\rd_val_MEM_w[0]~63_combout )))) # 
// (\Equal23~6_combout  & (!\KEY[0]~input_o )) ) ) ) # ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[0]~62_combout  & ( (dmem_rtl_0_bypass[29] & !\rd_val_MEM_w[0]~63_combout ) ) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\Equal23~6_combout ),
	.datac(!dmem_rtl_0_bypass[29]),
	.datad(!\rd_val_MEM_w[0]~63_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[0]~62_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[0]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[0]~64 .extended_lut = "off";
defparam \rd_val_MEM_w[0]~64 .lut_mask = 64'h0F002E220FFF2EEE;
defparam \rd_val_MEM_w[0]~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N32
dffeas \op2_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[4] .is_wysiwyg = "true";
defparam \op2_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N39
cyclonev_lcell_comb \aluout_EX_r[0]~187 (
// Equation(s):
// \aluout_EX_r[0]~187_combout  = ( !op2_ID[2] & ( !op2_ID[5] & ( (!op2_ID[4] & \op2_ID[3]~DUPLICATE_q ) ) ) )

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!op2_ID[2]),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~187 .extended_lut = "off";
defparam \aluout_EX_r[0]~187 .lut_mask = 64'h0A0A000000000000;
defparam \aluout_EX_r[0]~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N12
cyclonev_lcell_comb \pctarget_EX_w[0]~3 (
// Equation(s):
// \pctarget_EX_w[0]~3_combout  = ( ctrlsig_ID[3] & ( (!\pctarget_EX_w~1_combout  & ((PC_ID[0]))) # (\pctarget_EX_w~1_combout  & (\regval1_ID[0]~DUPLICATE_q )) ) ) # ( !ctrlsig_ID[3] & ( PC_ID[0] ) )

	.dataa(gnd),
	.datab(!\pctarget_EX_w~1_combout ),
	.datac(!\regval1_ID[0]~DUPLICATE_q ),
	.datad(!PC_ID[0]),
	.datae(gnd),
	.dataf(!ctrlsig_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[0]~3 .extended_lut = "off";
defparam \pctarget_EX_w[0]~3 .lut_mask = 64'h00FF00FF03CF03CF;
defparam \pctarget_EX_w[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N13
dffeas \PC_FE[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX_w[0]~3_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mispred_EX_w~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[0] .is_wysiwyg = "true";
defparam \PC_FE[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N1
dffeas \PC_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[0] .is_wysiwyg = "true";
defparam \PC_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N0
cyclonev_lcell_comb \aluout_EX_r[0]~183 (
// Equation(s):
// \aluout_EX_r[0]~183_combout  = ( \Equal19~0_combout  & ( (\Equal22~0_combout  & (PC_ID[0] & (!op1_ID[0] $ (op1_ID[1])))) ) ) # ( !\Equal19~0_combout  & ( (\Equal22~0_combout  & PC_ID[0]) ) )

	.dataa(!op1_ID[0]),
	.datab(!\Equal22~0_combout ),
	.datac(!op1_ID[1]),
	.datad(!PC_ID[0]),
	.datae(gnd),
	.dataf(!\Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~183 .extended_lut = "off";
defparam \aluout_EX_r[0]~183 .lut_mask = 64'h0033003300210021;
defparam \aluout_EX_r[0]~183 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[0]~184 (
// Equation(s):
// \aluout_EX_r[0]~184_combout  = ( !\aluout_EX_r[0]~183_combout  & ( op1_ID[0] & ( (!\Equal19~0_combout ) # (((!\regval1_ID[0]~DUPLICATE_q  & !immval_ID[0])) # (op1_ID[1])) ) ) ) # ( \aluout_EX_r[0]~183_combout  & ( !op1_ID[0] & ( (\Equal19~0_combout  & 
// (!op1_ID[1] & ((!\regval1_ID[0]~DUPLICATE_q ) # (!immval_ID[0])))) ) ) ) # ( !\aluout_EX_r[0]~183_combout  & ( !op1_ID[0] & ( (!\regval1_ID[0]~DUPLICATE_q ) # ((!\Equal19~0_combout ) # ((!immval_ID[0]) # (op1_ID[1]))) ) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(!\Equal19~0_combout ),
	.datac(!op1_ID[1]),
	.datad(!immval_ID[0]),
	.datae(!\aluout_EX_r[0]~183_combout ),
	.dataf(!op1_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~184 .extended_lut = "off";
defparam \aluout_EX_r[0]~184 .lut_mask = 64'hFFEF3020EFCF0000;
defparam \aluout_EX_r[0]~184 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N0
cyclonev_lcell_comb \Add3~125 (
// Equation(s):
// \Add3~125_sumout  = SUM(( \regval1_ID[0]~DUPLICATE_q  ) + ( immval_ID[0] ) + ( !VCC ))
// \Add3~126  = CARRY(( \regval1_ID[0]~DUPLICATE_q  ) + ( immval_ID[0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\regval1_ID[0]~DUPLICATE_q ),
	.datac(!immval_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~125_sumout ),
	.cout(\Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \Add3~125 .extended_lut = "off";
defparam \Add3~125 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N51
cyclonev_lcell_comb \aluout_EX_r[0]~185 (
// Equation(s):
// \aluout_EX_r[0]~185_combout  = ( \aluout_EX_r[0]~184_combout  & ( \Add3~125_sumout  & ( (!\always4~0_combout  & (((!\Equal19~0_combout ) # (!op1_ID[1])) # (op1_ID[0]))) ) ) ) # ( \aluout_EX_r[0]~184_combout  & ( !\Add3~125_sumout  ) ) # ( 
// !\aluout_EX_r[0]~184_combout  & ( !\Add3~125_sumout  & ( \always4~0_combout  ) ) )

	.dataa(!op1_ID[0]),
	.datab(!\always4~0_combout ),
	.datac(!\Equal19~0_combout ),
	.datad(!op1_ID[1]),
	.datae(!\aluout_EX_r[0]~184_combout ),
	.dataf(!\Add3~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~185 .extended_lut = "off";
defparam \aluout_EX_r[0]~185 .lut_mask = 64'h3333FFFF0000CCC4;
defparam \aluout_EX_r[0]~185 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N57
cyclonev_lcell_comb \aluout_EX_r[31]~125 (
// Equation(s):
// \aluout_EX_r[31]~125_combout  = ( op2_ID[4] & ( (!op2_ID[1] & (!op2_ID[2] & !\op2_ID[3]~DUPLICATE_q )) ) )

	.dataa(!op2_ID[1]),
	.datab(gnd),
	.datac(!op2_ID[2]),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~125 .extended_lut = "off";
defparam \aluout_EX_r[31]~125 .lut_mask = 64'h00000000A000A000;
defparam \aluout_EX_r[31]~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N7
dffeas \regval1_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0] .is_wysiwyg = "true";
defparam \regval1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N36
cyclonev_lcell_comb \ShiftLeft0~16 (
// Equation(s):
// \ShiftLeft0~16_combout  = ( !\regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[0] & !regval2_ID[1]) ) )

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(gnd),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~16 .extended_lut = "off";
defparam \ShiftLeft0~16 .lut_mask = 64'h5050000050500000;
defparam \ShiftLeft0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N15
cyclonev_lcell_comb \ShiftLeft0~31 (
// Equation(s):
// \ShiftLeft0~31_combout  = ( \ShiftLeft0~16_combout  & ( (!regval2_ID[3] & !regval2_ID[2]) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~31 .extended_lut = "off";
defparam \ShiftLeft0~31 .lut_mask = 64'h0000000088888888;
defparam \ShiftLeft0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N1
dffeas \regs[14][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][23] .is_wysiwyg = "true";
defparam \regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N29
dffeas \regs[12][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][23] .is_wysiwyg = "true";
defparam \regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N31
dffeas \regs[13][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][23] .is_wysiwyg = "true";
defparam \regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N8
dffeas \regs[15][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][23] .is_wysiwyg = "true";
defparam \regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N30
cyclonev_lcell_comb \regval2_ID~23 (
// Equation(s):
// \regval2_ID~23_combout  = ( \regs[13][23]~q  & ( \regs[15][23]~q  & ( ((!inst_FE[1] & ((\regs[12][23]~q ))) # (inst_FE[1] & (\regs[14][23]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[13][23]~q  & ( \regs[15][23]~q  & ( (!inst_FE[1] & (((\regs[12][23]~q  & 
// !inst_FE[0])))) # (inst_FE[1] & (((inst_FE[0])) # (\regs[14][23]~q ))) ) ) ) # ( \regs[13][23]~q  & ( !\regs[15][23]~q  & ( (!inst_FE[1] & (((inst_FE[0]) # (\regs[12][23]~q )))) # (inst_FE[1] & (\regs[14][23]~q  & ((!inst_FE[0])))) ) ) ) # ( 
// !\regs[13][23]~q  & ( !\regs[15][23]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[12][23]~q ))) # (inst_FE[1] & (\regs[14][23]~q )))) ) ) )

	.dataa(!\regs[14][23]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[12][23]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[13][23]~q ),
	.dataf(!\regs[15][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~23 .extended_lut = "off";
defparam \regval2_ID~23 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regval2_ID~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N16
dffeas \regs[10][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][23] .is_wysiwyg = "true";
defparam \regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N19
dffeas \regs[8][23]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N37
dffeas \regs[11][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][23] .is_wysiwyg = "true";
defparam \regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N53
dffeas \regs[9][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][23] .is_wysiwyg = "true";
defparam \regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N36
cyclonev_lcell_comb \regval2_ID~22 (
// Equation(s):
// \regval2_ID~22_combout  = ( \regs[11][23]~q  & ( \regs[9][23]~q  & ( ((!inst_FE[1] & ((\regs[8][23]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[10][23]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[11][23]~q  & ( \regs[9][23]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & 
// ((\regs[8][23]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[10][23]~q )))) # (inst_FE[0] & (!inst_FE[1])) ) ) ) # ( \regs[11][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][23]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[10][23]~q )))) # 
// (inst_FE[0] & (inst_FE[1])) ) ) ) # ( !\regs[11][23]~q  & ( !\regs[9][23]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[8][23]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[10][23]~q )))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[10][23]~q ),
	.datad(!\regs[8][23]~DUPLICATE_q ),
	.datae(!\regs[11][23]~q ),
	.dataf(!\regs[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~22 .extended_lut = "off";
defparam \regval2_ID~22 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval2_ID~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N37
dffeas \regs[5][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][23] .is_wysiwyg = "true";
defparam \regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N43
dffeas \regs[4][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][23] .is_wysiwyg = "true";
defparam \regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N49
dffeas \regs[7][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][23] .is_wysiwyg = "true";
defparam \regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N48
cyclonev_lcell_comb \regval2_ID~21 (
// Equation(s):
// \regval2_ID~21_combout  = ( \regs[7][23]~q  & ( inst_FE[1] & ( (\regs[6][23]~q ) # (inst_FE[0]) ) ) ) # ( !\regs[7][23]~q  & ( inst_FE[1] & ( (!inst_FE[0] & \regs[6][23]~q ) ) ) ) # ( \regs[7][23]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & ((\regs[4][23]~q ))) 
// # (inst_FE[0] & (\regs[5][23]~q )) ) ) ) # ( !\regs[7][23]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & ((\regs[4][23]~q ))) # (inst_FE[0] & (\regs[5][23]~q )) ) ) )

	.dataa(!\regs[5][23]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[4][23]~q ),
	.datad(!\regs[6][23]~q ),
	.datae(!\regs[7][23]~q ),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~21 .extended_lut = "off";
defparam \regval2_ID~21 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regval2_ID~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N33
cyclonev_lcell_comb \regs[3][23]~feeder (
// Equation(s):
// \regs[3][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][23]~feeder .extended_lut = "off";
defparam \regs[3][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N34
dffeas \regs[3][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][23] .is_wysiwyg = "true";
defparam \regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N6
cyclonev_lcell_comb \regs[2][23]~feeder (
// Equation(s):
// \regs[2][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][23]~feeder .extended_lut = "off";
defparam \regs[2][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N8
dffeas \regs[2][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][23] .is_wysiwyg = "true";
defparam \regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N12
cyclonev_lcell_comb \regs[1][23]~feeder (
// Equation(s):
// \regs[1][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[1][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[1][23]~feeder .extended_lut = "off";
defparam \regs[1][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[1][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \regs[1][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[1][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][23] .is_wysiwyg = "true";
defparam \regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N42
cyclonev_lcell_comb \regs[0][23]~feeder (
// Equation(s):
// \regs[0][23]~feeder_combout  = ( regval_MEM[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][23]~feeder .extended_lut = "off";
defparam \regs[0][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N43
dffeas \regs[0][23]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N48
cyclonev_lcell_comb \regval2_ID~20 (
// Equation(s):
// \regval2_ID~20_combout  = ( \regs[0][23]~DUPLICATE_q  & ( inst_FE[0] & ( (!inst_FE[1] & ((\regs[1][23]~q ))) # (inst_FE[1] & (\regs[3][23]~q )) ) ) ) # ( !\regs[0][23]~DUPLICATE_q  & ( inst_FE[0] & ( (!inst_FE[1] & ((\regs[1][23]~q ))) # (inst_FE[1] & 
// (\regs[3][23]~q )) ) ) ) # ( \regs[0][23]~DUPLICATE_q  & ( !inst_FE[0] & ( (!inst_FE[1]) # (\regs[2][23]~q ) ) ) ) # ( !\regs[0][23]~DUPLICATE_q  & ( !inst_FE[0] & ( (inst_FE[1] & \regs[2][23]~q ) ) ) )

	.dataa(!\regs[3][23]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[2][23]~q ),
	.datad(!\regs[1][23]~q ),
	.datae(!\regs[0][23]~DUPLICATE_q ),
	.dataf(!inst_FE[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~20 .extended_lut = "off";
defparam \regval2_ID~20 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \regval2_ID~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N36
cyclonev_lcell_comb \regval2_ID~24 (
// Equation(s):
// \regval2_ID~24_combout  = ( \regval2_ID~21_combout  & ( \regval2_ID~20_combout  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regval2_ID~22_combout ))) # (inst_FE[2] & (\regval2_ID~23_combout ))) ) ) ) # ( !\regval2_ID~21_combout  & ( \regval2_ID~20_combout  & ( 
// (!inst_FE[3] & (!inst_FE[2])) # (inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~22_combout ))) # (inst_FE[2] & (\regval2_ID~23_combout )))) ) ) ) # ( \regval2_ID~21_combout  & ( !\regval2_ID~20_combout  & ( (!inst_FE[3] & (inst_FE[2])) # (inst_FE[3] & 
// ((!inst_FE[2] & ((\regval2_ID~22_combout ))) # (inst_FE[2] & (\regval2_ID~23_combout )))) ) ) ) # ( !\regval2_ID~21_combout  & ( !\regval2_ID~20_combout  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~22_combout ))) # (inst_FE[2] & 
// (\regval2_ID~23_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\regval2_ID~23_combout ),
	.datad(!\regval2_ID~22_combout ),
	.datae(!\regval2_ID~21_combout ),
	.dataf(!\regval2_ID~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~24 .extended_lut = "off";
defparam \regval2_ID~24 .lut_mask = 64'h0145236789CDABEF;
defparam \regval2_ID~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N38
dffeas \regval2_ID[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23] .is_wysiwyg = "true";
defparam \regval2_ID[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N29
dffeas \regval2_EX[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[23] .is_wysiwyg = "true";
defparam \regval2_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N11
dffeas \dmem_rtl_0_bypass[75] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[75]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[75] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[75] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y12_N3
cyclonev_lcell_comb \dmem_rtl_0_bypass[76]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[76]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[76]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y12_N4
dffeas \dmem_rtl_0_bypass[76] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[76]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[76]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[76] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[76] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a23 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a23 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000201294451158BC84C8A50000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N38
dffeas \dmem~24 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~24 .is_wysiwyg = "true";
defparam \dmem~24 .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a55 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[23]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_first_bit_number = 23;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a55 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N36
cyclonev_lcell_comb \rd_val_MEM_w[23]~11 (
// Equation(s):
// \rd_val_MEM_w[23]~11_combout  = ( \dmem~24_q  & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~24_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a23~portbdataout )) ) ) ) # ( !\dmem~24_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~24_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~11 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~11 .lut_mask = 64'h0202F2F20707F7F7;
defparam \rd_val_MEM_w[23]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N36
cyclonev_lcell_comb \rd_val_MEM_w[23]~12 (
// Equation(s):
// \rd_val_MEM_w[23]~12_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[23]~11_combout  & ( (!\Equal23~6_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[76])) # (dmem_rtl_0_bypass[75]))) ) ) ) # ( !\Equal23~7_combout  & ( \rd_val_MEM_w[23]~11_combout 
//  & ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[76])) # (dmem_rtl_0_bypass[75]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[23]~11_combout  & ( (dmem_rtl_0_bypass[75] & (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[76]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[23]~11_combout  & ( (dmem_rtl_0_bypass[75] & ((!dmem_rtl_0_bypass[76]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[75]),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal23~6_combout ),
	.datad(!dmem_rtl_0_bypass[76]),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[23]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[23]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[23]~12 .extended_lut = "off";
defparam \rd_val_MEM_w[23]~12 .lut_mask = 64'h5511501055DD50D0;
defparam \rd_val_MEM_w[23]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N27
cyclonev_lcell_comb \aluout_EX[27]~2 (
// Equation(s):
// \aluout_EX[27]~2_combout  = ( op2_ID[1] & ( (!op2_ID[4] & \op2_ID[3]~DUPLICATE_q ) ) ) # ( !op2_ID[1] & ( !op2_ID[4] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op2_ID[4]),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~2 .extended_lut = "off";
defparam \aluout_EX[27]~2 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \aluout_EX[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N33
cyclonev_lcell_comb \aluout_EX[27]~3 (
// Equation(s):
// \aluout_EX[27]~3_combout  = ( !op2_ID[4] & ( op2_ID[1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!op2_ID[4]),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~3 .extended_lut = "off";
defparam \aluout_EX[27]~3 .lut_mask = 64'h00000000FFFF0000;
defparam \aluout_EX[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N37
dffeas \regval2_ID[23]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~24_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N15
cyclonev_lcell_comb \regs[9][22]~feeder (
// Equation(s):
// \regs[9][22]~feeder_combout  = regval_MEM[22]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval_MEM[22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][22]~feeder .extended_lut = "off";
defparam \regs[9][22]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \regs[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N17
dffeas \regs[9][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][22] .is_wysiwyg = "true";
defparam \regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N39
cyclonev_lcell_comb \regs[8][22]~feeder (
// Equation(s):
// \regs[8][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][22]~feeder .extended_lut = "off";
defparam \regs[8][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N41
dffeas \regs[8][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][22] .is_wysiwyg = "true";
defparam \regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N11
dffeas \regs[10][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][22] .is_wysiwyg = "true";
defparam \regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N49
dffeas \regs[11][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][22] .is_wysiwyg = "true";
defparam \regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N48
cyclonev_lcell_comb \regval1_ID~42 (
// Equation(s):
// \regval1_ID~42_combout  = ( \regs[11][22]~q  & ( \inst_FE[5]~DUPLICATE_q  & ( (\regs[10][22]~q ) # (inst_FE[4]) ) ) ) # ( !\regs[11][22]~q  & ( \inst_FE[5]~DUPLICATE_q  & ( (!inst_FE[4] & \regs[10][22]~q ) ) ) ) # ( \regs[11][22]~q  & ( 
// !\inst_FE[5]~DUPLICATE_q  & ( (!inst_FE[4] & ((\regs[8][22]~q ))) # (inst_FE[4] & (\regs[9][22]~q )) ) ) ) # ( !\regs[11][22]~q  & ( !\inst_FE[5]~DUPLICATE_q  & ( (!inst_FE[4] & ((\regs[8][22]~q ))) # (inst_FE[4] & (\regs[9][22]~q )) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[9][22]~q ),
	.datac(!\regs[8][22]~q ),
	.datad(!\regs[10][22]~q ),
	.datae(!\regs[11][22]~q ),
	.dataf(!\inst_FE[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~42 .extended_lut = "off";
defparam \regval1_ID~42 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \regval1_ID~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N43
dffeas \regs[14][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][22] .is_wysiwyg = "true";
defparam \regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N43
dffeas \regs[15][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][22] .is_wysiwyg = "true";
defparam \regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N7
dffeas \regs[13][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][22] .is_wysiwyg = "true";
defparam \regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \regval1_ID~43 (
// Equation(s):
// \regval1_ID~43_combout  = ( \regs[15][22]~q  & ( \regs[13][22]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][22]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][22]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[15][22]~q  & ( \regs[13][22]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[12][22]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[14][22]~q )))) ) ) ) # ( \regs[15][22]~q  & ( !\regs[13][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (\regs[12][22]~q  & (!inst_FE[4]))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((\regs[14][22]~q ) # (inst_FE[4])))) ) ) ) # ( !\regs[15][22]~q  & ( !\regs[13][22]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][22]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][22]~q ))))) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[14][22]~q ),
	.datae(!\regs[15][22]~q ),
	.dataf(!\regs[13][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~43 .extended_lut = "off";
defparam \regval1_ID~43 .lut_mask = 64'h407043734C7C4F7F;
defparam \regval1_ID~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N18
cyclonev_lcell_comb \regs[6][22]~feeder (
// Equation(s):
// \regs[6][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][22]~feeder .extended_lut = "off";
defparam \regs[6][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N20
dffeas \regs[6][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][22] .is_wysiwyg = "true";
defparam \regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N7
dffeas \regs[7][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][22] .is_wysiwyg = "true";
defparam \regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N2
dffeas \regs[5][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][22] .is_wysiwyg = "true";
defparam \regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N44
dffeas \regs[4][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][22] .is_wysiwyg = "true";
defparam \regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N0
cyclonev_lcell_comb \regval1_ID~41 (
// Equation(s):
// \regval1_ID~41_combout  = ( \regs[5][22]~q  & ( \regs[4][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[6][22]~q )) # (inst_FE[4] & ((\regs[7][22]~q )))) ) ) ) # ( !\regs[5][22]~q  & ( \regs[4][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][22]~q )) # (inst_FE[4] & ((\regs[7][22]~q ))))) ) ) ) # ( \regs[5][22]~q  & ( !\regs[4][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[6][22]~q )) # (inst_FE[4] & ((\regs[7][22]~q ))))) ) ) ) # ( !\regs[5][22]~q  & ( !\regs[4][22]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][22]~q )) # (inst_FE[4] & ((\regs[7][22]~q ))))) ) ) )

	.dataa(!\regs[6][22]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[7][22]~q ),
	.datae(!\regs[5][22]~q ),
	.dataf(!\regs[4][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~41 .extended_lut = "off";
defparam \regval1_ID~41 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N43
dffeas \regs[3][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][22] .is_wysiwyg = "true";
defparam \regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N57
cyclonev_lcell_comb \regs[0][22]~feeder (
// Equation(s):
// \regs[0][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][22]~feeder .extended_lut = "off";
defparam \regs[0][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N59
dffeas \regs[0][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][22] .is_wysiwyg = "true";
defparam \regs[0][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \regs[1][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][22] .is_wysiwyg = "true";
defparam \regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N49
dffeas \regs[2][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][22] .is_wysiwyg = "true";
defparam \regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N0
cyclonev_lcell_comb \regval1_ID~40 (
// Equation(s):
// \regval1_ID~40_combout  = ( \regs[1][22]~q  & ( \regs[2][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][22]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][22]~q ))) ) ) ) # ( !\regs[1][22]~q  & ( \regs[2][22]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][22]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][22]~q ))) ) ) ) # ( \regs[1][22]~q  & ( !\regs[2][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][22]~q ) # (inst_FE[4])))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[3][22]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[1][22]~q  & ( !\regs[2][22]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][22]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[3][22]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[3][22]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][22]~q ),
	.datae(!\regs[1][22]~q ),
	.dataf(!\regs[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~40 .extended_lut = "off";
defparam \regval1_ID~40 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N36
cyclonev_lcell_comb \regval1_ID~44 (
// Equation(s):
// \regval1_ID~44_combout  = ( \regval1_ID~41_combout  & ( \regval1_ID~40_combout  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~42_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~43_combout )))) ) ) ) # ( !\regval1_ID~41_combout  & ( 
// \regval1_ID~40_combout  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~42_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~43_combout ))))) ) ) ) # ( \regval1_ID~41_combout  & ( 
// !\regval1_ID~40_combout  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~42_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~43_combout ))))) ) ) ) # ( !\regval1_ID~41_combout  & ( 
// !\regval1_ID~40_combout  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~42_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~43_combout ))))) ) ) )

	.dataa(!\regval1_ID~42_combout ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regval1_ID~43_combout ),
	.datae(!\regval1_ID~41_combout ),
	.dataf(!\regval1_ID~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~44 .extended_lut = "off";
defparam \regval1_ID~44 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N37
dffeas \regval1_ID[22]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~44_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N14
dffeas \regval2_ID[22]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N54
cyclonev_lcell_comb \dmem_rtl_0_bypass[72]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[72]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[72]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N56
dffeas \dmem_rtl_0_bypass[72] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[72]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[72]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[72] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[72] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N16
dffeas \regs[2][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][21] .is_wysiwyg = "true";
defparam \regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N21
cyclonev_lcell_comb \regs[6][21]~feeder (
// Equation(s):
// \regs[6][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][21]~feeder .extended_lut = "off";
defparam \regs[6][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N22
dffeas \regs[6][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][21] .is_wysiwyg = "true";
defparam \regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N20
dffeas \regs[10][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][21] .is_wysiwyg = "true";
defparam \regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N50
dffeas \regs[14][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][21] .is_wysiwyg = "true";
defparam \regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N18
cyclonev_lcell_comb \regval2_ID~92 (
// Equation(s):
// \regval2_ID~92_combout  = ( \regs[10][21]~q  & ( \regs[14][21]~q  & ( ((!inst_FE[2] & (\regs[2][21]~q )) # (inst_FE[2] & ((\regs[6][21]~q )))) # (\inst_FE[3]~DUPLICATE_q ) ) ) ) # ( !\regs[10][21]~q  & ( \regs[14][21]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & 
// ((!inst_FE[2] & (\regs[2][21]~q )) # (inst_FE[2] & ((\regs[6][21]~q ))))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])))) ) ) ) # ( \regs[10][21]~q  & ( !\regs[14][21]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[2][21]~q )) # (inst_FE[2] & 
// ((\regs[6][21]~q ))))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2])))) ) ) ) # ( !\regs[10][21]~q  & ( !\regs[14][21]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[2][21]~q )) # (inst_FE[2] & ((\regs[6][21]~q ))))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[2][21]~q ),
	.datac(!\regs[6][21]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[10][21]~q ),
	.dataf(!\regs[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~92 .extended_lut = "off";
defparam \regval2_ID~92 .lut_mask = 64'h220A770A225F775F;
defparam \regval2_ID~92 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N7
dffeas \regs[15][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][21] .is_wysiwyg = "true";
defparam \regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N34
dffeas \regs[7][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][21] .is_wysiwyg = "true";
defparam \regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N7
dffeas \regs[11][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][21] .is_wysiwyg = "true";
defparam \regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N22
dffeas \regs[3][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][21] .is_wysiwyg = "true";
defparam \regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N6
cyclonev_lcell_comb \regval2_ID~93 (
// Equation(s):
// \regval2_ID~93_combout  = ( \regs[11][21]~q  & ( \regs[3][21]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[7][21]~q ))) # (inst_FE[3] & (\regs[15][21]~q ))) ) ) ) # ( !\regs[11][21]~q  & ( \regs[3][21]~q  & ( (!inst_FE[2] & (!inst_FE[3])) # (inst_FE[2] 
// & ((!inst_FE[3] & ((\regs[7][21]~q ))) # (inst_FE[3] & (\regs[15][21]~q )))) ) ) ) # ( \regs[11][21]~q  & ( !\regs[3][21]~q  & ( (!inst_FE[2] & (inst_FE[3])) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][21]~q ))) # (inst_FE[3] & (\regs[15][21]~q )))) ) ) ) 
// # ( !\regs[11][21]~q  & ( !\regs[3][21]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][21]~q ))) # (inst_FE[3] & (\regs[15][21]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[15][21]~q ),
	.datad(!\regs[7][21]~q ),
	.datae(!\regs[11][21]~q ),
	.dataf(!\regs[3][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~93 .extended_lut = "off";
defparam \regval2_ID~93 .lut_mask = 64'h0145236789CDABEF;
defparam \regval2_ID~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N6
cyclonev_lcell_comb \regs[8][21]~feeder (
// Equation(s):
// \regs[8][21]~feeder_combout  = ( regval_MEM[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][21]~feeder .extended_lut = "off";
defparam \regs[8][21]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N7
dffeas \regs[8][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][21] .is_wysiwyg = "true";
defparam \regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N41
dffeas \regs[4][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][21] .is_wysiwyg = "true";
defparam \regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y13_N32
dffeas \regs[0][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][21] .is_wysiwyg = "true";
defparam \regs[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N30
cyclonev_lcell_comb \regval2_ID~90 (
// Equation(s):
// \regval2_ID~90_combout  = ( \regs[0][21]~q  & ( \regs[12][21]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][21]~q ))) # (inst_FE[2] & (((\regs[4][21]~q ) # (inst_FE[3])))) ) ) ) # ( !\regs[0][21]~q  & ( \regs[12][21]~q  & ( (!inst_FE[2] & 
// (\regs[8][21]~q  & (inst_FE[3]))) # (inst_FE[2] & (((\regs[4][21]~q ) # (inst_FE[3])))) ) ) ) # ( \regs[0][21]~q  & ( !\regs[12][21]~q  & ( (!inst_FE[2] & (((!inst_FE[3])) # (\regs[8][21]~q ))) # (inst_FE[2] & (((!inst_FE[3] & \regs[4][21]~q )))) ) ) ) # 
// ( !\regs[0][21]~q  & ( !\regs[12][21]~q  & ( (!inst_FE[2] & (\regs[8][21]~q  & (inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3] & \regs[4][21]~q )))) ) ) )

	.dataa(!\regs[8][21]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[4][21]~q ),
	.datae(!\regs[0][21]~q ),
	.dataf(!\regs[12][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~90 .extended_lut = "off";
defparam \regval2_ID~90 .lut_mask = 64'h0434C4F40737C7F7;
defparam \regval2_ID~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N55
dffeas \regs[5][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][21] .is_wysiwyg = "true";
defparam \regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N41
dffeas \regs[13][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21] .is_wysiwyg = "true";
defparam \regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N31
dffeas \regs[1][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][21] .is_wysiwyg = "true";
defparam \regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N5
dffeas \regs[9][21]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N30
cyclonev_lcell_comb \regval2_ID~91 (
// Equation(s):
// \regval2_ID~91_combout  = ( \regs[1][21]~q  & ( \regs[9][21]~DUPLICATE_q  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regs[5][21]~q )) # (inst_FE[3] & ((\regs[13][21]~q )))) ) ) ) # ( !\regs[1][21]~q  & ( \regs[9][21]~DUPLICATE_q  & ( (!inst_FE[2] & 
// (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regs[5][21]~q )) # (inst_FE[3] & ((\regs[13][21]~q ))))) ) ) ) # ( \regs[1][21]~q  & ( !\regs[9][21]~DUPLICATE_q  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regs[5][21]~q )) 
// # (inst_FE[3] & ((\regs[13][21]~q ))))) ) ) ) # ( !\regs[1][21]~q  & ( !\regs[9][21]~DUPLICATE_q  & ( (inst_FE[2] & ((!inst_FE[3] & (\regs[5][21]~q )) # (inst_FE[3] & ((\regs[13][21]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[5][21]~q ),
	.datac(!\regs[13][21]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[1][21]~q ),
	.dataf(!\regs[9][21]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~91 .extended_lut = "off";
defparam \regval2_ID~91 .lut_mask = 64'h1105BB0511AFBBAF;
defparam \regval2_ID~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N3
cyclonev_lcell_comb \regval2_ID~94 (
// Equation(s):
// \regval2_ID~94_combout  = ( \regval2_ID~90_combout  & ( \regval2_ID~91_combout  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regval2_ID~92_combout )) # (inst_FE[0] & ((\regval2_ID~93_combout )))) ) ) ) # ( !\regval2_ID~90_combout  & ( \regval2_ID~91_combout  & ( 
// (!inst_FE[1] & (((inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~92_combout )) # (inst_FE[0] & ((\regval2_ID~93_combout ))))) ) ) ) # ( \regval2_ID~90_combout  & ( !\regval2_ID~91_combout  & ( (!inst_FE[1] & (((!inst_FE[0])))) # (inst_FE[1] & 
// ((!inst_FE[0] & (\regval2_ID~92_combout )) # (inst_FE[0] & ((\regval2_ID~93_combout ))))) ) ) ) # ( !\regval2_ID~90_combout  & ( !\regval2_ID~91_combout  & ( (inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~92_combout )) # (inst_FE[0] & ((\regval2_ID~93_combout 
// ))))) ) ) )

	.dataa(!\regval2_ID~92_combout ),
	.datab(!\regval2_ID~93_combout ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~90_combout ),
	.dataf(!\regval2_ID~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~94 .extended_lut = "off";
defparam \regval2_ID~94 .lut_mask = 64'h0503F50305F3F5F3;
defparam \regval2_ID~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N5
dffeas \regval2_ID[21]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~94_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N38
dffeas \regval2_EX[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[21]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[21] .is_wysiwyg = "true";
defparam \regval2_EX[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[71]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[71]~feeder_combout  = ( regval2_EX[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[71]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[71]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[71]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N19
dffeas \dmem_rtl_0_bypass[71] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[71]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[71]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[71] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[71] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a53 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a53 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N53
dffeas \dmem~22 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~22 .is_wysiwyg = "true";
defparam \dmem~22 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y3_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a21 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[21]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_first_bit_number = 21;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a21 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450140BC00C8040000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N51
cyclonev_lcell_comb \rd_val_MEM_w[21]~37 (
// Equation(s):
// \rd_val_MEM_w[21]~37_combout  = ( \dmem~22_q  & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( !\dmem~22_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( !\dmem~22_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a53~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a53~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~22_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~37 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~37 .lut_mask = 64'h0101ABAB4545EFEF;
defparam \rd_val_MEM_w[21]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N42
cyclonev_lcell_comb \rd_val_MEM_w[21]~38 (
// Equation(s):
// \rd_val_MEM_w[21]~38_combout  = ( \Equal23~6_combout  & ( \rd_val_MEM_w[21]~37_combout  & ( (!\Equal23~7_combout  & (((dmem_rtl_0_bypass[72] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[71]))) ) ) ) # ( !\Equal23~6_combout  & ( \rd_val_MEM_w[21]~37_combout 
//  & ( ((dmem_rtl_0_bypass[72] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[71]) ) ) ) # ( \Equal23~6_combout  & ( !\rd_val_MEM_w[21]~37_combout  & ( (!\Equal23~7_combout  & (dmem_rtl_0_bypass[71] & ((!dmem_rtl_0_bypass[72]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~6_combout  & ( !\rd_val_MEM_w[21]~37_combout  & ( (dmem_rtl_0_bypass[71] & ((!dmem_rtl_0_bypass[72]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[72]),
	.datab(!\dmem~41_combout ),
	.datac(!\Equal23~7_combout ),
	.datad(!dmem_rtl_0_bypass[71]),
	.datae(!\Equal23~6_combout ),
	.dataf(!\rd_val_MEM_w[21]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[21]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[21]~38 .extended_lut = "off";
defparam \rd_val_MEM_w[21]~38 .lut_mask = 64'h00BB00B044FF40F0;
defparam \rd_val_MEM_w[21]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N6
cyclonev_lcell_comb \immval_ID[15]~feeder (
// Equation(s):
// \immval_ID[15]~feeder_combout  = ( inst_FE[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[15]~feeder .extended_lut = "off";
defparam \immval_ID[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N8
dffeas \immval_ID[15]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\immval_ID[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[15]~DUPLICATE .is_wysiwyg = "true";
defparam \immval_ID[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N24
cyclonev_lcell_comb \Add0~138 (
// Equation(s):
// \Add0~138_combout  = ( regval1_ID[21] & ( PC_ID[21] ) ) # ( !regval1_ID[21] & ( PC_ID[21] & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) ) # ( regval1_ID[21] & ( !PC_ID[21] & ( 
// (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!regval1_ID[21]),
	.dataf(!PC_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~138 .extended_lut = "off";
defparam \Add0~138 .lut_mask = 64'h0000FF5100AEFFFF;
defparam \Add0~138 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[70]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[70]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[70]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N28
dffeas \dmem_rtl_0_bypass[70] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[70]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[70]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[70] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[70] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N36
cyclonev_lcell_comb \regs[2][20]~feeder (
// Equation(s):
// \regs[2][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][20]~feeder .extended_lut = "off";
defparam \regs[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N37
dffeas \regs[2][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][20] .is_wysiwyg = "true";
defparam \regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N34
dffeas \regs[0][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][20] .is_wysiwyg = "true";
defparam \regs[0][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N55
dffeas \regs[1][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][20] .is_wysiwyg = "true";
defparam \regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N33
cyclonev_lcell_comb \regval2_ID~95 (
// Equation(s):
// \regval2_ID~95_combout  = ( \regs[0][20]~q  & ( \regs[1][20]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regs[2][20]~q )) # (inst_FE[0] & ((\regs[3][20]~q )))) ) ) ) # ( !\regs[0][20]~q  & ( \regs[1][20]~q  & ( (!inst_FE[0] & (\regs[2][20]~q  & 
// ((inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[3][20]~q )))) ) ) ) # ( \regs[0][20]~q  & ( !\regs[1][20]~q  & ( (!inst_FE[0] & (((!inst_FE[1])) # (\regs[2][20]~q ))) # (inst_FE[0] & (((\regs[3][20]~q  & inst_FE[1])))) ) ) ) # ( !\regs[0][20]~q  
// & ( !\regs[1][20]~q  & ( (inst_FE[1] & ((!inst_FE[0] & (\regs[2][20]~q )) # (inst_FE[0] & ((\regs[3][20]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[2][20]~q ),
	.datac(!\regs[3][20]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[0][20]~q ),
	.dataf(!\regs[1][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~95 .extended_lut = "off";
defparam \regval2_ID~95 .lut_mask = 64'h0027AA275527FF27;
defparam \regval2_ID~95 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N16
dffeas \regs[12][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][20] .is_wysiwyg = "true";
defparam \regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N2
dffeas \regs[15][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][20] .is_wysiwyg = "true";
defparam \regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N55
dffeas \regs[14][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][20] .is_wysiwyg = "true";
defparam \regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N46
dffeas \regs[13][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][20] .is_wysiwyg = "true";
defparam \regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N54
cyclonev_lcell_comb \regval2_ID~98 (
// Equation(s):
// \regval2_ID~98_combout  = ( \regs[14][20]~q  & ( \regs[13][20]~q  & ( (!inst_FE[1] & (((\regs[12][20]~q )) # (inst_FE[0]))) # (inst_FE[1] & ((!inst_FE[0]) # ((\regs[15][20]~q )))) ) ) ) # ( !\regs[14][20]~q  & ( \regs[13][20]~q  & ( (!inst_FE[1] & 
// (((\regs[12][20]~q )) # (inst_FE[0]))) # (inst_FE[1] & (inst_FE[0] & ((\regs[15][20]~q )))) ) ) ) # ( \regs[14][20]~q  & ( !\regs[13][20]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[12][20]~q ))) # (inst_FE[1] & ((!inst_FE[0]) # ((\regs[15][20]~q )))) ) ) 
// ) # ( !\regs[14][20]~q  & ( !\regs[13][20]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[12][20]~q ))) # (inst_FE[1] & (inst_FE[0] & ((\regs[15][20]~q )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[12][20]~q ),
	.datad(!\regs[15][20]~q ),
	.datae(!\regs[14][20]~q ),
	.dataf(!\regs[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~98 .extended_lut = "off";
defparam \regval2_ID~98 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval2_ID~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y14_N31
dffeas \regs[11][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][20] .is_wysiwyg = "true";
defparam \regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N42
cyclonev_lcell_comb \regs[8][20]~feeder (
// Equation(s):
// \regs[8][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][20]~feeder .extended_lut = "off";
defparam \regs[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N43
dffeas \regs[8][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][20] .is_wysiwyg = "true";
defparam \regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N7
dffeas \regs[10][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][20] .is_wysiwyg = "true";
defparam \regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N58
dffeas \regs[9][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][20] .is_wysiwyg = "true";
defparam \regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N6
cyclonev_lcell_comb \regval2_ID~97 (
// Equation(s):
// \regval2_ID~97_combout  = ( \regs[10][20]~q  & ( \regs[9][20]~q  & ( (!inst_FE[1] & (((\regs[8][20]~q ) # (inst_FE[0])))) # (inst_FE[1] & (((!inst_FE[0])) # (\regs[11][20]~q ))) ) ) ) # ( !\regs[10][20]~q  & ( \regs[9][20]~q  & ( (!inst_FE[1] & 
// (((\regs[8][20]~q ) # (inst_FE[0])))) # (inst_FE[1] & (\regs[11][20]~q  & (inst_FE[0]))) ) ) ) # ( \regs[10][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & \regs[8][20]~q )))) # (inst_FE[1] & (((!inst_FE[0])) # (\regs[11][20]~q ))) ) ) ) 
// # ( !\regs[10][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & \regs[8][20]~q )))) # (inst_FE[1] & (\regs[11][20]~q  & (inst_FE[0]))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[11][20]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[8][20]~q ),
	.datae(!\regs[10][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~97 .extended_lut = "off";
defparam \regval2_ID~97 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regval2_ID~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N10
dffeas \regs[7][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][20] .is_wysiwyg = "true";
defparam \regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N7
dffeas \regs[5][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][20] .is_wysiwyg = "true";
defparam \regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y12_N31
dffeas \regs[4][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][20] .is_wysiwyg = "true";
defparam \regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N0
cyclonev_lcell_comb \regs[6][20]~feeder (
// Equation(s):
// \regs[6][20]~feeder_combout  = ( regval_MEM[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][20]~feeder .extended_lut = "off";
defparam \regs[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N1
dffeas \regs[6][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][20] .is_wysiwyg = "true";
defparam \regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N30
cyclonev_lcell_comb \regval2_ID~96 (
// Equation(s):
// \regval2_ID~96_combout  = ( \regs[4][20]~q  & ( \regs[6][20]~q  & ( (!inst_FE[0]) # ((!inst_FE[1] & ((\regs[5][20]~q ))) # (inst_FE[1] & (\regs[7][20]~q ))) ) ) ) # ( !\regs[4][20]~q  & ( \regs[6][20]~q  & ( (!inst_FE[1] & (((\regs[5][20]~q  & 
// inst_FE[0])))) # (inst_FE[1] & (((!inst_FE[0])) # (\regs[7][20]~q ))) ) ) ) # ( \regs[4][20]~q  & ( !\regs[6][20]~q  & ( (!inst_FE[1] & (((!inst_FE[0]) # (\regs[5][20]~q )))) # (inst_FE[1] & (\regs[7][20]~q  & ((inst_FE[0])))) ) ) ) # ( !\regs[4][20]~q  & 
// ( !\regs[6][20]~q  & ( (inst_FE[0] & ((!inst_FE[1] & ((\regs[5][20]~q ))) # (inst_FE[1] & (\regs[7][20]~q )))) ) ) )

	.dataa(!\regs[7][20]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[5][20]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[4][20]~q ),
	.dataf(!\regs[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~96 .extended_lut = "off";
defparam \regval2_ID~96 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \regval2_ID~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N0
cyclonev_lcell_comb \regval2_ID~99 (
// Equation(s):
// \regval2_ID~99_combout  = ( \regval2_ID~97_combout  & ( \regval2_ID~96_combout  & ( (!inst_FE[3] & (((inst_FE[2])) # (\regval2_ID~95_combout ))) # (inst_FE[3] & (((!inst_FE[2]) # (\regval2_ID~98_combout )))) ) ) ) # ( !\regval2_ID~97_combout  & ( 
// \regval2_ID~96_combout  & ( (!inst_FE[3] & (((inst_FE[2])) # (\regval2_ID~95_combout ))) # (inst_FE[3] & (((inst_FE[2] & \regval2_ID~98_combout )))) ) ) ) # ( \regval2_ID~97_combout  & ( !\regval2_ID~96_combout  & ( (!inst_FE[3] & (\regval2_ID~95_combout  
// & (!inst_FE[2]))) # (inst_FE[3] & (((!inst_FE[2]) # (\regval2_ID~98_combout )))) ) ) ) # ( !\regval2_ID~97_combout  & ( !\regval2_ID~96_combout  & ( (!inst_FE[3] & (\regval2_ID~95_combout  & (!inst_FE[2]))) # (inst_FE[3] & (((inst_FE[2] & 
// \regval2_ID~98_combout )))) ) ) )

	.dataa(!\regval2_ID~95_combout ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regval2_ID~98_combout ),
	.datae(!\regval2_ID~97_combout ),
	.dataf(!\regval2_ID~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~99 .extended_lut = "off";
defparam \regval2_ID~99 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval2_ID~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N1
dffeas \regval2_ID[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~99_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[20] .is_wysiwyg = "true";
defparam \regval2_ID[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N26
dffeas \regval2_EX[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[20] .is_wysiwyg = "true";
defparam \regval2_EX[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[69]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[69]~feeder_combout  = ( regval2_EX[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[69]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[69]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N28
dffeas \dmem_rtl_0_bypass[69] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[69]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[69]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[69] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[69] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a20 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001291450541BC21C88D0000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a52 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[20]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_first_bit_number = 20;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a52 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N59
dffeas \dmem~21 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~21 .is_wysiwyg = "true";
defparam \dmem~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N57
cyclonev_lcell_comb \rd_val_MEM_w[20]~39 (
// Equation(s):
// \rd_val_MEM_w[20]~39_combout  = ( \dmem~21_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( !\dmem~21_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ))) ) ) ) # ( \dmem~21_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\dmem~21_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~39 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~39 .lut_mask = 64'h0000FFFF505F505F;
defparam \rd_val_MEM_w[20]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N0
cyclonev_lcell_comb \rd_val_MEM_w[20]~40 (
// Equation(s):
// \rd_val_MEM_w[20]~40_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[20]~39_combout  & ( (!\Equal23~6_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[70])) # (dmem_rtl_0_bypass[69]))) ) ) ) # ( !\Equal23~7_combout  & ( \rd_val_MEM_w[20]~39_combout 
//  & ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[70])) # (dmem_rtl_0_bypass[69]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[20]~39_combout  & ( (!\Equal23~6_combout  & (dmem_rtl_0_bypass[69] & ((!dmem_rtl_0_bypass[70]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[20]~39_combout  & ( (dmem_rtl_0_bypass[69] & ((!dmem_rtl_0_bypass[70]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!dmem_rtl_0_bypass[70]),
	.datac(!\Equal23~6_combout ),
	.datad(!dmem_rtl_0_bypass[69]),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[20]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[20]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[20]~40 .extended_lut = "off";
defparam \rd_val_MEM_w[20]~40 .lut_mask = 64'h00DD00D022FF20F0;
defparam \rd_val_MEM_w[20]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N19
dffeas \regs[15][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][19] .is_wysiwyg = "true";
defparam \regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N7
dffeas \regs[7][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][19] .is_wysiwyg = "true";
defparam \regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y7_N43
dffeas \regs[11][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][19] .is_wysiwyg = "true";
defparam \regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N30
cyclonev_lcell_comb \regs[3][19]~feeder (
// Equation(s):
// \regs[3][19]~feeder_combout  = ( regval_MEM[19] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][19]~feeder .extended_lut = "off";
defparam \regs[3][19]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N31
dffeas \regs[3][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19] .is_wysiwyg = "true";
defparam \regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N42
cyclonev_lcell_comb \regval2_ID~103 (
// Equation(s):
// \regval2_ID~103_combout  = ( \regs[11][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[2]) # ((!inst_FE[3] & ((\regs[7][19]~q ))) # (inst_FE[3] & (\regs[15][19]~q ))) ) ) ) # ( !\regs[11][19]~q  & ( \regs[3][19]~q  & ( (!inst_FE[2] & (!inst_FE[3])) # (inst_FE[2] 
// & ((!inst_FE[3] & ((\regs[7][19]~q ))) # (inst_FE[3] & (\regs[15][19]~q )))) ) ) ) # ( \regs[11][19]~q  & ( !\regs[3][19]~q  & ( (!inst_FE[2] & (inst_FE[3])) # (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][19]~q ))) # (inst_FE[3] & (\regs[15][19]~q )))) ) ) ) 
// # ( !\regs[11][19]~q  & ( !\regs[3][19]~q  & ( (inst_FE[2] & ((!inst_FE[3] & ((\regs[7][19]~q ))) # (inst_FE[3] & (\regs[15][19]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!inst_FE[3]),
	.datac(!\regs[15][19]~q ),
	.datad(!\regs[7][19]~q ),
	.datae(!\regs[11][19]~q ),
	.dataf(!\regs[3][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~103 .extended_lut = "off";
defparam \regval2_ID~103 .lut_mask = 64'h0145236789CDABEF;
defparam \regval2_ID~103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y4_N25
dffeas \regs[5][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][19] .is_wysiwyg = "true";
defparam \regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N35
dffeas \regs[9][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19] .is_wysiwyg = "true";
defparam \regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N16
dffeas \regs[13][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][19] .is_wysiwyg = "true";
defparam \regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N54
cyclonev_lcell_comb \regval2_ID~101 (
// Equation(s):
// \regval2_ID~101_combout  = ( \regs[1][19]~q  & ( \regs[13][19]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[9][19]~q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[5][19]~q ))) ) ) ) # ( !\regs[1][19]~q  & ( \regs[13][19]~q  & 
// ( (!inst_FE[2] & (((\regs[9][19]~q  & \inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[5][19]~q ))) ) ) ) # ( \regs[1][19]~q  & ( !\regs[13][19]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[9][19]~q )))) 
// # (inst_FE[2] & (\regs[5][19]~q  & ((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[1][19]~q  & ( !\regs[13][19]~q  & ( (!inst_FE[2] & (((\regs[9][19]~q  & \inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (\regs[5][19]~q  & ((!\inst_FE[3]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!inst_FE[2]),
	.datab(!\regs[5][19]~q ),
	.datac(!\regs[9][19]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[1][19]~q ),
	.dataf(!\regs[13][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~101 .extended_lut = "off";
defparam \regval2_ID~101 .lut_mask = 64'h110ABB0A115FBB5F;
defparam \regval2_ID~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N40
dffeas \regs[12][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][19] .is_wysiwyg = "true";
defparam \regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N20
dffeas \regs[8][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][19] .is_wysiwyg = "true";
defparam \regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N25
dffeas \regs[0][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][19] .is_wysiwyg = "true";
defparam \regs[0][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y4_N49
dffeas \regs[4][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][19] .is_wysiwyg = "true";
defparam \regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N24
cyclonev_lcell_comb \regval2_ID~100 (
// Equation(s):
// \regval2_ID~100_combout  = ( \regs[0][19]~q  & ( \regs[4][19]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & ((\regs[8][19]~q ))) # (inst_FE[2] & (\regs[12][19]~q ))) ) ) ) # ( !\regs[0][19]~q  & ( \regs[4][19]~q  & ( (!inst_FE[2] & 
// (((\regs[8][19]~q  & \inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[12][19]~q ))) ) ) ) # ( \regs[0][19]~q  & ( !\regs[4][19]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[8][19]~q )))) # (inst_FE[2] & 
// (\regs[12][19]~q  & ((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[0][19]~q  & ( !\regs[4][19]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & ((\regs[8][19]~q ))) # (inst_FE[2] & (\regs[12][19]~q )))) ) ) )

	.dataa(!\regs[12][19]~q ),
	.datab(!\regs[8][19]~q ),
	.datac(!inst_FE[2]),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[0][19]~q ),
	.dataf(!\regs[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~100 .extended_lut = "off";
defparam \regval2_ID~100 .lut_mask = 64'h0035F0350F35FF35;
defparam \regval2_ID~100 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N43
dffeas \regs[14][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][19] .is_wysiwyg = "true";
defparam \regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N46
dffeas \regs[2][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][19] .is_wysiwyg = "true";
defparam \regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \regs[10][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][19] .is_wysiwyg = "true";
defparam \regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N13
dffeas \regs[6][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][19] .is_wysiwyg = "true";
defparam \regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y4_N51
cyclonev_lcell_comb \regval2_ID~102 (
// Equation(s):
// \regval2_ID~102_combout  = ( \regs[10][19]~q  & ( \regs[6][19]~q  & ( (!inst_FE[2] & (((\regs[2][19]~q ) # (inst_FE[3])))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[14][19]~q ))) ) ) ) # ( !\regs[10][19]~q  & ( \regs[6][19]~q  & ( (!inst_FE[2] & 
// (((!inst_FE[3] & \regs[2][19]~q )))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[14][19]~q ))) ) ) ) # ( \regs[10][19]~q  & ( !\regs[6][19]~q  & ( (!inst_FE[2] & (((\regs[2][19]~q ) # (inst_FE[3])))) # (inst_FE[2] & (\regs[14][19]~q  & (inst_FE[3]))) ) ) ) 
// # ( !\regs[10][19]~q  & ( !\regs[6][19]~q  & ( (!inst_FE[2] & (((!inst_FE[3] & \regs[2][19]~q )))) # (inst_FE[2] & (\regs[14][19]~q  & (inst_FE[3]))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[14][19]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[2][19]~q ),
	.datae(!\regs[10][19]~q ),
	.dataf(!\regs[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~102 .extended_lut = "off";
defparam \regval2_ID~102 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regval2_ID~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y5_N30
cyclonev_lcell_comb \regval2_ID~104 (
// Equation(s):
// \regval2_ID~104_combout  = ( \regval2_ID~100_combout  & ( \regval2_ID~102_combout  & ( (!inst_FE[0]) # ((!inst_FE[1] & ((\regval2_ID~101_combout ))) # (inst_FE[1] & (\regval2_ID~103_combout ))) ) ) ) # ( !\regval2_ID~100_combout  & ( 
// \regval2_ID~102_combout  & ( (!inst_FE[1] & (((inst_FE[0] & \regval2_ID~101_combout )))) # (inst_FE[1] & (((!inst_FE[0])) # (\regval2_ID~103_combout ))) ) ) ) # ( \regval2_ID~100_combout  & ( !\regval2_ID~102_combout  & ( (!inst_FE[1] & (((!inst_FE[0]) # 
// (\regval2_ID~101_combout )))) # (inst_FE[1] & (\regval2_ID~103_combout  & (inst_FE[0]))) ) ) ) # ( !\regval2_ID~100_combout  & ( !\regval2_ID~102_combout  & ( (inst_FE[0] & ((!inst_FE[1] & ((\regval2_ID~101_combout ))) # (inst_FE[1] & 
// (\regval2_ID~103_combout )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regval2_ID~103_combout ),
	.datac(!inst_FE[0]),
	.datad(!\regval2_ID~101_combout ),
	.datae(!\regval2_ID~100_combout ),
	.dataf(!\regval2_ID~102_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~104 .extended_lut = "off";
defparam \regval2_ID~104 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \regval2_ID~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y5_N31
dffeas \regval2_ID[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~104_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[19] .is_wysiwyg = "true";
defparam \regval2_ID[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N47
dffeas \regval2_EX[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[19] .is_wysiwyg = "true";
defparam \regval2_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N40
dffeas \dmem_rtl_0_bypass[67] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[67]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[67] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[67] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N36
cyclonev_lcell_comb \dmem_rtl_0_bypass[68]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[68]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[68]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N38
dffeas \dmem_rtl_0_bypass[68] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[68]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[68]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[68] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[68] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a19 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a19 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008810000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a51 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[19]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_first_bit_number = 19;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a51 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N44
dffeas \dmem~20 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~20 .is_wysiwyg = "true";
defparam \dmem~20 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N42
cyclonev_lcell_comb \rd_val_MEM_w[19]~41 (
// Equation(s):
// \rd_val_MEM_w[19]~41_combout  = ( \dmem~20_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( !\dmem~20_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ))) ) ) ) # ( \dmem~20_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a19~portbdataout ),
	.datab(gnd),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a51~portbdataout ),
	.datae(!\dmem~20_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~41 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~41 .lut_mask = 64'h0000FFFF505F505F;
defparam \rd_val_MEM_w[19]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N6
cyclonev_lcell_comb \rd_val_MEM_w[19]~42 (
// Equation(s):
// \rd_val_MEM_w[19]~42_combout  = ( dmem_rtl_0_bypass[68] & ( \rd_val_MEM_w[19]~41_combout  & ( (!\dmem~41_combout  & ((!\Equal23~7_combout ) # ((!\Equal23~6_combout )))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[67] & ((!\Equal23~7_combout ) # 
// (!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[68] & ( \rd_val_MEM_w[19]~41_combout  & ( (dmem_rtl_0_bypass[67] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) ) # ( dmem_rtl_0_bypass[68] & ( !\rd_val_MEM_w[19]~41_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[67] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[68] & ( !\rd_val_MEM_w[19]~41_combout  & ( (dmem_rtl_0_bypass[67] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!\Equal23~6_combout ),
	.datad(!dmem_rtl_0_bypass[67]),
	.datae(!dmem_rtl_0_bypass[68]),
	.dataf(!\rd_val_MEM_w[19]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[19]~42 .extended_lut = "off";
defparam \rd_val_MEM_w[19]~42 .lut_mask = 64'h00FC005400FCA8FC;
defparam \rd_val_MEM_w[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N9
cyclonev_lcell_comb \Add0~131 (
// Equation(s):
// \Add0~131_combout  = ( PC_ID[18] & ( \pctarget_EX_w~0_combout  & ( ((!\Selector0~3_combout ) # ((\Equal20~0_combout  & !\LessThan6~23_combout ))) # (regval1_ID[18]) ) ) ) # ( !PC_ID[18] & ( \pctarget_EX_w~0_combout  & ( (regval1_ID[18] & 
// (\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[18] & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[18] ) ) ) # ( !PC_ID[18] & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[18] ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!regval1_ID[18]),
	.datac(!\LessThan6~23_combout ),
	.datad(!\Selector0~3_combout ),
	.datae(!PC_ID[18]),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~131 .extended_lut = "off";
defparam \Add0~131 .lut_mask = 64'h333333330023FF73;
defparam \Add0~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[64]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[64]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[64]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N50
dffeas \dmem_rtl_0_bypass[64] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[64]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[64]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[64] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[64] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N56
dffeas \regs[4][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][17] .is_wysiwyg = "true";
defparam \regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \regs[6][17]~feeder (
// Equation(s):
// \regs[6][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][17]~feeder .extended_lut = "off";
defparam \regs[6][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N59
dffeas \regs[6][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][17] .is_wysiwyg = "true";
defparam \regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y6_N1
dffeas \regs[7][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][17] .is_wysiwyg = "true";
defparam \regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N50
dffeas \regs[5][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][17] .is_wysiwyg = "true";
defparam \regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N0
cyclonev_lcell_comb \regval2_ID~106 (
// Equation(s):
// \regval2_ID~106_combout  = ( \regs[7][17]~q  & ( \regs[5][17]~q  & ( ((!inst_FE[1] & (\regs[4][17]~q )) # (inst_FE[1] & ((\regs[6][17]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[7][17]~q  & ( \regs[5][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][17]~q 
// )) # (inst_FE[1] & ((\regs[6][17]~q ))))) # (inst_FE[0] & (!inst_FE[1])) ) ) ) # ( \regs[7][17]~q  & ( !\regs[5][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][17]~q )) # (inst_FE[1] & ((\regs[6][17]~q ))))) # (inst_FE[0] & (inst_FE[1])) ) ) ) # ( 
// !\regs[7][17]~q  & ( !\regs[5][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][17]~q )) # (inst_FE[1] & ((\regs[6][17]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[4][17]~q ),
	.datad(!\regs[6][17]~q ),
	.datae(!\regs[7][17]~q ),
	.dataf(!\regs[5][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~106 .extended_lut = "off";
defparam \regval2_ID~106 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regval2_ID~106 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N16
dffeas \regs[0][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][17] .is_wysiwyg = "true";
defparam \regs[0][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N7
dffeas \regs[1][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][17] .is_wysiwyg = "true";
defparam \regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \regs[2][17]~feeder (
// Equation(s):
// \regs[2][17]~feeder_combout  = ( regval_MEM[17] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][17]~feeder .extended_lut = "off";
defparam \regs[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N22
dffeas \regs[2][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][17] .is_wysiwyg = "true";
defparam \regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N6
cyclonev_lcell_comb \regval2_ID~105 (
// Equation(s):
// \regval2_ID~105_combout  = ( \regs[1][17]~q  & ( \regs[2][17]~q  & ( (!inst_FE[1] & (((inst_FE[0]) # (\regs[0][17]~q )))) # (inst_FE[1] & (((!inst_FE[0])) # (\regs[3][17]~q ))) ) ) ) # ( !\regs[1][17]~q  & ( \regs[2][17]~q  & ( (!inst_FE[1] & 
// (((\regs[0][17]~q  & !inst_FE[0])))) # (inst_FE[1] & (((!inst_FE[0])) # (\regs[3][17]~q ))) ) ) ) # ( \regs[1][17]~q  & ( !\regs[2][17]~q  & ( (!inst_FE[1] & (((inst_FE[0]) # (\regs[0][17]~q )))) # (inst_FE[1] & (\regs[3][17]~q  & ((inst_FE[0])))) ) ) ) # 
// ( !\regs[1][17]~q  & ( !\regs[2][17]~q  & ( (!inst_FE[1] & (((\regs[0][17]~q  & !inst_FE[0])))) # (inst_FE[1] & (\regs[3][17]~q  & ((inst_FE[0])))) ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\regs[0][17]~q ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regs[1][17]~q ),
	.dataf(!\regs[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~105 .extended_lut = "off";
defparam \regval2_ID~105 .lut_mask = 64'h300530F53F053FF5;
defparam \regval2_ID~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y6_N55
dffeas \regs[15][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][17] .is_wysiwyg = "true";
defparam \regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N11
dffeas \regs[12][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][17] .is_wysiwyg = "true";
defparam \regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N50
dffeas \regs[13][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][17] .is_wysiwyg = "true";
defparam \regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y10_N56
dffeas \regs[14][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][17] .is_wysiwyg = "true";
defparam \regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N48
cyclonev_lcell_comb \regval2_ID~108 (
// Equation(s):
// \regval2_ID~108_combout  = ( \regs[13][17]~q  & ( \regs[14][17]~q  & ( (!inst_FE[0] & (((\regs[12][17]~q ) # (inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1])) # (\regs[15][17]~q ))) ) ) ) # ( !\regs[13][17]~q  & ( \regs[14][17]~q  & ( (!inst_FE[0] & 
// (((\regs[12][17]~q ) # (inst_FE[1])))) # (inst_FE[0] & (\regs[15][17]~q  & (inst_FE[1]))) ) ) ) # ( \regs[13][17]~q  & ( !\regs[14][17]~q  & ( (!inst_FE[0] & (((!inst_FE[1] & \regs[12][17]~q )))) # (inst_FE[0] & (((!inst_FE[1])) # (\regs[15][17]~q ))) ) ) 
// ) # ( !\regs[13][17]~q  & ( !\regs[14][17]~q  & ( (!inst_FE[0] & (((!inst_FE[1] & \regs[12][17]~q )))) # (inst_FE[0] & (\regs[15][17]~q  & (inst_FE[1]))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[15][17]~q ),
	.datac(!inst_FE[1]),
	.datad(!\regs[12][17]~q ),
	.datae(!\regs[13][17]~q ),
	.dataf(!\regs[14][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~108 .extended_lut = "off";
defparam \regval2_ID~108 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regval2_ID~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N38
dffeas \regs[8][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][17] .is_wysiwyg = "true";
defparam \regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N27
cyclonev_lcell_comb \regs[10][17]~feeder (
// Equation(s):
// \regs[10][17]~feeder_combout  = regval_MEM[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][17]~feeder .extended_lut = "off";
defparam \regs[10][17]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[10][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N28
dffeas \regs[10][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][17] .is_wysiwyg = "true";
defparam \regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y5_N44
dffeas \regs[11][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][17] .is_wysiwyg = "true";
defparam \regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N13
dffeas \regs[9][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][17] .is_wysiwyg = "true";
defparam \regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N42
cyclonev_lcell_comb \regval2_ID~107 (
// Equation(s):
// \regval2_ID~107_combout  = ( \regs[11][17]~q  & ( \regs[9][17]~q  & ( ((!inst_FE[1] & (\regs[8][17]~q )) # (inst_FE[1] & ((\regs[10][17]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[11][17]~q  & ( \regs[9][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & 
// (\regs[8][17]~q )) # (inst_FE[1] & ((\regs[10][17]~q ))))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) ) # ( \regs[11][17]~q  & ( !\regs[9][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[8][17]~q )) # (inst_FE[1] & ((\regs[10][17]~q ))))) # (inst_FE[0] & 
// (((inst_FE[1])))) ) ) ) # ( !\regs[11][17]~q  & ( !\regs[9][17]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[8][17]~q )) # (inst_FE[1] & ((\regs[10][17]~q ))))) ) ) )

	.dataa(!\regs[8][17]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[10][17]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[11][17]~q ),
	.dataf(!\regs[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~107 .extended_lut = "off";
defparam \regval2_ID~107 .lut_mask = 64'h440C443F770C773F;
defparam \regval2_ID~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N0
cyclonev_lcell_comb \regval2_ID~109 (
// Equation(s):
// \regval2_ID~109_combout  = ( \regval2_ID~108_combout  & ( \regval2_ID~107_combout  & ( ((!inst_FE[2] & ((\regval2_ID~105_combout ))) # (inst_FE[2] & (\regval2_ID~106_combout ))) # (inst_FE[3]) ) ) ) # ( !\regval2_ID~108_combout  & ( 
// \regval2_ID~107_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~105_combout ))) # (inst_FE[2] & (\regval2_ID~106_combout )))) # (inst_FE[3] & (((!inst_FE[2])))) ) ) ) # ( \regval2_ID~108_combout  & ( !\regval2_ID~107_combout  & ( (!inst_FE[3] & 
// ((!inst_FE[2] & ((\regval2_ID~105_combout ))) # (inst_FE[2] & (\regval2_ID~106_combout )))) # (inst_FE[3] & (((inst_FE[2])))) ) ) ) # ( !\regval2_ID~108_combout  & ( !\regval2_ID~107_combout  & ( (!inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~105_combout 
// ))) # (inst_FE[2] & (\regval2_ID~106_combout )))) ) ) )

	.dataa(!\regval2_ID~106_combout ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regval2_ID~105_combout ),
	.datae(!\regval2_ID~108_combout ),
	.dataf(!\regval2_ID~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~109 .extended_lut = "off";
defparam \regval2_ID~109 .lut_mask = 64'h04C407C734F437F7;
defparam \regval2_ID~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N1
dffeas \regval2_ID[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~109_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[17] .is_wysiwyg = "true";
defparam \regval2_ID[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N29
dffeas \regval2_EX[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[17] .is_wysiwyg = "true";
defparam \regval2_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y10_N46
dffeas \dmem_rtl_0_bypass[63] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[63]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[63] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[63] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a49 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a49 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N2
dffeas \dmem~18 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~18 .is_wysiwyg = "true";
defparam \dmem~18 .power_up = "low";
// synopsys translate_on

// Location: M10K_X46_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a17 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[17]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_first_bit_number = 17;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a17 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001012420882644208120000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N0
cyclonev_lcell_comb \rd_val_MEM_w[17]~43 (
// Equation(s):
// \rd_val_MEM_w[17]~43_combout  = ( \dmem~18_q  & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) ) # ( !\dmem~18_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ))) ) ) ) # ( \dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a49~portbdataout )) ) ) ) # ( !\dmem~18_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a49~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~18_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~43 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~43 .lut_mask = 64'h0101F1F10B0BFBFB;
defparam \rd_val_MEM_w[17]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N36
cyclonev_lcell_comb \rd_val_MEM_w[17]~44 (
// Equation(s):
// \rd_val_MEM_w[17]~44_combout  = ( \rd_val_MEM_w[17]~43_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[63] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( !\rd_val_MEM_w[17]~43_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[63] 
// & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( \rd_val_MEM_w[17]~43_combout  & ( !\dmem~41_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[63]) # (dmem_rtl_0_bypass[64])))) # (\Equal23~6_combout  & (!\Equal23~7_combout  & 
// ((dmem_rtl_0_bypass[63]) # (dmem_rtl_0_bypass[64])))) ) ) ) # ( !\rd_val_MEM_w[17]~43_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[64] & (dmem_rtl_0_bypass[63] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[64]),
	.datad(!dmem_rtl_0_bypass[63]),
	.datae(!\rd_val_MEM_w[17]~43_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[17]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[17]~44 .extended_lut = "off";
defparam \rd_val_MEM_w[17]~44 .lut_mask = 64'h00E00EEE00EE00EE;
defparam \rd_val_MEM_w[17]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N53
dffeas \PC_ID[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[15] .is_wysiwyg = "true";
defparam \PC_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N57
cyclonev_lcell_comb \Add0~146 (
// Equation(s):
// \Add0~146_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( regval1_ID[15] ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (regval1_ID[15])) # (\pctarget_EX_w~0_combout  & ((!\Equal20~0_combout 
//  & (regval1_ID[15])) # (\Equal20~0_combout  & ((PC_ID[15]))))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (regval1_ID[15])) # (\pctarget_EX_w~0_combout  & ((PC_ID[15]))) ) ) ) # ( !\LessThan6~23_combout  
// & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (regval1_ID[15])) # (\pctarget_EX_w~0_combout  & ((PC_ID[15]))) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!PC_ID[15]),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~146 .extended_lut = "off";
defparam \Add0~146 .lut_mask = 64'h4477447754575555;
defparam \Add0~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N9
cyclonev_lcell_comb \Add0~105 (
// Equation(s):
// \Add0~105_sumout  = SUM(( (\Add0~146_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[15])) # (ctrlsig_ID[3] & ((immval_ID[13]))))) # (ctrlsig_ID[4] & (((immval_ID[13])))) ) + ( \Add0~110  ))
// \Add0~106  = CARRY(( (\Add0~146_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & (PC_FE[15])) # (ctrlsig_ID[3] & ((immval_ID[13]))))) # (ctrlsig_ID[4] & (((immval_ID[13])))) ) + ( \Add0~110  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_FE[15]),
	.datad(!\Add0~146_combout ),
	.datae(gnd),
	.dataf(!immval_ID[13]),
	.datag(gnd),
	.cin(\Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~105_sumout ),
	.cout(\Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \Add0~105 .extended_lut = "off";
defparam \Add0~105 .lut_mask = 64'h0000F78000000077;
defparam \Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N51
cyclonev_lcell_comb \PC_FE[15]~feeder (
// Equation(s):
// \PC_FE[15]~feeder_combout  = ( \Add0~105_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[15]~feeder .extended_lut = "off";
defparam \PC_FE[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N52
dffeas \PC_FE[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[15]~feeder_combout ),
	.asdata(PC_ID[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[15] .is_wysiwyg = "true";
defparam \PC_FE[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N12
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( (\Add0~133_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[16]))) # (ctrlsig_ID[3] & (immval_ID[14])))) # (ctrlsig_ID[4] & (((immval_ID[14])))) ) + ( \Add0~106  ))
// \Add0~54  = CARRY(( (\Add0~133_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[16]))) # (ctrlsig_ID[3] & (immval_ID[14])))) # (ctrlsig_ID[4] & (((immval_ID[14])))) ) + ( \Add0~106  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!immval_ID[14]),
	.datad(!\Add0~133_combout ),
	.datae(gnd),
	.dataf(!PC_FE[16]),
	.datag(gnd),
	.cin(\Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000F87000000077;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N33
cyclonev_lcell_comb \PC_FE[16]~feeder (
// Equation(s):
// \PC_FE[16]~feeder_combout  = ( \Add0~53_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[16]~feeder .extended_lut = "off";
defparam \PC_FE[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N19
dffeas \PC_ID[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[16] .is_wysiwyg = "true";
defparam \PC_ID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y8_N35
dffeas \PC_FE[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[16]~feeder_combout ),
	.asdata(PC_ID[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[16]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[16] .is_wysiwyg = "true";
defparam \PC_FE[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N20
dffeas \PC_ID[16]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[16]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N36
cyclonev_lcell_comb \regs[0][16]~feeder (
// Equation(s):
// \regs[0][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][16]~feeder .extended_lut = "off";
defparam \regs[0][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N37
dffeas \regs[0][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16] .is_wysiwyg = "true";
defparam \regs[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N22
dffeas \regs[8][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][16] .is_wysiwyg = "true";
defparam \regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N25
dffeas \regs[4][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][16] .is_wysiwyg = "true";
defparam \regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N1
dffeas \regs[12][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][16] .is_wysiwyg = "true";
defparam \regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N24
cyclonev_lcell_comb \regval2_ID~110 (
// Equation(s):
// \regval2_ID~110_combout  = ( \regs[4][16]~q  & ( \regs[12][16]~q  & ( ((!inst_FE[3] & (\regs[0][16]~q )) # (inst_FE[3] & ((\regs[8][16]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[4][16]~q  & ( \regs[12][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// (\regs[0][16]~q )) # (inst_FE[3] & ((\regs[8][16]~q ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regs[4][16]~q  & ( !\regs[12][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][16]~q )) # (inst_FE[3] & ((\regs[8][16]~q ))))) # (inst_FE[2] & 
// (((!inst_FE[3])))) ) ) ) # ( !\regs[4][16]~q  & ( !\regs[12][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][16]~q )) # (inst_FE[3] & ((\regs[8][16]~q ))))) ) ) )

	.dataa(!\regs[0][16]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][16]~q ),
	.datae(!\regs[4][16]~q ),
	.dataf(!\regs[12][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~110 .extended_lut = "off";
defparam \regval2_ID~110 .lut_mask = 64'h404C707C434F737F;
defparam \regval2_ID~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y4_N45
cyclonev_lcell_comb \regs[3][16]~feeder (
// Equation(s):
// \regs[3][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][16]~feeder .extended_lut = "off";
defparam \regs[3][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N46
dffeas \regs[3][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][16] .is_wysiwyg = "true";
defparam \regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N7
dffeas \regs[11][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][16] .is_wysiwyg = "true";
defparam \regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N13
dffeas \regs[7][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][16] .is_wysiwyg = "true";
defparam \regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y7_N50
dffeas \regs[15][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][16] .is_wysiwyg = "true";
defparam \regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N12
cyclonev_lcell_comb \regval2_ID~113 (
// Equation(s):
// \regval2_ID~113_combout  = ( \regs[7][16]~q  & ( \regs[15][16]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & (\regs[3][16]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[11][16]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[7][16]~q  & ( \regs[15][16]~q  & ( 
// (!\inst_FE[3]~DUPLICATE_q  & (!inst_FE[2] & (\regs[3][16]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (((\regs[11][16]~q )) # (inst_FE[2]))) ) ) ) # ( \regs[7][16]~q  & ( !\regs[15][16]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((\regs[3][16]~q )) # (inst_FE[2]))) # 
// (\inst_FE[3]~DUPLICATE_q  & (!inst_FE[2] & ((\regs[11][16]~q )))) ) ) ) # ( !\regs[7][16]~q  & ( !\regs[15][16]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[3][16]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[11][16]~q ))))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[3][16]~q ),
	.datad(!\regs[11][16]~q ),
	.datae(!\regs[7][16]~q ),
	.dataf(!\regs[15][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~113 .extended_lut = "off";
defparam \regval2_ID~113 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regval2_ID~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N51
cyclonev_lcell_comb \regs[9][16]~feeder (
// Equation(s):
// \regs[9][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][16]~feeder .extended_lut = "off";
defparam \regs[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y3_N52
dffeas \regs[9][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][16] .is_wysiwyg = "true";
defparam \regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N1
dffeas \regs[1][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][16] .is_wysiwyg = "true";
defparam \regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N56
dffeas \regs[13][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][16] .is_wysiwyg = "true";
defparam \regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N20
dffeas \regs[5][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][16] .is_wysiwyg = "true";
defparam \regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N54
cyclonev_lcell_comb \regval2_ID~111 (
// Equation(s):
// \regval2_ID~111_combout  = ( \regs[13][16]~q  & ( \regs[5][16]~q  & ( ((!inst_FE[3] & ((\regs[1][16]~q ))) # (inst_FE[3] & (\regs[9][16]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[13][16]~q  & ( \regs[5][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & 
// ((\regs[1][16]~q ))) # (inst_FE[3] & (\regs[9][16]~q )))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) ) # ( \regs[13][16]~q  & ( !\regs[5][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][16]~q ))) # (inst_FE[3] & (\regs[9][16]~q )))) # (inst_FE[2] & 
// (((inst_FE[3])))) ) ) ) # ( !\regs[13][16]~q  & ( !\regs[5][16]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[1][16]~q ))) # (inst_FE[3] & (\regs[9][16]~q )))) ) ) )

	.dataa(!\regs[9][16]~q ),
	.datab(!\regs[1][16]~q ),
	.datac(!inst_FE[2]),
	.datad(!inst_FE[3]),
	.datae(!\regs[13][16]~q ),
	.dataf(!\regs[5][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~111 .extended_lut = "off";
defparam \regval2_ID~111 .lut_mask = 64'h3050305F3F503F5F;
defparam \regval2_ID~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N6
cyclonev_lcell_comb \regs[6][16]~feeder (
// Equation(s):
// \regs[6][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][16]~feeder .extended_lut = "off";
defparam \regs[6][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N7
dffeas \regs[6][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][16] .is_wysiwyg = "true";
defparam \regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N12
cyclonev_lcell_comb \regs[10][16]~feeder (
// Equation(s):
// \regs[10][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][16]~feeder .extended_lut = "off";
defparam \regs[10][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N13
dffeas \regs[10][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][16] .is_wysiwyg = "true";
defparam \regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y3_N26
dffeas \regs[14][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][16] .is_wysiwyg = "true";
defparam \regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N24
cyclonev_lcell_comb \regval2_ID~112 (
// Equation(s):
// \regval2_ID~112_combout  = ( \regs[14][16]~q  & ( \regs[2][16]~q  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[10][16]~q )))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[6][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( \regs[2][16]~q  
// & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[10][16]~q )))) # (inst_FE[2] & (\regs[6][16]~q  & (!\inst_FE[3]~DUPLICATE_q ))) ) ) ) # ( \regs[14][16]~q  & ( !\regs[2][16]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[10][16]~q )))) 
// # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[6][16]~q ))) ) ) ) # ( !\regs[14][16]~q  & ( !\regs[2][16]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[10][16]~q )))) # (inst_FE[2] & (\regs[6][16]~q  & (!\inst_FE[3]~DUPLICATE_q ))) ) ) 
// )

	.dataa(!inst_FE[2]),
	.datab(!\regs[6][16]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[10][16]~q ),
	.datae(!\regs[14][16]~q ),
	.dataf(!\regs[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~112 .extended_lut = "off";
defparam \regval2_ID~112 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regval2_ID~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N0
cyclonev_lcell_comb \regval2_ID~114 (
// Equation(s):
// \regval2_ID~114_combout  = ( \regval2_ID~111_combout  & ( \regval2_ID~112_combout  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regval2_ID~110_combout ))) # (inst_FE[1] & (((!inst_FE[0]) # (\regval2_ID~113_combout )))) ) ) ) # ( !\regval2_ID~111_combout  & ( 
// \regval2_ID~112_combout  & ( (!inst_FE[1] & (\regval2_ID~110_combout  & ((!inst_FE[0])))) # (inst_FE[1] & (((!inst_FE[0]) # (\regval2_ID~113_combout )))) ) ) ) # ( \regval2_ID~111_combout  & ( !\regval2_ID~112_combout  & ( (!inst_FE[1] & (((inst_FE[0])) # 
// (\regval2_ID~110_combout ))) # (inst_FE[1] & (((\regval2_ID~113_combout  & inst_FE[0])))) ) ) ) # ( !\regval2_ID~111_combout  & ( !\regval2_ID~112_combout  & ( (!inst_FE[1] & (\regval2_ID~110_combout  & ((!inst_FE[0])))) # (inst_FE[1] & 
// (((\regval2_ID~113_combout  & inst_FE[0])))) ) ) )

	.dataa(!\regval2_ID~110_combout ),
	.datab(!\regval2_ID~113_combout ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~111_combout ),
	.dataf(!\regval2_ID~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~114 .extended_lut = "off";
defparam \regval2_ID~114 .lut_mask = 64'h500350F35F035FF3;
defparam \regval2_ID~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y9_N1
dffeas \regval2_ID[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~114_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[16] .is_wysiwyg = "true";
defparam \regval2_ID[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y9_N11
dffeas \regval2_EX[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[16] .is_wysiwyg = "true";
defparam \regval2_EX[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[61]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[61]~feeder_combout  = ( regval2_EX[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[61]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[61]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[61]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N43
dffeas \dmem_rtl_0_bypass[61] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[61]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[61]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[61] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[61] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[62]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[62]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[62]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N43
dffeas \dmem_rtl_0_bypass[62] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[62]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[62]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[62] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[62] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a16 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000040000001010420000240008000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N53
dffeas \dmem~17 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~17 .is_wysiwyg = "true";
defparam \dmem~17 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a48 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[16]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_first_bit_number = 16;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a48 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N51
cyclonev_lcell_comb \rd_val_MEM_w[16]~45 (
// Equation(s):
// \rd_val_MEM_w[16]~45_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (((\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) 
// ) # ( !\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout  & ( (!\dmem~0_q  & (((\dmem~17_q )))) # (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.datad(!\dmem~17_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a48~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~45 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~45 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \rd_val_MEM_w[16]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N12
cyclonev_lcell_comb \rd_val_MEM_w[16]~46 (
// Equation(s):
// \rd_val_MEM_w[16]~46_combout  = ( dmem_rtl_0_bypass[62] & ( \rd_val_MEM_w[16]~45_combout  & ( (!\Equal23~6_combout  & (((!\dmem~41_combout ) # (dmem_rtl_0_bypass[61])))) # (\Equal23~6_combout  & (!\Equal23~7_combout  & ((!\dmem~41_combout ) # 
// (dmem_rtl_0_bypass[61])))) ) ) ) # ( !dmem_rtl_0_bypass[62] & ( \rd_val_MEM_w[16]~45_combout  & ( (dmem_rtl_0_bypass[61] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( dmem_rtl_0_bypass[62] & ( !\rd_val_MEM_w[16]~45_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[61] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[62] & ( !\rd_val_MEM_w[16]~45_combout  & ( (dmem_rtl_0_bypass[61] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!dmem_rtl_0_bypass[61]),
	.datae(!dmem_rtl_0_bypass[62]),
	.dataf(!\rd_val_MEM_w[16]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[16]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[16]~46 .extended_lut = "off";
defparam \rd_val_MEM_w[16]~46 .lut_mask = 64'h00EE000E00EEE0EE;
defparam \rd_val_MEM_w[16]~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N21
cyclonev_lcell_comb \aluout_EX_r[16]~89 (
// Equation(s):
// \aluout_EX_r[16]~89_combout  = ( PC_ID[16] & ( \regval1_ID[16]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[16] & ( \regval1_ID[16]~DUPLICATE_q  & ( (\Equal19~0_combout  & 
// (!op1_ID[1] $ (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[16] & ( !\regval1_ID[16]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[0] & op1_ID[1])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[1]) # 
// (op1_ID[0])))) ) ) ) # ( !PC_ID[16] & ( !\regval1_ID[16]~DUPLICATE_q  & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[0] $ (!op1_ID[1])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[0]),
	.datad(!op1_ID[1]),
	.datae(!PC_ID[16]),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~89 .extended_lut = "off";
defparam \aluout_EX_r[16]~89 .lut_mask = 64'h0110ABBF1540BFEF;
defparam \aluout_EX_r[16]~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N45
cyclonev_lcell_comb \Add3~105 (
// Equation(s):
// \Add3~105_sumout  = SUM(( regval1_ID[15] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~110  ))
// \Add3~106  = CARRY(( regval1_ID[15] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~110  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~105_sumout ),
	.cout(\Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \Add3~105 .extended_lut = "off";
defparam \Add3~105 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N48
cyclonev_lcell_comb \Add3~53 (
// Equation(s):
// \Add3~53_sumout  = SUM(( \regval1_ID[16]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~106  ))
// \Add3~54  = CARRY(( \regval1_ID[16]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~106  ))

	.dataa(gnd),
	.datab(!\regval1_ID[16]~DUPLICATE_q ),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~53_sumout ),
	.cout(\Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \Add3~53 .extended_lut = "off";
defparam \Add3~53 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N36
cyclonev_lcell_comb \ShiftLeft0~15 (
// Equation(s):
// \ShiftLeft0~15_combout  = ( regval2_ID[1] & ( regval1_ID[2] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[1]) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[2] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[4]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  
// & (regval1_ID[3])) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[2] & ( (\regval2_ID[0]~DUPLICATE_q  & regval1_ID[1]) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[2] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[4]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  
// & (regval1_ID[3])) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[3]),
	.datac(!regval1_ID[1]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~15 .extended_lut = "off";
defparam \ShiftLeft0~15 .lut_mask = 64'h11BB050511BBAFAF;
defparam \ShiftLeft0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N30
cyclonev_lcell_comb \ShiftLeft0~14 (
// Equation(s):
// \ShiftLeft0~14_combout  = ( regval1_ID[7] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[5]) ) ) ) # ( !regval1_ID[7] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[5]) ) ) ) # ( regval1_ID[7] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[7] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & 
// ((\regval1_ID[6]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[5]),
	.datac(!regval1_ID[8]),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(!regval1_ID[7]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~14 .extended_lut = "off";
defparam \ShiftLeft0~14 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \ShiftLeft0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N48
cyclonev_lcell_comb \ShiftLeft0~29 (
// Equation(s):
// \ShiftLeft0~29_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[13]~DUPLICATE_q  & ( (regval2_ID[1]) # (regval1_ID[15]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[13]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[16]~DUPLICATE_q ))) 
// # (regval2_ID[1] & (regval1_ID[14])) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[13]~DUPLICATE_q  & ( (regval1_ID[15] & !regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[13]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// ((\regval1_ID[16]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[14])) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!regval1_ID[14]),
	.datac(!\regval1_ID[16]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~29 .extended_lut = "off";
defparam \ShiftLeft0~29 .lut_mask = 64'h0F3355000F3355FF;
defparam \ShiftLeft0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N30
cyclonev_lcell_comb \ShiftLeft0~30 (
// Equation(s):
// \ShiftLeft0~30_combout  = ( regval2_ID[1] & ( \regval1_ID[11]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[10]))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[9]~DUPLICATE_q )) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[11]~DUPLICATE_q  & 
// ( (\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[11]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[10]))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[9]~DUPLICATE_q )) ) ) ) # ( 
// !regval2_ID[1] & ( !\regval1_ID[11]~DUPLICATE_q  & ( (\regval1_ID[12]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(!\regval1_ID[9]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[10]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~30 .extended_lut = "off";
defparam \ShiftLeft0~30 .lut_mask = 64'h505003F35F5F03F3;
defparam \ShiftLeft0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N12
cyclonev_lcell_comb \aluout_EX_r[16]~86 (
// Equation(s):
// \aluout_EX_r[16]~86_combout  = ( regval2_ID[3] & ( \ShiftLeft0~30_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~14_combout ))) # (regval2_ID[2] & (\ShiftLeft0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( \ShiftLeft0~30_combout  & ( (regval2_ID[2]) # 
// (\ShiftLeft0~29_combout ) ) ) ) # ( regval2_ID[3] & ( !\ShiftLeft0~30_combout  & ( (!regval2_ID[2] & ((\ShiftLeft0~14_combout ))) # (regval2_ID[2] & (\ShiftLeft0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( !\ShiftLeft0~30_combout  & ( 
// (\ShiftLeft0~29_combout  & !regval2_ID[2]) ) ) )

	.dataa(!\ShiftLeft0~15_combout ),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!regval2_ID[2]),
	.datae(!regval2_ID[3]),
	.dataf(!\ShiftLeft0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~86 .extended_lut = "off";
defparam \aluout_EX_r[16]~86 .lut_mask = 64'h0F0033550FFF3355;
defparam \aluout_EX_r[16]~86 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N2
dffeas \regval2_ID[7]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~69_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N14
dffeas \regs[14][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][31] .is_wysiwyg = "true";
defparam \regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N44
dffeas \regs[15][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][31] .is_wysiwyg = "true";
defparam \regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N37
dffeas \regs[13][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][31] .is_wysiwyg = "true";
defparam \regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N34
dffeas \regs[12][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][31] .is_wysiwyg = "true";
defparam \regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N36
cyclonev_lcell_comb \regval2_ID~88 (
// Equation(s):
// \regval2_ID~88_combout  = ( \regs[13][31]~q  & ( \regs[12][31]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regs[14][31]~q )) # (inst_FE[0] & ((\regs[15][31]~q )))) ) ) ) # ( !\regs[13][31]~q  & ( \regs[12][31]~q  & ( (!inst_FE[0] & ((!inst_FE[1]) # 
// ((\regs[14][31]~q )))) # (inst_FE[0] & (inst_FE[1] & ((\regs[15][31]~q )))) ) ) ) # ( \regs[13][31]~q  & ( !\regs[12][31]~q  & ( (!inst_FE[0] & (inst_FE[1] & (\regs[14][31]~q ))) # (inst_FE[0] & ((!inst_FE[1]) # ((\regs[15][31]~q )))) ) ) ) # ( 
// !\regs[13][31]~q  & ( !\regs[12][31]~q  & ( (inst_FE[1] & ((!inst_FE[0] & (\regs[14][31]~q )) # (inst_FE[0] & ((\regs[15][31]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[14][31]~q ),
	.datad(!\regs[15][31]~q ),
	.datae(!\regs[13][31]~q ),
	.dataf(!\regs[12][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~88 .extended_lut = "off";
defparam \regval2_ID~88 .lut_mask = 64'h021346578A9BCEDF;
defparam \regval2_ID~88 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N5
dffeas \regs[9][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31] .is_wysiwyg = "true";
defparam \regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N40
dffeas \regs[10][31]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N20
dffeas \regs[11][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][31] .is_wysiwyg = "true";
defparam \regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N6
cyclonev_lcell_comb \regs[8][31]~feeder (
// Equation(s):
// \regs[8][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][31]~feeder .extended_lut = "off";
defparam \regs[8][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N8
dffeas \regs[8][31]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[8][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N18
cyclonev_lcell_comb \regval2_ID~87 (
// Equation(s):
// \regval2_ID~87_combout  = ( \regs[11][31]~q  & ( \regs[8][31]~DUPLICATE_q  & ( (!inst_FE[0] & ((!inst_FE[1]) # ((\regs[10][31]~DUPLICATE_q )))) # (inst_FE[0] & (((\regs[9][31]~q )) # (inst_FE[1]))) ) ) ) # ( !\regs[11][31]~q  & ( \regs[8][31]~DUPLICATE_q  
// & ( (!inst_FE[0] & ((!inst_FE[1]) # ((\regs[10][31]~DUPLICATE_q )))) # (inst_FE[0] & (!inst_FE[1] & (\regs[9][31]~q ))) ) ) ) # ( \regs[11][31]~q  & ( !\regs[8][31]~DUPLICATE_q  & ( (!inst_FE[0] & (inst_FE[1] & ((\regs[10][31]~DUPLICATE_q )))) # 
// (inst_FE[0] & (((\regs[9][31]~q )) # (inst_FE[1]))) ) ) ) # ( !\regs[11][31]~q  & ( !\regs[8][31]~DUPLICATE_q  & ( (!inst_FE[0] & (inst_FE[1] & ((\regs[10][31]~DUPLICATE_q )))) # (inst_FE[0] & (!inst_FE[1] & (\regs[9][31]~q ))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[9][31]~q ),
	.datad(!\regs[10][31]~DUPLICATE_q ),
	.datae(!\regs[11][31]~q ),
	.dataf(!\regs[8][31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~87 .extended_lut = "off";
defparam \regval2_ID~87 .lut_mask = 64'h042615378CAE9DBF;
defparam \regval2_ID~87 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N56
dffeas \regs[3][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][31] .is_wysiwyg = "true";
defparam \regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N25
dffeas \regs[1][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][31] .is_wysiwyg = "true";
defparam \regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N20
dffeas \regs[0][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][31] .is_wysiwyg = "true";
defparam \regs[0][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N24
cyclonev_lcell_comb \regval2_ID~85 (
// Equation(s):
// \regval2_ID~85_combout  = ( \regs[1][31]~q  & ( \regs[0][31]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & ((\regs[2][31]~q ))) # (inst_FE[0] & (\regs[3][31]~q ))) ) ) ) # ( !\regs[1][31]~q  & ( \regs[0][31]~q  & ( (!inst_FE[0] & (((!inst_FE[1]) # 
// (\regs[2][31]~q )))) # (inst_FE[0] & (\regs[3][31]~q  & ((inst_FE[1])))) ) ) ) # ( \regs[1][31]~q  & ( !\regs[0][31]~q  & ( (!inst_FE[0] & (((\regs[2][31]~q  & inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1])) # (\regs[3][31]~q ))) ) ) ) # ( !\regs[1][31]~q 
//  & ( !\regs[0][31]~q  & ( (inst_FE[1] & ((!inst_FE[0] & ((\regs[2][31]~q ))) # (inst_FE[0] & (\regs[3][31]~q )))) ) ) )

	.dataa(!\regs[3][31]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[2][31]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[1][31]~q ),
	.dataf(!\regs[0][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~85 .extended_lut = "off";
defparam \regval2_ID~85 .lut_mask = 64'h001D331DCC1DFF1D;
defparam \regval2_ID~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y5_N5
dffeas \regs[5][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][31] .is_wysiwyg = "true";
defparam \regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N49
dffeas \regs[4][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][31] .is_wysiwyg = "true";
defparam \regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N49
dffeas \regs[7][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][31] .is_wysiwyg = "true";
defparam \regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N46
dffeas \regs[6][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][31] .is_wysiwyg = "true";
defparam \regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N48
cyclonev_lcell_comb \regval2_ID~86 (
// Equation(s):
// \regval2_ID~86_combout  = ( \regs[7][31]~q  & ( \regs[6][31]~q  & ( ((!inst_FE[0] & ((\regs[4][31]~q ))) # (inst_FE[0] & (\regs[5][31]~q ))) # (inst_FE[1]) ) ) ) # ( !\regs[7][31]~q  & ( \regs[6][31]~q  & ( (!inst_FE[0] & (((\regs[4][31]~q )) # 
// (inst_FE[1]))) # (inst_FE[0] & (!inst_FE[1] & (\regs[5][31]~q ))) ) ) ) # ( \regs[7][31]~q  & ( !\regs[6][31]~q  & ( (!inst_FE[0] & (!inst_FE[1] & ((\regs[4][31]~q )))) # (inst_FE[0] & (((\regs[5][31]~q )) # (inst_FE[1]))) ) ) ) # ( !\regs[7][31]~q  & ( 
// !\regs[6][31]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & ((\regs[4][31]~q ))) # (inst_FE[0] & (\regs[5][31]~q )))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[5][31]~q ),
	.datad(!\regs[4][31]~q ),
	.datae(!\regs[7][31]~q ),
	.dataf(!\regs[6][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~86 .extended_lut = "off";
defparam \regval2_ID~86 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval2_ID~86 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N12
cyclonev_lcell_comb \regval2_ID~89 (
// Equation(s):
// \regval2_ID~89_combout  = ( \regval2_ID~85_combout  & ( \regval2_ID~86_combout  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regval2_ID~87_combout ))) # (inst_FE[2] & (\regval2_ID~88_combout ))) ) ) ) # ( !\regval2_ID~85_combout  & ( \regval2_ID~86_combout  & ( 
// (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~87_combout ))) # (inst_FE[2] & (\regval2_ID~88_combout )))) ) ) ) # ( \regval2_ID~85_combout  & ( !\regval2_ID~86_combout  & ( (!inst_FE[3] & (((!inst_FE[2])))) # (inst_FE[3] & 
// ((!inst_FE[2] & ((\regval2_ID~87_combout ))) # (inst_FE[2] & (\regval2_ID~88_combout )))) ) ) ) # ( !\regval2_ID~85_combout  & ( !\regval2_ID~86_combout  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regval2_ID~87_combout ))) # (inst_FE[2] & 
// (\regval2_ID~88_combout )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regval2_ID~88_combout ),
	.datac(!\regval2_ID~87_combout ),
	.datad(!inst_FE[2]),
	.datae(!\regval2_ID~85_combout ),
	.dataf(!\regval2_ID~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~89 .extended_lut = "off";
defparam \regval2_ID~89 .lut_mask = 64'h0511AF1105BBAFBB;
defparam \regval2_ID~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N14
dffeas \regval2_ID[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~89_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31] .is_wysiwyg = "true";
defparam \regval2_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N30
cyclonev_lcell_comb \ShiftRight0~2 (
// Equation(s):
// \ShiftRight0~2_combout  = ( !regval2_ID[8] & ( !regval2_ID[31] & ( (!regval2_ID[18] & (!\regval2_ID[7]~DUPLICATE_q  & (!\regval2_ID[6]~DUPLICATE_q  & !\regval2_ID[5]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[18]),
	.datab(!\regval2_ID[7]~DUPLICATE_q ),
	.datac(!\regval2_ID[6]~DUPLICATE_q ),
	.datad(!\regval2_ID[5]~DUPLICATE_q ),
	.datae(!regval2_ID[8]),
	.dataf(!regval2_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~2 .extended_lut = "off";
defparam \ShiftRight0~2 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N4
dffeas \regval2_ID[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~94_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[21] .is_wysiwyg = "true";
defparam \regval2_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N12
cyclonev_lcell_comb \ShiftRight0~3 (
// Equation(s):
// \ShiftRight0~3_combout  = ( !regval2_ID[21] & ( !regval2_ID[19] & ( (!regval2_ID[16] & (!regval2_ID[17] & (!regval2_ID[15] & !regval2_ID[20]))) ) ) )

	.dataa(!regval2_ID[16]),
	.datab(!regval2_ID[17]),
	.datac(!regval2_ID[15]),
	.datad(!regval2_ID[20]),
	.datae(!regval2_ID[21]),
	.dataf(!regval2_ID[19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~3 .extended_lut = "off";
defparam \ShiftRight0~3 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N44
dffeas \regval2_ID[26]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~54_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N17
dffeas \regval2_EX[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[26]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[26] .is_wysiwyg = "true";
defparam \regval2_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N55
dffeas \dmem_rtl_0_bypass[81] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[81]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[81] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[81] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N39
cyclonev_lcell_comb \dmem_rtl_0_bypass[82]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[82]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[82]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N40
dffeas \dmem_rtl_0_bypass[82] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[82]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[82]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[82] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[82] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a58 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a58 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N2
dffeas \dmem~27 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~27 .is_wysiwyg = "true";
defparam \dmem~27 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a26 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[26]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_first_bit_number = 26;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a26 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000400000200008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N0
cyclonev_lcell_comb \rd_val_MEM_w[26]~23 (
// Equation(s):
// \rd_val_MEM_w[26]~23_combout  = ( \dmem~27_q  & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\dmem~27_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( \dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) ) # ( !\dmem~27_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a58~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a58~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~27_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~23 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~23 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \rd_val_MEM_w[26]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N12
cyclonev_lcell_comb \rd_val_MEM_w[26]~24 (
// Equation(s):
// \rd_val_MEM_w[26]~24_combout  = ( dmem_rtl_0_bypass[82] & ( \rd_val_MEM_w[26]~23_combout  & ( (!\dmem~41_combout  & ((!\Equal23~7_combout ) # ((!\Equal23~6_combout )))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[81] & ((!\Equal23~7_combout ) # 
// (!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[82] & ( \rd_val_MEM_w[26]~23_combout  & ( (dmem_rtl_0_bypass[81] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) ) # ( dmem_rtl_0_bypass[82] & ( !\rd_val_MEM_w[26]~23_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[81] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[82] & ( !\rd_val_MEM_w[26]~23_combout  & ( (dmem_rtl_0_bypass[81] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!\Equal23~6_combout ),
	.datad(!dmem_rtl_0_bypass[81]),
	.datae(!dmem_rtl_0_bypass[82]),
	.dataf(!\rd_val_MEM_w[26]~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[26]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[26]~24 .extended_lut = "off";
defparam \rd_val_MEM_w[26]~24 .lut_mask = 64'h00FC005400FCA8FC;
defparam \rd_val_MEM_w[26]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N7
dffeas \regs[10][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][26] .is_wysiwyg = "true";
defparam \regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N51
cyclonev_lcell_comb \regs[8][26]~feeder (
// Equation(s):
// \regs[8][26]~feeder_combout  = regval_MEM[26]

	.dataa(!regval_MEM[26]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][26]~feeder .extended_lut = "off";
defparam \regs[8][26]~feeder .lut_mask = 64'h5555555555555555;
defparam \regs[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N53
dffeas \regs[8][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][26] .is_wysiwyg = "true";
defparam \regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N44
dffeas \regs[11][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][26] .is_wysiwyg = "true";
defparam \regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N12
cyclonev_lcell_comb \regs[9][26]~feeder (
// Equation(s):
// \regs[9][26]~feeder_combout  = regval_MEM[26]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][26]~feeder .extended_lut = "off";
defparam \regs[9][26]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N13
dffeas \regs[9][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][26] .is_wysiwyg = "true";
defparam \regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N42
cyclonev_lcell_comb \regval1_ID~62 (
// Equation(s):
// \regval1_ID~62_combout  = ( \regs[11][26]~q  & ( \regs[9][26]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][26]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[11][26]~q  & ( \regs[9][26]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[8][26]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][26]~q  & (!inst_FE[4]))) ) ) ) # ( \regs[11][26]~q  & ( !\regs[9][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[8][26]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[10][26]~q ))) ) ) ) # ( !\regs[11][26]~q  & ( !\regs[9][26]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][26]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][26]~q )))) ) ) )

	.dataa(!\regs[10][26]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[8][26]~q ),
	.datae(!\regs[11][26]~q ),
	.dataf(!\regs[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~62 .extended_lut = "off";
defparam \regval1_ID~62 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N15
cyclonev_lcell_comb \regs[3][26]~feeder (
// Equation(s):
// \regs[3][26]~feeder_combout  = ( regval_MEM[26] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][26]~feeder .extended_lut = "off";
defparam \regs[3][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N17
dffeas \regs[3][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][26] .is_wysiwyg = "true";
defparam \regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N13
dffeas \regs[0][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][26] .is_wysiwyg = "true";
defparam \regs[0][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y8_N37
dffeas \regs[1][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][26] .is_wysiwyg = "true";
defparam \regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N36
cyclonev_lcell_comb \regval1_ID~60 (
// Equation(s):
// \regval1_ID~60_combout  = ( \regs[1][26]~q  & ( \regs[2][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][26]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][26]~q ))) ) ) ) # ( !\regs[1][26]~q  & ( \regs[2][26]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][26]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][26]~q ))) ) ) ) # ( \regs[1][26]~q  & ( !\regs[2][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][26]~q ) # (inst_FE[4])))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[3][26]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[1][26]~q  & ( !\regs[2][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][26]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[3][26]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[3][26]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][26]~q ),
	.datae(!\regs[1][26]~q ),
	.dataf(!\regs[2][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~60 .extended_lut = "off";
defparam \regval1_ID~60 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~60 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N25
dffeas \regs[14][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][26] .is_wysiwyg = "true";
defparam \regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N55
dffeas \regs[12][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][26] .is_wysiwyg = "true";
defparam \regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N1
dffeas \regs[15][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][26] .is_wysiwyg = "true";
defparam \regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N49
dffeas \regs[13][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][26] .is_wysiwyg = "true";
defparam \regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \regval1_ID~63 (
// Equation(s):
// \regval1_ID~63_combout  = ( \regs[15][26]~q  & ( \regs[13][26]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][26]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][26]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[15][26]~q  & ( \regs[13][26]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[12][26]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][26]~q  & (!inst_FE[4]))) ) ) ) # ( \regs[15][26]~q  & ( !\regs[13][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[12][26]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[14][26]~q ))) ) ) ) # ( !\regs[15][26]~q  & ( !\regs[13][26]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][26]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][26]~q )))) ) ) )

	.dataa(!\regs[14][26]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[12][26]~q ),
	.datae(!\regs[15][26]~q ),
	.dataf(!\regs[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~63 .extended_lut = "off";
defparam \regval1_ID~63 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~63 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N1
dffeas \regs[4][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][26] .is_wysiwyg = "true";
defparam \regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N17
dffeas \regs[6][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][26] .is_wysiwyg = "true";
defparam \regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y3_N37
dffeas \regs[5][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][26] .is_wysiwyg = "true";
defparam \regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N32
dffeas \regs[7][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][26] .is_wysiwyg = "true";
defparam \regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N36
cyclonev_lcell_comb \regval1_ID~61 (
// Equation(s):
// \regval1_ID~61_combout  = ( \regs[5][26]~q  & ( \regs[7][26]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][26]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][26]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[5][26]~q  & ( \regs[7][26]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][26]~q  & (!inst_FE[4]))) # (\inst_FE[5]~DUPLICATE_q  & (((\regs[6][26]~q ) # (inst_FE[4])))) ) ) ) # ( \regs[5][26]~q  & ( !\regs[7][26]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[4][26]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[6][26]~q )))) ) ) ) # ( !\regs[5][26]~q  & ( !\regs[7][26]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][26]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][26]~q ))))) ) ) )

	.dataa(!\regs[4][26]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[6][26]~q ),
	.datae(!\regs[5][26]~q ),
	.dataf(!\regs[7][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~61 .extended_lut = "off";
defparam \regval1_ID~61 .lut_mask = 64'h40704C7C43734F7F;
defparam \regval1_ID~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N42
cyclonev_lcell_comb \regval1_ID~64 (
// Equation(s):
// \regval1_ID~64_combout  = ( inst_FE[7] & ( \regval1_ID~61_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~62_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~63_combout ))) ) ) ) # ( !inst_FE[7] & ( \regval1_ID~61_combout  & ( 
// (\inst_FE[6]~DUPLICATE_q ) # (\regval1_ID~60_combout ) ) ) ) # ( inst_FE[7] & ( !\regval1_ID~61_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~62_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~63_combout ))) ) ) ) # ( !inst_FE[7] & ( 
// !\regval1_ID~61_combout  & ( (\regval1_ID~60_combout  & !\inst_FE[6]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID~62_combout ),
	.datab(!\regval1_ID~60_combout ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regval1_ID~63_combout ),
	.datae(!inst_FE[7]),
	.dataf(!\regval1_ID~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~64 .extended_lut = "off";
defparam \regval1_ID~64 .lut_mask = 64'h3030505F3F3F505F;
defparam \regval1_ID~64 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N44
dffeas \regval1_ID[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~64_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26] .is_wysiwyg = "true";
defparam \regval1_ID[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N48
cyclonev_lcell_comb \Add0~141 (
// Equation(s):
// \Add0~141_combout  = ( PC_ID[26] & ( regval1_ID[26] ) ) # ( !PC_ID[26] & ( regval1_ID[26] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[26] & ( !regval1_ID[26] & ( 
// (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!PC_ID[26]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~141 .extended_lut = "off";
defparam \Add0~141 .lut_mask = 64'h000000AEFF51FFFF;
defparam \Add0~141 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N32
dffeas \PC_FE[24]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[24]~feeder_combout ),
	.asdata(PC_ID[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[24]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N27
cyclonev_lcell_comb \Add0~73 (
// Equation(s):
// \Add0~73_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[21]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~138_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( 
// \Add0~78  ))
// \Add0~74  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[21]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~138_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( \Add0~78  
// ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!ctrlsig_ID[3]),
	.datad(!PC_FE[21]),
	.datae(gnd),
	.dataf(!\Add0~138_combout ),
	.datag(gnd),
	.cin(\Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~73_sumout ),
	.cout(\Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \Add0~73 .extended_lut = "off";
defparam \Add0~73 .lut_mask = 64'h0000FFA0000013B3;
defparam \Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N0
cyclonev_lcell_comb \Add0~65 (
// Equation(s):
// \Add0~65_sumout  = SUM(( (\Add0~136_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[22]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~74  ))
// \Add0~66  = CARRY(( (\Add0~136_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[22]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~74  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~136_combout ),
	.datae(gnd),
	.dataf(!PC_FE[22]),
	.datag(gnd),
	.cin(\Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~65_sumout ),
	.cout(\Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \Add0~65 .extended_lut = "off";
defparam \Add0~65 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N36
cyclonev_lcell_comb \PC_FE[22]~feeder (
// Equation(s):
// \PC_FE[22]~feeder_combout  = \Add0~65_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~65_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[22]~feeder .extended_lut = "off";
defparam \PC_FE[22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N37
dffeas \PC_FE[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[22]~feeder_combout ),
	.asdata(PC_ID[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[22] .is_wysiwyg = "true";
defparam \PC_FE[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N41
dffeas \PC_ID[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[22] .is_wysiwyg = "true";
defparam \PC_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N39
cyclonev_lcell_comb \Add0~136 (
// Equation(s):
// \Add0~136_combout  = ( PC_ID[22] & ( \regval1_ID[22]~DUPLICATE_q  ) ) # ( !PC_ID[22] & ( \regval1_ID[22]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[22] & 
// ( !\regval1_ID[22]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!PC_ID[22]),
	.dataf(!\regval1_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~136 .extended_lut = "off";
defparam \Add0~136 .lut_mask = 64'h00000A0EF5F1FFFF;
defparam \Add0~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N3
cyclonev_lcell_comb \Add0~61 (
// Equation(s):
// \Add0~61_sumout  = SUM(( (\Add0~135_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[23]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~66  ))
// \Add0~62  = CARRY(( (\Add0~135_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[23]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~66  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~135_combout ),
	.datae(gnd),
	.dataf(!PC_FE[23]),
	.datag(gnd),
	.cin(\Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~61_sumout ),
	.cout(\Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \Add0~61 .extended_lut = "off";
defparam \Add0~61 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N39
cyclonev_lcell_comb \PC_FE[23]~feeder (
// Equation(s):
// \PC_FE[23]~feeder_combout  = \Add0~61_sumout 

	.dataa(!\Add0~61_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[23]~feeder .extended_lut = "off";
defparam \PC_FE[23]~feeder .lut_mask = 64'h5555555555555555;
defparam \PC_FE[23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N41
dffeas \PC_FE[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[23]~feeder_combout ),
	.asdata(PC_ID[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[23] .is_wysiwyg = "true";
defparam \PC_FE[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N2
dffeas \PC_ID[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[23] .is_wysiwyg = "true";
defparam \PC_ID[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N0
cyclonev_lcell_comb \Add0~135 (
// Equation(s):
// \Add0~135_combout  = ( PC_ID[23] & ( \regval1_ID[23]~DUPLICATE_q  ) ) # ( !PC_ID[23] & ( \regval1_ID[23]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[23] & 
// ( !\regval1_ID[23]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!PC_ID[23]),
	.dataf(!\regval1_ID[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~135 .extended_lut = "off";
defparam \Add0~135 .lut_mask = 64'h000000AEFF51FFFF;
defparam \Add0~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N6
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( (\Add0~134_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((\PC_FE[24]~DUPLICATE_q ))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q 
// )) ) + ( \Add0~62  ))
// \Add0~58  = CARRY(( (\Add0~134_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((\PC_FE[24]~DUPLICATE_q ))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) 
// + ( \Add0~62  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~134_combout ),
	.datae(gnd),
	.dataf(!\PC_FE[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(\Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N30
cyclonev_lcell_comb \PC_FE[24]~feeder (
// Equation(s):
// \PC_FE[24]~feeder_combout  = ( \Add0~57_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[24]~feeder .extended_lut = "off";
defparam \PC_FE[24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N31
dffeas \PC_FE[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[24]~feeder_combout ),
	.asdata(PC_ID[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[24] .is_wysiwyg = "true";
defparam \PC_FE[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N59
dffeas \PC_ID[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[24] .is_wysiwyg = "true";
defparam \PC_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N51
cyclonev_lcell_comb \regs[0][24]~feeder (
// Equation(s):
// \regs[0][24]~feeder_combout  = ( regval_MEM[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[0][24]~feeder .extended_lut = "off";
defparam \regs[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y6_N52
dffeas \regs[0][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][24] .is_wysiwyg = "true";
defparam \regs[0][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N30
cyclonev_lcell_comb \regs[12][24]~feeder (
// Equation(s):
// \regs[12][24]~feeder_combout  = ( regval_MEM[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][24]~feeder .extended_lut = "off";
defparam \regs[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N31
dffeas \regs[12][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][24] .is_wysiwyg = "true";
defparam \regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y8_N44
dffeas \regs[4][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][24] .is_wysiwyg = "true";
defparam \regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N40
dffeas \regs[8][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][24] .is_wysiwyg = "true";
defparam \regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N42
cyclonev_lcell_comb \regval2_ID~15 (
// Equation(s):
// \regval2_ID~15_combout  = ( \regs[4][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[2] & (((inst_FE[3])) # (\regs[0][24]~q ))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[12][24]~q )))) ) ) ) # ( !\regs[4][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[2] & 
// (((inst_FE[3])) # (\regs[0][24]~q ))) # (inst_FE[2] & (((inst_FE[3] & \regs[12][24]~q )))) ) ) ) # ( \regs[4][24]~q  & ( !\regs[8][24]~q  & ( (!inst_FE[2] & (\regs[0][24]~q  & (!inst_FE[3]))) # (inst_FE[2] & (((!inst_FE[3]) # (\regs[12][24]~q )))) ) ) ) # 
// ( !\regs[4][24]~q  & ( !\regs[8][24]~q  & ( (!inst_FE[2] & (\regs[0][24]~q  & (!inst_FE[3]))) # (inst_FE[2] & (((inst_FE[3] & \regs[12][24]~q )))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[0][24]~q ),
	.datac(!inst_FE[3]),
	.datad(!\regs[12][24]~q ),
	.datae(!\regs[4][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~15 .extended_lut = "off";
defparam \regval2_ID~15 .lut_mask = 64'h202570752A2F7A7F;
defparam \regval2_ID~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N1
dffeas \regs[11][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][24] .is_wysiwyg = "true";
defparam \regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y5_N38
dffeas \regs[15][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][24] .is_wysiwyg = "true";
defparam \regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N2
dffeas \regs[7][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][24] .is_wysiwyg = "true";
defparam \regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N12
cyclonev_lcell_comb \regs[3][24]~feeder (
// Equation(s):
// \regs[3][24]~feeder_combout  = ( regval_MEM[24] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][24]~feeder .extended_lut = "off";
defparam \regs[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N14
dffeas \regs[3][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][24] .is_wysiwyg = "true";
defparam \regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N0
cyclonev_lcell_comb \regval2_ID~18 (
// Equation(s):
// \regval2_ID~18_combout  = ( \regs[7][24]~q  & ( \regs[3][24]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & (\regs[11][24]~q )) # (inst_FE[2] & ((\regs[15][24]~q )))) ) ) ) # ( !\regs[7][24]~q  & ( \regs[3][24]~q  & ( (!inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[11][24]~q ))) # (inst_FE[2] & (((\regs[15][24]~q  & \inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][24]~q  & ( !\regs[3][24]~q  & ( (!inst_FE[2] & (\regs[11][24]~q  & ((\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][24]~q )))) ) ) ) # ( !\regs[7][24]~q  & ( !\regs[3][24]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[11][24]~q )) # (inst_FE[2] & ((\regs[15][24]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[11][24]~q ),
	.datac(!\regs[15][24]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[7][24]~q ),
	.dataf(!\regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~18 .extended_lut = "off";
defparam \regval2_ID~18 .lut_mask = 64'h00275527AA27FF27;
defparam \regval2_ID~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N49
dffeas \regs[5][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][24] .is_wysiwyg = "true";
defparam \regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N14
dffeas \regs[1][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][24] .is_wysiwyg = "true";
defparam \regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y8_N49
dffeas \regs[13][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][24] .is_wysiwyg = "true";
defparam \regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N48
cyclonev_lcell_comb \regval2_ID~16 (
// Equation(s):
// \regval2_ID~16_combout  = ( \regs[13][24]~q  & ( inst_FE[3] & ( (inst_FE[2]) # (\regs[9][24]~q ) ) ) ) # ( !\regs[13][24]~q  & ( inst_FE[3] & ( (\regs[9][24]~q  & !inst_FE[2]) ) ) ) # ( \regs[13][24]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & ((\regs[1][24]~q 
// ))) # (inst_FE[2] & (\regs[5][24]~q )) ) ) ) # ( !\regs[13][24]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & ((\regs[1][24]~q ))) # (inst_FE[2] & (\regs[5][24]~q )) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!\regs[5][24]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[1][24]~q ),
	.datae(!\regs[13][24]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~16 .extended_lut = "off";
defparam \regval2_ID~16 .lut_mask = 64'h03F303F350505F5F;
defparam \regval2_ID~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N52
dffeas \regs[2][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][24] .is_wysiwyg = "true";
defparam \regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N44
dffeas \regs[10][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][24] .is_wysiwyg = "true";
defparam \regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N56
dffeas \regs[14][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][24] .is_wysiwyg = "true";
defparam \regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N29
dffeas \regs[6][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][24] .is_wysiwyg = "true";
defparam \regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N54
cyclonev_lcell_comb \regval2_ID~17 (
// Equation(s):
// \regval2_ID~17_combout  = ( \regs[14][24]~q  & ( \regs[6][24]~q  & ( ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][24]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][24]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[14][24]~q  & ( \regs[6][24]~q  & ( (!inst_FE[2] & 
// ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][24]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][24]~q ))))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[14][24]~q  & ( !\regs[6][24]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & 
// (\regs[2][24]~q )) # (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][24]~q ))))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][24]~q  & ( !\regs[6][24]~q  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regs[2][24]~q )) # 
// (\inst_FE[3]~DUPLICATE_q  & ((\regs[10][24]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[2][24]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[10][24]~q ),
	.datae(!\regs[14][24]~q ),
	.dataf(!\regs[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~17 .extended_lut = "off";
defparam \regval2_ID~17 .lut_mask = 64'h202A252F707A757F;
defparam \regval2_ID~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N0
cyclonev_lcell_comb \regval2_ID~19 (
// Equation(s):
// \regval2_ID~19_combout  = ( \regval2_ID~16_combout  & ( \regval2_ID~17_combout  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regval2_ID~15_combout ))) # (inst_FE[0] & (((!inst_FE[1]) # (\regval2_ID~18_combout )))) ) ) ) # ( !\regval2_ID~16_combout  & ( 
// \regval2_ID~17_combout  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regval2_ID~15_combout ))) # (inst_FE[0] & (((inst_FE[1] & \regval2_ID~18_combout )))) ) ) ) # ( \regval2_ID~16_combout  & ( !\regval2_ID~17_combout  & ( (!inst_FE[0] & (\regval2_ID~15_combout  
// & (!inst_FE[1]))) # (inst_FE[0] & (((!inst_FE[1]) # (\regval2_ID~18_combout )))) ) ) ) # ( !\regval2_ID~16_combout  & ( !\regval2_ID~17_combout  & ( (!inst_FE[0] & (\regval2_ID~15_combout  & (!inst_FE[1]))) # (inst_FE[0] & (((inst_FE[1] & 
// \regval2_ID~18_combout )))) ) ) )

	.dataa(!\regval2_ID~15_combout ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regval2_ID~18_combout ),
	.datae(!\regval2_ID~16_combout ),
	.dataf(!\regval2_ID~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~19 .extended_lut = "off";
defparam \regval2_ID~19 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval2_ID~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N2
dffeas \regval2_ID[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~19_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[24] .is_wysiwyg = "true";
defparam \regval2_ID[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N35
dffeas \regval2_EX[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[24] .is_wysiwyg = "true";
defparam \regval2_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N22
dffeas \dmem_rtl_0_bypass[77] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[77]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[77] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[77] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y1_N33
cyclonev_lcell_comb \dmem_rtl_0_bypass[78]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[78]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[78]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y1_N34
dffeas \dmem_rtl_0_bypass[78] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[78]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[78]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[78] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[78] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a56 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a56 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N56
dffeas \dmem~25 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~25 .is_wysiwyg = "true";
defparam \dmem~25 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[24]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a24 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N54
cyclonev_lcell_comb \rd_val_MEM_w[24]~9 (
// Equation(s):
// \rd_val_MEM_w[24]~9_combout  = ( \dmem~25_q  & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\dmem~25_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) ) # ( !\dmem~25_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a56~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a56~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~25_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~9 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~9 .lut_mask = 64'h0101CDCD2323EFEF;
defparam \rd_val_MEM_w[24]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N30
cyclonev_lcell_comb \rd_val_MEM_w[24]~10 (
// Equation(s):
// \rd_val_MEM_w[24]~10_combout  = ( \dmem~41_combout  & ( \rd_val_MEM_w[24]~9_combout  & ( (dmem_rtl_0_bypass[77] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( !\dmem~41_combout  & ( \rd_val_MEM_w[24]~9_combout  & ( (!dmem_rtl_0_bypass[77] 
// & (dmem_rtl_0_bypass[78] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) # (dmem_rtl_0_bypass[77] & (((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( \dmem~41_combout  & ( !\rd_val_MEM_w[24]~9_combout  & ( (dmem_rtl_0_bypass[77] & 
// ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( !\dmem~41_combout  & ( !\rd_val_MEM_w[24]~9_combout  & ( (dmem_rtl_0_bypass[77] & (!dmem_rtl_0_bypass[78] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[77]),
	.datab(!dmem_rtl_0_bypass[78]),
	.datac(!\Equal23~6_combout ),
	.datad(!\Equal23~7_combout ),
	.datae(!\dmem~41_combout ),
	.dataf(!\rd_val_MEM_w[24]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[24]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[24]~10 .extended_lut = "off";
defparam \rd_val_MEM_w[24]~10 .lut_mask = 64'h4440555077705550;
defparam \rd_val_MEM_w[24]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N37
dffeas \regval1_ID[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~114_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11] .is_wysiwyg = "true";
defparam \regval1_ID[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N50
dffeas \regval2_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~154_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[0] .is_wysiwyg = "true";
defparam \regval2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N0
cyclonev_lcell_comb \Add2~125 (
// Equation(s):
// \Add2~125_sumout  = SUM(( !\regval1_ID[0]~DUPLICATE_q  $ (!regval2_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~126  = CARRY(( !\regval1_ID[0]~DUPLICATE_q  $ (!regval2_ID[0]) ) + ( !VCC ) + ( !VCC ))
// \Add2~127  = SHARE((!regval2_ID[0]) # (\regval1_ID[0]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval1_ID[0]~DUPLICATE_q ),
	.datac(!regval2_ID[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~125_sumout ),
	.cout(\Add2~126 ),
	.shareout(\Add2~127 ));
// synopsys translate_off
defparam \Add2~125 .extended_lut = "off";
defparam \Add2~125 .lut_mask = 64'h0000F3F300003C3C;
defparam \Add2~125 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N3
cyclonev_lcell_comb \Add2~121 (
// Equation(s):
// \Add2~121_sumout  = SUM(( !regval1_ID[1] $ (regval2_ID[1]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~122  = CARRY(( !regval1_ID[1] $ (regval2_ID[1]) ) + ( \Add2~127  ) + ( \Add2~126  ))
// \Add2~123  = SHARE((regval1_ID[1] & !regval2_ID[1]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[1]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~126 ),
	.sharein(\Add2~127 ),
	.combout(),
	.sumout(\Add2~121_sumout ),
	.cout(\Add2~122 ),
	.shareout(\Add2~123 ));
// synopsys translate_off
defparam \Add2~121 .extended_lut = "off";
defparam \Add2~121 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~121 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N6
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( !regval1_ID[2] $ (regval2_ID[2]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~38  = CARRY(( !regval1_ID[2] $ (regval2_ID[2]) ) + ( \Add2~123  ) + ( \Add2~122  ))
// \Add2~39  = SHARE((regval1_ID[2] & !regval2_ID[2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~122 ),
	.sharein(\Add2~123 ),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout(\Add2~39 ));
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N9
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( !regval2_ID[3] $ (regval1_ID[3]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~34  = CARRY(( !regval2_ID[3] $ (regval1_ID[3]) ) + ( \Add2~39  ) + ( \Add2~38  ))
// \Add2~35  = SHARE((!regval2_ID[3] & regval1_ID[3]))

	.dataa(!regval2_ID[3]),
	.datab(gnd),
	.datac(!regval1_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(\Add2~39 ),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout(\Add2~35 ));
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N12
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( !\regval1_ID[4]~DUPLICATE_q  $ (regval2_ID[4]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~30  = CARRY(( !\regval1_ID[4]~DUPLICATE_q  $ (regval2_ID[4]) ) + ( \Add2~35  ) + ( \Add2~34  ))
// \Add2~31  = SHARE((\regval1_ID[4]~DUPLICATE_q  & !regval2_ID[4]))

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(\Add2~35 ),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout(\Add2~31 ));
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N15
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( !\regval1_ID[5]~DUPLICATE_q  $ (\regval2_ID[5]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~2  = CARRY(( !\regval1_ID[5]~DUPLICATE_q  $ (\regval2_ID[5]~DUPLICATE_q ) ) + ( \Add2~31  ) + ( \Add2~30  ))
// \Add2~3  = SHARE((\regval1_ID[5]~DUPLICATE_q  & !\regval2_ID[5]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[5]~DUPLICATE_q ),
	.datad(!\regval2_ID[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(\Add2~31 ),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout(\Add2~3 ));
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N18
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( !regval1_ID[6] $ (\regval2_ID[6]~DUPLICATE_q ) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~26  = CARRY(( !regval1_ID[6] $ (\regval2_ID[6]~DUPLICATE_q ) ) + ( \Add2~3  ) + ( \Add2~2  ))
// \Add2~27  = SHARE((regval1_ID[6] & !\regval2_ID[6]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[6]),
	.datad(!\regval2_ID[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(\Add2~3 ),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(\Add2~26 ),
	.shareout(\Add2~27 ));
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N21
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( !regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~6  = CARRY(( !regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ) ) + ( \Add2~27  ) + ( \Add2~26  ))
// \Add2~7  = SHARE((regval1_ID[7] & !\regval2_ID[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[7]),
	.datad(!\regval2_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~26 ),
	.sharein(\Add2~27 ),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout(\Add2~7 ));
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N24
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( !regval2_ID[8] $ (regval1_ID[8]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~22  = CARRY(( !regval2_ID[8] $ (regval1_ID[8]) ) + ( \Add2~7  ) + ( \Add2~6  ))
// \Add2~23  = SHARE((!regval2_ID[8] & regval1_ID[8]))

	.dataa(gnd),
	.datab(!regval2_ID[8]),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(\Add2~7 ),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout(\Add2~23 ));
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N27
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( !regval1_ID[9] $ (regval2_ID[9]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~18  = CARRY(( !regval1_ID[9] $ (regval2_ID[9]) ) + ( \Add2~23  ) + ( \Add2~22  ))
// \Add2~19  = SHARE((regval1_ID[9] & !regval2_ID[9]))

	.dataa(!regval1_ID[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(\Add2~23 ),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout(\Add2~19 ));
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h000055000000AA55;
defparam \Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N30
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( !\regval2_ID[10]~DUPLICATE_q  $ (regval1_ID[10]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~14  = CARRY(( !\regval2_ID[10]~DUPLICATE_q  $ (regval1_ID[10]) ) + ( \Add2~19  ) + ( \Add2~18  ))
// \Add2~15  = SHARE((!\regval2_ID[10]~DUPLICATE_q  & regval1_ID[10]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[10]~DUPLICATE_q ),
	.datad(!regval1_ID[10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(\Add2~19 ),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout(\Add2~15 ));
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N33
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( !\regval2_ID[11]~DUPLICATE_q  $ (regval1_ID[11]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~10  = CARRY(( !\regval2_ID[11]~DUPLICATE_q  $ (regval1_ID[11]) ) + ( \Add2~15  ) + ( \Add2~14  ))
// \Add2~11  = SHARE((!\regval2_ID[11]~DUPLICATE_q  & regval1_ID[11]))

	.dataa(!\regval2_ID[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(\Add2~15 ),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout(\Add2~11 ));
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N36
cyclonev_lcell_comb \Add2~117 (
// Equation(s):
// \Add2~117_sumout  = SUM(( !\regval2_ID[12]~DUPLICATE_q  $ (\regval1_ID[12]~DUPLICATE_q ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~118  = CARRY(( !\regval2_ID[12]~DUPLICATE_q  $ (\regval1_ID[12]~DUPLICATE_q ) ) + ( \Add2~11  ) + ( \Add2~10  ))
// \Add2~119  = SHARE((!\regval2_ID[12]~DUPLICATE_q  & \regval1_ID[12]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(\Add2~11 ),
	.combout(),
	.sumout(\Add2~117_sumout ),
	.cout(\Add2~118 ),
	.shareout(\Add2~119 ));
// synopsys translate_off
defparam \Add2~117 .extended_lut = "off";
defparam \Add2~117 .lut_mask = 64'h000000CC0000CC33;
defparam \Add2~117 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N39
cyclonev_lcell_comb \Add2~113 (
// Equation(s):
// \Add2~113_sumout  = SUM(( !\regval2_ID[13]~DUPLICATE_q  $ (\regval1_ID[13]~DUPLICATE_q ) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~114  = CARRY(( !\regval2_ID[13]~DUPLICATE_q  $ (\regval1_ID[13]~DUPLICATE_q ) ) + ( \Add2~119  ) + ( \Add2~118  ))
// \Add2~115  = SHARE((!\regval2_ID[13]~DUPLICATE_q  & \regval1_ID[13]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[13]~DUPLICATE_q ),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~118 ),
	.sharein(\Add2~119 ),
	.combout(),
	.sumout(\Add2~113_sumout ),
	.cout(\Add2~114 ),
	.shareout(\Add2~115 ));
// synopsys translate_off
defparam \Add2~113 .extended_lut = "off";
defparam \Add2~113 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~113 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N42
cyclonev_lcell_comb \Add2~109 (
// Equation(s):
// \Add2~109_sumout  = SUM(( !regval1_ID[14] $ (\regval2_ID[14]~DUPLICATE_q ) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~110  = CARRY(( !regval1_ID[14] $ (\regval2_ID[14]~DUPLICATE_q ) ) + ( \Add2~115  ) + ( \Add2~114  ))
// \Add2~111  = SHARE((regval1_ID[14] & !\regval2_ID[14]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!regval1_ID[14]),
	.datac(!\regval2_ID[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~114 ),
	.sharein(\Add2~115 ),
	.combout(),
	.sumout(\Add2~109_sumout ),
	.cout(\Add2~110 ),
	.shareout(\Add2~111 ));
// synopsys translate_off
defparam \Add2~109 .extended_lut = "off";
defparam \Add2~109 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~109 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N45
cyclonev_lcell_comb \Add2~105 (
// Equation(s):
// \Add2~105_sumout  = SUM(( !regval1_ID[15] $ (regval2_ID[15]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~106  = CARRY(( !regval1_ID[15] $ (regval2_ID[15]) ) + ( \Add2~111  ) + ( \Add2~110  ))
// \Add2~107  = SHARE((regval1_ID[15] & !regval2_ID[15]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[15]),
	.datad(!regval2_ID[15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~110 ),
	.sharein(\Add2~111 ),
	.combout(),
	.sumout(\Add2~105_sumout ),
	.cout(\Add2~106 ),
	.shareout(\Add2~107 ));
// synopsys translate_off
defparam \Add2~105 .extended_lut = "off";
defparam \Add2~105 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~105 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N48
cyclonev_lcell_comb \Add2~53 (
// Equation(s):
// \Add2~53_sumout  = SUM(( !\regval1_ID[16]~DUPLICATE_q  $ (regval2_ID[16]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~54  = CARRY(( !\regval1_ID[16]~DUPLICATE_q  $ (regval2_ID[16]) ) + ( \Add2~107  ) + ( \Add2~106  ))
// \Add2~55  = SHARE((\regval1_ID[16]~DUPLICATE_q  & !regval2_ID[16]))

	.dataa(gnd),
	.datab(!\regval1_ID[16]~DUPLICATE_q ),
	.datac(!regval2_ID[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~106 ),
	.sharein(\Add2~107 ),
	.combout(),
	.sumout(\Add2~53_sumout ),
	.cout(\Add2~54 ),
	.shareout(\Add2~55 ));
// synopsys translate_off
defparam \Add2~53 .extended_lut = "off";
defparam \Add2~53 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~53 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N51
cyclonev_lcell_comb \Add2~49 (
// Equation(s):
// \Add2~49_sumout  = SUM(( !regval2_ID[17] $ (regval1_ID[17]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~50  = CARRY(( !regval2_ID[17] $ (regval1_ID[17]) ) + ( \Add2~55  ) + ( \Add2~54  ))
// \Add2~51  = SHARE((!regval2_ID[17] & regval1_ID[17]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[17]),
	.datad(!regval1_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~54 ),
	.sharein(\Add2~55 ),
	.combout(),
	.sumout(\Add2~49_sumout ),
	.cout(\Add2~50 ),
	.shareout(\Add2~51 ));
// synopsys translate_off
defparam \Add2~49 .extended_lut = "off";
defparam \Add2~49 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~49 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N54
cyclonev_lcell_comb \Add2~45 (
// Equation(s):
// \Add2~45_sumout  = SUM(( !regval1_ID[18] $ (regval2_ID[18]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~46  = CARRY(( !regval1_ID[18] $ (regval2_ID[18]) ) + ( \Add2~51  ) + ( \Add2~50  ))
// \Add2~47  = SHARE((regval1_ID[18] & !regval2_ID[18]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[18]),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~50 ),
	.sharein(\Add2~51 ),
	.combout(),
	.sumout(\Add2~45_sumout ),
	.cout(\Add2~46 ),
	.shareout(\Add2~47 ));
// synopsys translate_off
defparam \Add2~45 .extended_lut = "off";
defparam \Add2~45 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~45 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y8_N57
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( !\regval1_ID[19]~DUPLICATE_q  $ (regval2_ID[19]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~42  = CARRY(( !\regval1_ID[19]~DUPLICATE_q  $ (regval2_ID[19]) ) + ( \Add2~47  ) + ( \Add2~46  ))
// \Add2~43  = SHARE((\regval1_ID[19]~DUPLICATE_q  & !regval2_ID[19]))

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~46 ),
	.sharein(\Add2~47 ),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout(\Add2~43 ));
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h000055000000AA55;
defparam \Add2~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N0
cyclonev_lcell_comb \Add2~77 (
// Equation(s):
// \Add2~77_sumout  = SUM(( !\regval1_ID[20]~DUPLICATE_q  $ (regval2_ID[20]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~78  = CARRY(( !\regval1_ID[20]~DUPLICATE_q  $ (regval2_ID[20]) ) + ( \Add2~43  ) + ( \Add2~42  ))
// \Add2~79  = SHARE((\regval1_ID[20]~DUPLICATE_q  & !regval2_ID[20]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(!regval2_ID[20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(\Add2~43 ),
	.combout(),
	.sumout(\Add2~77_sumout ),
	.cout(\Add2~78 ),
	.shareout(\Add2~79 ));
// synopsys translate_off
defparam \Add2~77 .extended_lut = "off";
defparam \Add2~77 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~77 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N3
cyclonev_lcell_comb \Add2~73 (
// Equation(s):
// \Add2~73_sumout  = SUM(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~74  = CARRY(( !regval1_ID[21] $ (regval2_ID[21]) ) + ( \Add2~79  ) + ( \Add2~78  ))
// \Add2~75  = SHARE((regval1_ID[21] & !regval2_ID[21]))

	.dataa(!regval1_ID[21]),
	.datab(gnd),
	.datac(!regval2_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~78 ),
	.sharein(\Add2~79 ),
	.combout(),
	.sumout(\Add2~73_sumout ),
	.cout(\Add2~74 ),
	.shareout(\Add2~75 ));
// synopsys translate_off
defparam \Add2~73 .extended_lut = "off";
defparam \Add2~73 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~73 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N6
cyclonev_lcell_comb \Add2~65 (
// Equation(s):
// \Add2~65_sumout  = SUM(( !\regval1_ID[22]~DUPLICATE_q  $ (\regval2_ID[22]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~66  = CARRY(( !\regval1_ID[22]~DUPLICATE_q  $ (\regval2_ID[22]~DUPLICATE_q ) ) + ( \Add2~75  ) + ( \Add2~74  ))
// \Add2~67  = SHARE((\regval1_ID[22]~DUPLICATE_q  & !\regval2_ID[22]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\regval2_ID[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~74 ),
	.sharein(\Add2~75 ),
	.combout(),
	.sumout(\Add2~65_sumout ),
	.cout(\Add2~66 ),
	.shareout(\Add2~67 ));
// synopsys translate_off
defparam \Add2~65 .extended_lut = "off";
defparam \Add2~65 .lut_mask = 64'h000030300000C3C3;
defparam \Add2~65 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N9
cyclonev_lcell_comb \Add2~61 (
// Equation(s):
// \Add2~61_sumout  = SUM(( !\regval2_ID[23]~DUPLICATE_q  $ (\regval1_ID[23]~DUPLICATE_q ) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~62  = CARRY(( !\regval2_ID[23]~DUPLICATE_q  $ (\regval1_ID[23]~DUPLICATE_q ) ) + ( \Add2~67  ) + ( \Add2~66  ))
// \Add2~63  = SHARE((!\regval2_ID[23]~DUPLICATE_q  & \regval1_ID[23]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~66 ),
	.sharein(\Add2~67 ),
	.combout(),
	.sumout(\Add2~61_sumout ),
	.cout(\Add2~62 ),
	.shareout(\Add2~63 ));
// synopsys translate_off
defparam \Add2~61 .extended_lut = "off";
defparam \Add2~61 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~61 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N12
cyclonev_lcell_comb \Add2~57 (
// Equation(s):
// \Add2~57_sumout  = SUM(( !regval1_ID[24] $ (regval2_ID[24]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~58  = CARRY(( !regval1_ID[24] $ (regval2_ID[24]) ) + ( \Add2~63  ) + ( \Add2~62  ))
// \Add2~59  = SHARE((regval1_ID[24] & !regval2_ID[24]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[24]),
	.datad(!regval2_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~62 ),
	.sharein(\Add2~63 ),
	.combout(),
	.sumout(\Add2~57_sumout ),
	.cout(\Add2~58 ),
	.shareout(\Add2~59 ));
// synopsys translate_off
defparam \Add2~57 .extended_lut = "off";
defparam \Add2~57 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~57 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X24_Y11_N34
dffeas \op2_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op2_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op2_ID[0] .is_wysiwyg = "true";
defparam \op2_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N9
cyclonev_lcell_comb \Equal14~0 (
// Equation(s):
// \Equal14~0_combout  = ( regval1_ID[24] & ( !regval2_ID[24] ) ) # ( !regval1_ID[24] & ( regval2_ID[24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[24]),
	.datae(gnd),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~0 .extended_lut = "off";
defparam \Equal14~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \Add1~109 (
// Equation(s):
// \Add1~109_sumout  = SUM(( \regval2_ID[14]~DUPLICATE_q  ) + ( regval1_ID[14] ) + ( \Add1~114  ))
// \Add1~110  = CARRY(( \regval2_ID[14]~DUPLICATE_q  ) + ( regval1_ID[14] ) + ( \Add1~114  ))

	.dataa(!regval1_ID[14]),
	.datab(gnd),
	.datac(!\regval2_ID[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~109_sumout ),
	.cout(\Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \Add1~109 .extended_lut = "off";
defparam \Add1~109 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \Add1~105 (
// Equation(s):
// \Add1~105_sumout  = SUM(( regval2_ID[15] ) + ( regval1_ID[15] ) + ( \Add1~110  ))
// \Add1~106  = CARRY(( regval2_ID[15] ) + ( regval1_ID[15] ) + ( \Add1~110  ))

	.dataa(gnd),
	.datab(!regval2_ID[15]),
	.datac(!regval1_ID[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~105_sumout ),
	.cout(\Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \Add1~105 .extended_lut = "off";
defparam \Add1~105 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( regval2_ID[16] ) + ( \regval1_ID[16]~DUPLICATE_q  ) + ( \Add1~106  ))
// \Add1~54  = CARRY(( regval2_ID[16] ) + ( \regval1_ID[16]~DUPLICATE_q  ) + ( \Add1~106  ))

	.dataa(gnd),
	.datab(!\regval1_ID[16]~DUPLICATE_q ),
	.datac(!regval2_ID[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~54  ))
// \Add1~50  = CARRY(( regval2_ID[17] ) + ( regval1_ID[17] ) + ( \Add1~54  ))

	.dataa(!regval1_ID[17]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~50  ))
// \Add1~46  = CARRY(( regval1_ID[18] ) + ( regval2_ID[18] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!regval1_ID[18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( regval2_ID[19] ) + ( \regval1_ID[19]~DUPLICATE_q  ) + ( \Add1~46  ))
// \Add1~42  = CARRY(( regval2_ID[19] ) + ( \regval1_ID[19]~DUPLICATE_q  ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!regval2_ID[19]),
	.datac(!\regval1_ID[19]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( regval2_ID[20] ) + ( \regval1_ID[20]~DUPLICATE_q  ) + ( \Add1~42  ))
// \Add1~78  = CARRY(( regval2_ID[20] ) + ( \regval1_ID[20]~DUPLICATE_q  ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(!\regval1_ID[20]~DUPLICATE_q ),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N3
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~78  ))
// \Add1~74  = CARRY(( regval2_ID[21] ) + ( regval1_ID[21] ) + ( \Add1~78  ))

	.dataa(!regval2_ID[21]),
	.datab(gnd),
	.datac(!regval1_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \regval2_ID[22]~DUPLICATE_q  ) + ( \regval1_ID[22]~DUPLICATE_q  ) + ( \Add1~74  ))
// \Add1~66  = CARRY(( \regval2_ID[22]~DUPLICATE_q  ) + ( \regval1_ID[22]~DUPLICATE_q  ) + ( \Add1~74  ))

	.dataa(!\regval2_ID[22]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \regval1_ID[23]~DUPLICATE_q  ) + ( \regval2_ID[23]~DUPLICATE_q  ) + ( \Add1~66  ))
// \Add1~62  = CARRY(( \regval1_ID[23]~DUPLICATE_q  ) + ( \regval2_ID[23]~DUPLICATE_q  ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( regval1_ID[24] ) + ( regval2_ID[24] ) + ( \Add1~62  ))
// \Add1~58  = CARRY(( regval1_ID[24] ) + ( regval2_ID[24] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!regval2_ID[24]),
	.datac(gnd),
	.datad(!regval1_ID[24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N48
cyclonev_lcell_comb \aluout_EX_r[24]~221 (
// Equation(s):
// \aluout_EX_r[24]~221_combout  = ( regval1_ID[24] & ( \Add1~57_sumout  & ( (!\aluout_EX[27]~3_combout  & (((!op2_ID[2])) # (regval2_ID[24]))) # (\aluout_EX[27]~3_combout  & (((!\Equal14~0_combout )))) ) ) ) # ( !regval1_ID[24] & ( \Add1~57_sumout  & ( 
// (!\aluout_EX[27]~3_combout  & (!op2_ID[2])) # (\aluout_EX[27]~3_combout  & ((!\Equal14~0_combout ))) ) ) ) # ( regval1_ID[24] & ( !\Add1~57_sumout  & ( (!\aluout_EX[27]~3_combout  & (regval2_ID[24] & (op2_ID[2]))) # (\aluout_EX[27]~3_combout  & 
// (((!\Equal14~0_combout )))) ) ) ) # ( !regval1_ID[24] & ( !\Add1~57_sumout  & ( (\aluout_EX[27]~3_combout  & !\Equal14~0_combout ) ) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(!regval2_ID[24]),
	.datac(!op2_ID[2]),
	.datad(!\Equal14~0_combout ),
	.datae(!regval1_ID[24]),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~221 .extended_lut = "off";
defparam \aluout_EX_r[24]~221 .lut_mask = 64'h55005702F5A0F7A2;
defparam \aluout_EX_r[24]~221 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N18
cyclonev_lcell_comb \aluout_EX_r[24]~297 (
// Equation(s):
// \aluout_EX_r[24]~297_combout  = ( !op2_ID[0] & ( ((!\op2_ID[3]~DUPLICATE_q  & (((\aluout_EX_r[24]~221_combout )))) # (\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[2] & (\Add2~57_sumout )) # (op2_ID[2] & ((!\aluout_EX_r[24]~221_combout )))))) ) ) # ( op2_ID[0] & ( 
// (!\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[24] & (!regval1_ID[24]))))) ) )

	.dataa(!regval2_ID[24]),
	.datab(!\Add2~57_sumout ),
	.datac(!regval1_ID[24]),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[2]),
	.datag(!\aluout_EX_r[24]~221_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~297_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~297 .extended_lut = "on";
defparam \aluout_EX_r[24]~297 .lut_mask = 64'h0F335FA00FF05FA0;
defparam \aluout_EX_r[24]~297 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[24]~93 (
// Equation(s):
// \aluout_EX_r[24]~93_combout  = ( PC_ID[24] & ( regval1_ID[24] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[24] & ( regval1_ID[24] & ( (\Equal19~0_combout  & (!op1_ID[1] $ 
// (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[24] & ( !regval1_ID[24] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[1] & op1_ID[0])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[0]) # (op1_ID[1])))) ) ) ) # ( 
// !PC_ID[24] & ( !regval1_ID[24] & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[1] $ (!op1_ID[0])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[0]),
	.datae(!PC_ID[24]),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~93 .extended_lut = "off";
defparam \aluout_EX_r[24]~93 .lut_mask = 64'h0110ABBF1450BEFF;
defparam \aluout_EX_r[24]~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N57
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \regval1_ID[19]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~46  ))
// \Add3~42  = CARRY(( \regval1_ID[19]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~46  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N0
cyclonev_lcell_comb \Add3~77 (
// Equation(s):
// \Add3~77_sumout  = SUM(( \regval1_ID[20]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~42  ))
// \Add3~78  = CARRY(( \regval1_ID[20]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\regval1_ID[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~77_sumout ),
	.cout(\Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \Add3~77 .extended_lut = "off";
defparam \Add3~77 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N3
cyclonev_lcell_comb \Add3~73 (
// Equation(s):
// \Add3~73_sumout  = SUM(( regval1_ID[21] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~78  ))
// \Add3~74  = CARRY(( regval1_ID[21] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~78  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~73_sumout ),
	.cout(\Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \Add3~73 .extended_lut = "off";
defparam \Add3~73 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N6
cyclonev_lcell_comb \Add3~65 (
// Equation(s):
// \Add3~65_sumout  = SUM(( \regval1_ID[22]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~74  ))
// \Add3~66  = CARRY(( \regval1_ID[22]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~74  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regval1_ID[22]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~65_sumout ),
	.cout(\Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \Add3~65 .extended_lut = "off";
defparam \Add3~65 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N9
cyclonev_lcell_comb \Add3~61 (
// Equation(s):
// \Add3~61_sumout  = SUM(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[23]~DUPLICATE_q  ) + ( \Add3~66  ))
// \Add3~62  = CARRY(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[23]~DUPLICATE_q  ) + ( \Add3~66  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_ID[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~61_sumout ),
	.cout(\Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \Add3~61 .extended_lut = "off";
defparam \Add3~61 .lut_mask = 64'h0000FF0000005555;
defparam \Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N12
cyclonev_lcell_comb \Add3~57 (
// Equation(s):
// \Add3~57_sumout  = SUM(( regval1_ID[24] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~62  ))
// \Add3~58  = CARRY(( regval1_ID[24] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~62  ))

	.dataa(gnd),
	.datab(!regval1_ID[24]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~57_sumout ),
	.cout(\Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \Add3~57 .extended_lut = "off";
defparam \Add3~57 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[24]~223 (
// Equation(s):
// \aluout_EX_r[24]~223_combout  = ( \aluout_EX_r[24]~93_combout  & ( \Add3~57_sumout  ) ) # ( !\aluout_EX_r[24]~93_combout  & ( \Add3~57_sumout  & ( \always4~0_combout  ) ) ) # ( \aluout_EX_r[24]~93_combout  & ( !\Add3~57_sumout  & ( !\always4~0_combout  ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always4~0_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[24]~93_combout ),
	.dataf(!\Add3~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~223 .extended_lut = "off";
defparam \aluout_EX_r[24]~223 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluout_EX_r[24]~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N45
cyclonev_lcell_comb \ShiftLeft0~17 (
// Equation(s):
// \ShiftLeft0~17_combout  = ( \ShiftLeft0~16_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~14_combout )) # (regval2_ID[2] & ((\ShiftLeft0~15_combout ))))) # (regval2_ID[3] & (!regval2_ID[2])) ) ) # ( !\ShiftLeft0~16_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~14_combout )) # (regval2_ID[2] & ((\ShiftLeft0~15_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~14_combout ),
	.datad(!\ShiftLeft0~15_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~17 .extended_lut = "off";
defparam \ShiftLeft0~17 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \ShiftLeft0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N27
cyclonev_lcell_comb \ShiftLeft0~32 (
// Equation(s):
// \ShiftLeft0~32_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[24] & ( (!regval2_ID[1] & ((\regval1_ID[23]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[21])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[24] & ( (!regval2_ID[1]) # 
// (\regval1_ID[22]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[24] & ( (!regval2_ID[1] & ((\regval1_ID[23]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[21])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[24] & ( 
// (regval2_ID[1] & \regval1_ID[22]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[21]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~32 .extended_lut = "off";
defparam \ShiftLeft0~32 .lut_mask = 64'h030311DDCFCF11DD;
defparam \ShiftLeft0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N30
cyclonev_lcell_comb \ShiftLeft0~33 (
// Equation(s):
// \ShiftLeft0~33_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval2_ID[1] & ( regval1_ID[17] ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval2_ID[1] & ( regval1_ID[18] ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval2_ID[1] & ( 
// \regval1_ID[19]~DUPLICATE_q  ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval2_ID[1] & ( \regval1_ID[20]~DUPLICATE_q  ) ) )

	.dataa(!regval1_ID[18]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(!regval1_ID[17]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~33 .extended_lut = "off";
defparam \ShiftLeft0~33 .lut_mask = 64'h0F0F3333555500FF;
defparam \ShiftLeft0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[24]~91 (
// Equation(s):
// \aluout_EX_r[24]~91_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~29_combout  & ( ((!regval2_ID[2] & (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout )))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~30_combout  & ( 
// \ShiftLeft0~29_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))))) # (regval2_ID[3] & (((!regval2_ID[2])))) ) ) ) # ( \ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))))) # (regval2_ID[3] & (((regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~29_combout  & ( (!regval2_ID[3] & 
// ((!regval2_ID[2] & (\ShiftLeft0~32_combout )) # (regval2_ID[2] & ((\ShiftLeft0~33_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~91 .extended_lut = "off";
defparam \aluout_EX_r[24]~91 .lut_mask = 64'h404C434F707C737F;
defparam \aluout_EX_r[24]~91 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y10_N58
dffeas \regs[0][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][30] .is_wysiwyg = "true";
defparam \regs[0][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N55
dffeas \regs[4][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][30] .is_wysiwyg = "true";
defparam \regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N5
dffeas \regs[12][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][30] .is_wysiwyg = "true";
defparam \regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N54
cyclonev_lcell_comb \regval2_ID~30 (
// Equation(s):
// \regval2_ID~30_combout  = ( \regs[4][30]~q  & ( \regs[12][30]~q  & ( ((!inst_FE[3] & ((\regs[0][30]~q ))) # (inst_FE[3] & (\regs[8][30]~q ))) # (inst_FE[2]) ) ) ) # ( !\regs[4][30]~q  & ( \regs[12][30]~q  & ( (!inst_FE[3] & (!inst_FE[2] & ((\regs[0][30]~q 
// )))) # (inst_FE[3] & (((\regs[8][30]~q )) # (inst_FE[2]))) ) ) ) # ( \regs[4][30]~q  & ( !\regs[12][30]~q  & ( (!inst_FE[3] & (((\regs[0][30]~q )) # (inst_FE[2]))) # (inst_FE[3] & (!inst_FE[2] & (\regs[8][30]~q ))) ) ) ) # ( !\regs[4][30]~q  & ( 
// !\regs[12][30]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & ((\regs[0][30]~q ))) # (inst_FE[3] & (\regs[8][30]~q )))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!inst_FE[2]),
	.datac(!\regs[8][30]~q ),
	.datad(!\regs[0][30]~q ),
	.datae(!\regs[4][30]~q ),
	.dataf(!\regs[12][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~30 .extended_lut = "off";
defparam \regval2_ID~30 .lut_mask = 64'h048C26AE159D37BF;
defparam \regval2_ID~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N49
dffeas \regs[2][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][30] .is_wysiwyg = "true";
defparam \regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N10
dffeas \regs[10][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][30] .is_wysiwyg = "true";
defparam \regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y7_N34
dffeas \regs[6][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30] .is_wysiwyg = "true";
defparam \regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N32
dffeas \regs[14][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][30] .is_wysiwyg = "true";
defparam \regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N30
cyclonev_lcell_comb \regval2_ID~32 (
// Equation(s):
// \regval2_ID~32_combout  = ( \regs[14][30]~q  & ( inst_FE[3] & ( (\regs[10][30]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[14][30]~q  & ( inst_FE[3] & ( (!inst_FE[2] & \regs[10][30]~q ) ) ) ) # ( \regs[14][30]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][30]~q 
// )) # (inst_FE[2] & ((\regs[6][30]~q ))) ) ) ) # ( !\regs[14][30]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][30]~q )) # (inst_FE[2] & ((\regs[6][30]~q ))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[2][30]~q ),
	.datac(!\regs[10][30]~q ),
	.datad(!\regs[6][30]~q ),
	.datae(!\regs[14][30]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~32 .extended_lut = "off";
defparam \regval2_ID~32 .lut_mask = 64'h227722770A0A5F5F;
defparam \regval2_ID~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N31
dffeas \regs[1][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][30] .is_wysiwyg = "true";
defparam \regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y11_N52
dffeas \regs[9][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][30] .is_wysiwyg = "true";
defparam \regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y5_N14
dffeas \regs[5][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][30] .is_wysiwyg = "true";
defparam \regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N58
dffeas \regs[13][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][30] .is_wysiwyg = "true";
defparam \regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N57
cyclonev_lcell_comb \regval2_ID~31 (
// Equation(s):
// \regval2_ID~31_combout  = ( \regs[13][30]~q  & ( inst_FE[3] & ( (\regs[9][30]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[13][30]~q  & ( inst_FE[3] & ( (!inst_FE[2] & \regs[9][30]~q ) ) ) ) # ( \regs[13][30]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][30]~q 
// )) # (inst_FE[2] & ((\regs[5][30]~q ))) ) ) ) # ( !\regs[13][30]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][30]~q )) # (inst_FE[2] & ((\regs[5][30]~q ))) ) ) )

	.dataa(!\regs[1][30]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[9][30]~q ),
	.datad(!\regs[5][30]~q ),
	.datae(!\regs[13][30]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~31 .extended_lut = "off";
defparam \regval2_ID~31 .lut_mask = 64'h447744770C0C3F3F;
defparam \regval2_ID~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N38
dffeas \regs[11][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][30] .is_wysiwyg = "true";
defparam \regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y12_N37
dffeas \regs[15][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][30] .is_wysiwyg = "true";
defparam \regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N14
dffeas \regs[7][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][30] .is_wysiwyg = "true";
defparam \regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y6_N55
dffeas \regs[3][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][30] .is_wysiwyg = "true";
defparam \regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N12
cyclonev_lcell_comb \regval2_ID~33 (
// Equation(s):
// \regval2_ID~33_combout  = ( \regs[7][30]~q  & ( \regs[3][30]~q  & ( (!\inst_FE[3]~DUPLICATE_q ) # ((!inst_FE[2] & (\regs[11][30]~q )) # (inst_FE[2] & ((\regs[15][30]~q )))) ) ) ) # ( !\regs[7][30]~q  & ( \regs[3][30]~q  & ( (!inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q )) # (\regs[11][30]~q ))) # (inst_FE[2] & (((\regs[15][30]~q  & \inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][30]~q  & ( !\regs[3][30]~q  & ( (!inst_FE[2] & (\regs[11][30]~q  & ((\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & 
// (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][30]~q )))) ) ) ) # ( !\regs[7][30]~q  & ( !\regs[3][30]~q  & ( (\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[11][30]~q )) # (inst_FE[2] & ((\regs[15][30]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[11][30]~q ),
	.datac(!\regs[15][30]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[7][30]~q ),
	.dataf(!\regs[3][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~33 .extended_lut = "off";
defparam \regval2_ID~33 .lut_mask = 64'h00275527AA27FF27;
defparam \regval2_ID~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N0
cyclonev_lcell_comb \regval2_ID~34 (
// Equation(s):
// \regval2_ID~34_combout  = ( \regval2_ID~33_combout  & ( inst_FE[0] & ( (\regval2_ID~31_combout ) # (inst_FE[1]) ) ) ) # ( !\regval2_ID~33_combout  & ( inst_FE[0] & ( (!inst_FE[1] & \regval2_ID~31_combout ) ) ) ) # ( \regval2_ID~33_combout  & ( !inst_FE[0] 
// & ( (!inst_FE[1] & (\regval2_ID~30_combout )) # (inst_FE[1] & ((\regval2_ID~32_combout ))) ) ) ) # ( !\regval2_ID~33_combout  & ( !inst_FE[0] & ( (!inst_FE[1] & (\regval2_ID~30_combout )) # (inst_FE[1] & ((\regval2_ID~32_combout ))) ) ) )

	.dataa(!\regval2_ID~30_combout ),
	.datab(!\regval2_ID~32_combout ),
	.datac(!inst_FE[1]),
	.datad(!\regval2_ID~31_combout ),
	.datae(!\regval2_ID~33_combout ),
	.dataf(!inst_FE[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~34 .extended_lut = "off";
defparam \regval2_ID~34 .lut_mask = 64'h5353535300F00FFF;
defparam \regval2_ID~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N2
dffeas \regval2_ID[30]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~34_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N41
dffeas \regval2_EX[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[30]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[30] .is_wysiwyg = "true";
defparam \regval2_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N29
dffeas \dmem_rtl_0_bypass[89] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[89]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[89] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[89] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y12_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[90]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[90]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[90]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[90]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y12_N10
dffeas \dmem_rtl_0_bypass[90] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[90]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[90]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[90] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[90] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a30 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a30 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B011482A20549629842C1160000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N5
dffeas \dmem~31 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~31 .is_wysiwyg = "true";
defparam \dmem~31 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a62 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[30]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_first_bit_number = 30;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a62 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N3
cyclonev_lcell_comb \rd_val_MEM_w[30]~15 (
// Equation(s):
// \rd_val_MEM_w[30]~15_combout  = ( \dmem~31_q  & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~31_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a30~portbdataout )) ) ) ) # ( !\dmem~31_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a30~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~31_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~15 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~15 .lut_mask = 64'h0202F2F20707F7F7;
defparam \rd_val_MEM_w[30]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N36
cyclonev_lcell_comb \rd_val_MEM_w[30]~16 (
// Equation(s):
// \rd_val_MEM_w[30]~16_combout  = ( dmem_rtl_0_bypass[90] & ( \rd_val_MEM_w[30]~15_combout  & ( (!\Equal23~7_combout  & ((!\dmem~41_combout ) # ((dmem_rtl_0_bypass[89])))) # (\Equal23~7_combout  & (!\Equal23~6_combout  & ((!\dmem~41_combout ) # 
// (dmem_rtl_0_bypass[89])))) ) ) ) # ( !dmem_rtl_0_bypass[90] & ( \rd_val_MEM_w[30]~15_combout  & ( (dmem_rtl_0_bypass[89] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) ) # ( dmem_rtl_0_bypass[90] & ( !\rd_val_MEM_w[30]~15_combout  & ( 
// (\dmem~41_combout  & (dmem_rtl_0_bypass[89] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[90] & ( !\rd_val_MEM_w[30]~15_combout  & ( (dmem_rtl_0_bypass[89] & ((!\Equal23~7_combout ) # (!\Equal23~6_combout ))) ) ) )

	.dataa(!\Equal23~7_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[89]),
	.datad(!\Equal23~6_combout ),
	.datae(!dmem_rtl_0_bypass[90]),
	.dataf(!\rd_val_MEM_w[30]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[30]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[30]~16 .extended_lut = "off";
defparam \rd_val_MEM_w[30]~16 .lut_mask = 64'h0F0A03020F0ACF8A;
defparam \rd_val_MEM_w[30]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N7
dffeas \regval1_ID[30]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~79_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N6
cyclonev_lcell_comb \Add0~143 (
// Equation(s):
// \Add0~143_combout  = ( \pctarget_EX_w~1_combout  & ( \regval1_ID[30]~DUPLICATE_q  ) ) # ( !\pctarget_EX_w~1_combout  & ( PC_ID[30] ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!PC_ID[30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pctarget_EX_w~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~143 .extended_lut = "off";
defparam \Add0~143 .lut_mask = 64'h3333333355555555;
defparam \Add0~143 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N55
dffeas \PC_FE[29]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[29]~feeder_combout ),
	.asdata(PC_ID[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[29]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N53
dffeas \PC_ID[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_FE[29]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[29] .is_wysiwyg = "true";
defparam \PC_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N23
dffeas \regs[8][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][29] .is_wysiwyg = "true";
defparam \regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N31
dffeas \regs[11][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][29] .is_wysiwyg = "true";
defparam \regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N59
dffeas \regs[9][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][29] .is_wysiwyg = "true";
defparam \regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N23
dffeas \regs[10][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][29] .is_wysiwyg = "true";
defparam \regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N33
cyclonev_lcell_comb \regval2_ID~37 (
// Equation(s):
// \regval2_ID~37_combout  = ( \regs[10][29]~q  & ( inst_FE[1] & ( (!inst_FE[0]) # (\regs[11][29]~q ) ) ) ) # ( !\regs[10][29]~q  & ( inst_FE[1] & ( (inst_FE[0] & \regs[11][29]~q ) ) ) ) # ( \regs[10][29]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & (\regs[8][29]~q 
// )) # (inst_FE[0] & ((\regs[9][29]~q ))) ) ) ) # ( !\regs[10][29]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & (\regs[8][29]~q )) # (inst_FE[0] & ((\regs[9][29]~q ))) ) ) )

	.dataa(!\regs[8][29]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[11][29]~q ),
	.datad(!\regs[9][29]~q ),
	.datae(!\regs[10][29]~q ),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~37 .extended_lut = "off";
defparam \regval2_ID~37 .lut_mask = 64'h447744770303CFCF;
defparam \regval2_ID~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \regs[14][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][29] .is_wysiwyg = "true";
defparam \regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N26
dffeas \regs[15][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][29] .is_wysiwyg = "true";
defparam \regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N32
dffeas \regs[13][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][29] .is_wysiwyg = "true";
defparam \regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N30
cyclonev_lcell_comb \regval2_ID~38 (
// Equation(s):
// \regval2_ID~38_combout  = ( \regs[13][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & (\regs[14][29]~q )) # (inst_FE[0] & ((\regs[15][29]~q )))) ) ) ) # ( !\regs[13][29]~q  & ( \regs[12][29]~q  & ( (!inst_FE[0] & (((!inst_FE[1])) # 
// (\regs[14][29]~q ))) # (inst_FE[0] & (((inst_FE[1] & \regs[15][29]~q )))) ) ) ) # ( \regs[13][29]~q  & ( !\regs[12][29]~q  & ( (!inst_FE[0] & (\regs[14][29]~q  & (inst_FE[1]))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[15][29]~q )))) ) ) ) # ( 
// !\regs[13][29]~q  & ( !\regs[12][29]~q  & ( (inst_FE[1] & ((!inst_FE[0] & (\regs[14][29]~q )) # (inst_FE[0] & ((\regs[15][29]~q ))))) ) ) )

	.dataa(!\regs[14][29]~q ),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[1]),
	.datad(!\regs[15][29]~q ),
	.datae(!\regs[13][29]~q ),
	.dataf(!\regs[12][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~38 .extended_lut = "off";
defparam \regval2_ID~38 .lut_mask = 64'h04073437C4C7F4F7;
defparam \regval2_ID~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N56
dffeas \regs[2][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][29] .is_wysiwyg = "true";
defparam \regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N55
dffeas \regs[0][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][29] .is_wysiwyg = "true";
defparam \regs[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N7
dffeas \regs[1][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][29] .is_wysiwyg = "true";
defparam \regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N48
cyclonev_lcell_comb \regs[3][29]~feeder (
// Equation(s):
// \regs[3][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][29]~feeder .extended_lut = "off";
defparam \regs[3][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N50
dffeas \regs[3][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][29] .is_wysiwyg = "true";
defparam \regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N6
cyclonev_lcell_comb \regval2_ID~35 (
// Equation(s):
// \regval2_ID~35_combout  = ( \regs[1][29]~q  & ( \regs[3][29]~q  & ( ((!inst_FE[1] & ((\regs[0][29]~q ))) # (inst_FE[1] & (\regs[2][29]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[1][29]~q  & ( \regs[3][29]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][29]~q 
// ))) # (inst_FE[1] & (\regs[2][29]~q )))) # (inst_FE[0] & (inst_FE[1])) ) ) ) # ( \regs[1][29]~q  & ( !\regs[3][29]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][29]~q ))) # (inst_FE[1] & (\regs[2][29]~q )))) # (inst_FE[0] & (!inst_FE[1])) ) ) ) # ( 
// !\regs[1][29]~q  & ( !\regs[3][29]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[0][29]~q ))) # (inst_FE[1] & (\regs[2][29]~q )))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!\regs[2][29]~q ),
	.datad(!\regs[0][29]~q ),
	.datae(!\regs[1][29]~q ),
	.dataf(!\regs[3][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~35 .extended_lut = "off";
defparam \regval2_ID~35 .lut_mask = 64'h028A46CE139B57DF;
defparam \regval2_ID~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N33
cyclonev_lcell_comb \regs[6][29]~feeder (
// Equation(s):
// \regs[6][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][29]~feeder .extended_lut = "off";
defparam \regs[6][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N35
dffeas \regs[6][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29] .is_wysiwyg = "true";
defparam \regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N25
dffeas \regs[5][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][29] .is_wysiwyg = "true";
defparam \regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N56
dffeas \regs[7][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][29] .is_wysiwyg = "true";
defparam \regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N44
dffeas \regs[4][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][29] .is_wysiwyg = "true";
defparam \regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N54
cyclonev_lcell_comb \regval2_ID~36 (
// Equation(s):
// \regval2_ID~36_combout  = ( \regs[7][29]~q  & ( \regs[4][29]~q  & ( (!inst_FE[1] & ((!inst_FE[0]) # ((\regs[5][29]~q )))) # (inst_FE[1] & (((\regs[6][29]~q )) # (inst_FE[0]))) ) ) ) # ( !\regs[7][29]~q  & ( \regs[4][29]~q  & ( (!inst_FE[1] & 
// ((!inst_FE[0]) # ((\regs[5][29]~q )))) # (inst_FE[1] & (!inst_FE[0] & (\regs[6][29]~q ))) ) ) ) # ( \regs[7][29]~q  & ( !\regs[4][29]~q  & ( (!inst_FE[1] & (inst_FE[0] & ((\regs[5][29]~q )))) # (inst_FE[1] & (((\regs[6][29]~q )) # (inst_FE[0]))) ) ) ) # ( 
// !\regs[7][29]~q  & ( !\regs[4][29]~q  & ( (!inst_FE[1] & (inst_FE[0] & ((\regs[5][29]~q )))) # (inst_FE[1] & (!inst_FE[0] & (\regs[6][29]~q ))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[6][29]~q ),
	.datad(!\regs[5][29]~q ),
	.datae(!\regs[7][29]~q ),
	.dataf(!\regs[4][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~36 .extended_lut = "off";
defparam \regval2_ID~36 .lut_mask = 64'h042615378CAE9DBF;
defparam \regval2_ID~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N0
cyclonev_lcell_comb \regval2_ID~39 (
// Equation(s):
// \regval2_ID~39_combout  = ( inst_FE[2] & ( \regval2_ID~36_combout  & ( (!inst_FE[3]) # (\regval2_ID~38_combout ) ) ) ) # ( !inst_FE[2] & ( \regval2_ID~36_combout  & ( (!inst_FE[3] & ((\regval2_ID~35_combout ))) # (inst_FE[3] & (\regval2_ID~37_combout )) ) 
// ) ) # ( inst_FE[2] & ( !\regval2_ID~36_combout  & ( (inst_FE[3] & \regval2_ID~38_combout ) ) ) ) # ( !inst_FE[2] & ( !\regval2_ID~36_combout  & ( (!inst_FE[3] & ((\regval2_ID~35_combout ))) # (inst_FE[3] & (\regval2_ID~37_combout )) ) ) )

	.dataa(!\regval2_ID~37_combout ),
	.datab(!inst_FE[3]),
	.datac(!\regval2_ID~38_combout ),
	.datad(!\regval2_ID~35_combout ),
	.datae(!inst_FE[2]),
	.dataf(!\regval2_ID~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~39 .extended_lut = "off";
defparam \regval2_ID~39 .lut_mask = 64'h11DD030311DDCFCF;
defparam \regval2_ID~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N1
dffeas \regval2_ID[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~39_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[29] .is_wysiwyg = "true";
defparam \regval2_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N59
dffeas \regval2_EX[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[29] .is_wysiwyg = "true";
defparam \regval2_EX[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[87]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[87]~feeder_combout  = ( regval2_EX[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[87]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[87]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[87]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N16
dffeas \dmem_rtl_0_bypass[87] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[87]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[87]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[87] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[87] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[88]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[88]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[88]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[88]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N23
dffeas \dmem_rtl_0_bypass[88] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[88]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[88]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[88] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[88] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y5_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a29 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a29 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000035CAD9A76C0CD8340BB18D9040000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N14
dffeas \dmem~30 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~30 .is_wysiwyg = "true";
defparam \dmem~30 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y6_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a61 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[29]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_first_bit_number = 29;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a61 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N12
cyclonev_lcell_comb \rd_val_MEM_w[29]~17 (
// Equation(s):
// \rd_val_MEM_w[29]~17_combout  = ( \dmem~30_q  & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~30_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\dmem~30_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a29~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a29~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~30_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~17 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~17 .lut_mask = 64'h0202CECE1313DFDF;
defparam \rd_val_MEM_w[29]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N6
cyclonev_lcell_comb \rd_val_MEM_w[29]~18 (
// Equation(s):
// \rd_val_MEM_w[29]~18_combout  = ( dmem_rtl_0_bypass[88] & ( \rd_val_MEM_w[29]~17_combout  & ( (!dmem_rtl_0_bypass[87] & (!\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) # (dmem_rtl_0_bypass[87] & ((!\Equal23~6_combout ) # 
// ((!\Equal23~7_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[88] & ( \rd_val_MEM_w[29]~17_combout  & ( (dmem_rtl_0_bypass[87] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( dmem_rtl_0_bypass[88] & ( !\rd_val_MEM_w[29]~17_combout  & ( 
// (dmem_rtl_0_bypass[87] & (\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[88] & ( !\rd_val_MEM_w[29]~17_combout  & ( (dmem_rtl_0_bypass[87] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[87]),
	.datab(!\Equal23~6_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\Equal23~7_combout ),
	.datae(!dmem_rtl_0_bypass[88]),
	.dataf(!\rd_val_MEM_w[29]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[29]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[29]~18 .extended_lut = "off";
defparam \rd_val_MEM_w[29]~18 .lut_mask = 64'h554405045544F5C4;
defparam \rd_val_MEM_w[29]~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N7
dffeas \immval_ID[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[15] .is_wysiwyg = "true";
defparam \immval_ID[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N44
dffeas \regval1_ID[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~84_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29] .is_wysiwyg = "true";
defparam \regval1_ID[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N16
dffeas \regs[1][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][28] .is_wysiwyg = "true";
defparam \regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N4
dffeas \regs[9][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][28] .is_wysiwyg = "true";
defparam \regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y5_N49
dffeas \regs[5][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][28] .is_wysiwyg = "true";
defparam \regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N37
dffeas \regs[13][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][28] .is_wysiwyg = "true";
defparam \regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N36
cyclonev_lcell_comb \regval2_ID~41 (
// Equation(s):
// \regval2_ID~41_combout  = ( \regs[13][28]~q  & ( inst_FE[3] & ( (inst_FE[2]) # (\regs[9][28]~q ) ) ) ) # ( !\regs[13][28]~q  & ( inst_FE[3] & ( (\regs[9][28]~q  & !inst_FE[2]) ) ) ) # ( \regs[13][28]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][28]~q 
// )) # (inst_FE[2] & ((\regs[5][28]~q ))) ) ) ) # ( !\regs[13][28]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[1][28]~q )) # (inst_FE[2] & ((\regs[5][28]~q ))) ) ) )

	.dataa(!\regs[1][28]~q ),
	.datab(!\regs[9][28]~q ),
	.datac(!\regs[5][28]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[13][28]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~41 .extended_lut = "off";
defparam \regval2_ID~41 .lut_mask = 64'h550F550F330033FF;
defparam \regval2_ID~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N32
dffeas \regs[2][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28] .is_wysiwyg = "true";
defparam \regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y13_N47
dffeas \regs[10][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][28] .is_wysiwyg = "true";
defparam \regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N39
cyclonev_lcell_comb \regs[6][28]~feeder (
// Equation(s):
// \regs[6][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][28]~feeder .extended_lut = "off";
defparam \regs[6][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N40
dffeas \regs[6][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][28] .is_wysiwyg = "true";
defparam \regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y9_N13
dffeas \regs[14][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][28] .is_wysiwyg = "true";
defparam \regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N12
cyclonev_lcell_comb \regval2_ID~42 (
// Equation(s):
// \regval2_ID~42_combout  = ( \regs[14][28]~q  & ( inst_FE[3] & ( (inst_FE[2]) # (\regs[10][28]~q ) ) ) ) # ( !\regs[14][28]~q  & ( inst_FE[3] & ( (\regs[10][28]~q  & !inst_FE[2]) ) ) ) # ( \regs[14][28]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][28]~q 
// )) # (inst_FE[2] & ((\regs[6][28]~q ))) ) ) ) # ( !\regs[14][28]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][28]~q )) # (inst_FE[2] & ((\regs[6][28]~q ))) ) ) )

	.dataa(!\regs[2][28]~q ),
	.datab(!\regs[10][28]~q ),
	.datac(!\regs[6][28]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[14][28]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~42 .extended_lut = "off";
defparam \regval2_ID~42 .lut_mask = 64'h550F550F330033FF;
defparam \regval2_ID~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N44
dffeas \regs[15][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][28] .is_wysiwyg = "true";
defparam \regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N49
dffeas \regs[11][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][28] .is_wysiwyg = "true";
defparam \regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N55
dffeas \regs[7][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][28] .is_wysiwyg = "true";
defparam \regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N54
cyclonev_lcell_comb \regval2_ID~43 (
// Equation(s):
// \regval2_ID~43_combout  = ( \regs[7][28]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[11][28]~q ))) # (inst_FE[2] & (\regs[15][28]~q )) ) ) ) # ( !\regs[7][28]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[11][28]~q ))) # 
// (inst_FE[2] & (\regs[15][28]~q )) ) ) ) # ( \regs[7][28]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (\regs[3][28]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[7][28]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & \regs[3][28]~q ) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[15][28]~q ),
	.datac(!\regs[3][28]~q ),
	.datad(!\regs[11][28]~q ),
	.datae(!\regs[7][28]~q ),
	.dataf(!\inst_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~43 .extended_lut = "off";
defparam \regval2_ID~43 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \regval2_ID~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N25
dffeas \regs[12][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][28] .is_wysiwyg = "true";
defparam \regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y4_N29
dffeas \regs[8][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][28] .is_wysiwyg = "true";
defparam \regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N32
dffeas \regs[4][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][28] .is_wysiwyg = "true";
defparam \regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y11_N35
dffeas \regs[0][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][28] .is_wysiwyg = "true";
defparam \regs[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N30
cyclonev_lcell_comb \regval2_ID~40 (
// Equation(s):
// \regval2_ID~40_combout  = ( \regs[4][28]~q  & ( \regs[0][28]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[8][28]~q ))) # (inst_FE[2] & (\regs[12][28]~q ))) ) ) ) # ( !\regs[4][28]~q  & ( \regs[0][28]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # 
// (\regs[8][28]~q )))) # (inst_FE[2] & (\regs[12][28]~q  & (inst_FE[3]))) ) ) ) # ( \regs[4][28]~q  & ( !\regs[0][28]~q  & ( (!inst_FE[2] & (((inst_FE[3] & \regs[8][28]~q )))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[12][28]~q ))) ) ) ) # ( !\regs[4][28]~q 
//  & ( !\regs[0][28]~q  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[8][28]~q ))) # (inst_FE[2] & (\regs[12][28]~q )))) ) ) )

	.dataa(!\regs[12][28]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][28]~q ),
	.datae(!\regs[4][28]~q ),
	.dataf(!\regs[0][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~40 .extended_lut = "off";
defparam \regval2_ID~40 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval2_ID~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N6
cyclonev_lcell_comb \regval2_ID~44 (
// Equation(s):
// \regval2_ID~44_combout  = ( \regval2_ID~43_combout  & ( \regval2_ID~40_combout  & ( (!inst_FE[1] & (((!inst_FE[0])) # (\regval2_ID~41_combout ))) # (inst_FE[1] & (((inst_FE[0]) # (\regval2_ID~42_combout )))) ) ) ) # ( !\regval2_ID~43_combout  & ( 
// \regval2_ID~40_combout  & ( (!inst_FE[1] & (((!inst_FE[0])) # (\regval2_ID~41_combout ))) # (inst_FE[1] & (((\regval2_ID~42_combout  & !inst_FE[0])))) ) ) ) # ( \regval2_ID~43_combout  & ( !\regval2_ID~40_combout  & ( (!inst_FE[1] & 
// (\regval2_ID~41_combout  & ((inst_FE[0])))) # (inst_FE[1] & (((inst_FE[0]) # (\regval2_ID~42_combout )))) ) ) ) # ( !\regval2_ID~43_combout  & ( !\regval2_ID~40_combout  & ( (!inst_FE[1] & (\regval2_ID~41_combout  & ((inst_FE[0])))) # (inst_FE[1] & 
// (((\regval2_ID~42_combout  & !inst_FE[0])))) ) ) )

	.dataa(!\regval2_ID~41_combout ),
	.datab(!\regval2_ID~42_combout ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~43_combout ),
	.dataf(!\regval2_ID~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~44 .extended_lut = "off";
defparam \regval2_ID~44 .lut_mask = 64'h0350035FF350F35F;
defparam \regval2_ID~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N8
dffeas \regval2_ID[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~44_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28] .is_wysiwyg = "true";
defparam \regval2_ID[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N59
dffeas \regval2_EX[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[28] .is_wysiwyg = "true";
defparam \regval2_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N20
dffeas \dmem_rtl_0_bypass[85] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[85]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[85] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[85] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a28 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C802400880200031810000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N23
dffeas \dmem~29 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~29 .is_wysiwyg = "true";
defparam \dmem~29 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a60 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[28]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_first_bit_number = 28;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a60 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N21
cyclonev_lcell_comb \rd_val_MEM_w[28]~19 (
// Equation(s):
// \rd_val_MEM_w[28]~19_combout  = ( \dmem~29_q  & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ) ) ) ) # ( !\dmem~29_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( \dmem~29_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~29_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~29_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~19 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~19 .lut_mask = 64'h0404F4F40707F7F7;
defparam \rd_val_MEM_w[28]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N21
cyclonev_lcell_comb \dmem_rtl_0_bypass[86]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[86]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[86]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[86]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N23
dffeas \dmem_rtl_0_bypass[86] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[86]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[86]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[86] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[86] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N12
cyclonev_lcell_comb \rd_val_MEM_w[28]~20 (
// Equation(s):
// \rd_val_MEM_w[28]~20_combout  = ( dmem_rtl_0_bypass[86] & ( \Equal23~6_combout  & ( (!\Equal23~7_combout  & ((!\dmem~41_combout  & ((\rd_val_MEM_w[28]~19_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[85])))) ) ) ) # ( !dmem_rtl_0_bypass[86] & ( 
// \Equal23~6_combout  & ( (!\Equal23~7_combout  & dmem_rtl_0_bypass[85]) ) ) ) # ( dmem_rtl_0_bypass[86] & ( !\Equal23~6_combout  & ( (!\dmem~41_combout  & ((\rd_val_MEM_w[28]~19_combout ))) # (\dmem~41_combout  & (dmem_rtl_0_bypass[85])) ) ) ) # ( 
// !dmem_rtl_0_bypass[86] & ( !\Equal23~6_combout  & ( dmem_rtl_0_bypass[85] ) ) )

	.dataa(!\Equal23~7_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[85]),
	.datad(!\rd_val_MEM_w[28]~19_combout ),
	.datae(!dmem_rtl_0_bypass[86]),
	.dataf(!\Equal23~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[28]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[28]~20 .extended_lut = "off";
defparam \rd_val_MEM_w[28]~20 .lut_mask = 64'h0F0F03CF0A0A028A;
defparam \rd_val_MEM_w[28]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N36
cyclonev_lcell_comb \Add0~145 (
// Equation(s):
// \Add0~145_combout  = ( PC_ID[28] & ( \regval1_ID[28]~DUPLICATE_q  ) ) # ( !PC_ID[28] & ( \regval1_ID[28]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[28] & 
// ( !\regval1_ID[28]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!PC_ID[28]),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~145 .extended_lut = "off";
defparam \Add0~145 .lut_mask = 64'h000000AEFF51FFFF;
defparam \Add0~145 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N56
dffeas \PC_ID[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[27] .is_wysiwyg = "true";
defparam \PC_ID[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N7
dffeas \regs[4][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][27] .is_wysiwyg = "true";
defparam \regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N32
dffeas \regs[6][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27] .is_wysiwyg = "true";
defparam \regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N37
dffeas \regs[7][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][27] .is_wysiwyg = "true";
defparam \regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N37
dffeas \regs[5][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][27] .is_wysiwyg = "true";
defparam \regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N36
cyclonev_lcell_comb \regval2_ID~46 (
// Equation(s):
// \regval2_ID~46_combout  = ( \regs[7][27]~q  & ( \regs[5][27]~q  & ( ((!inst_FE[1] & (\regs[4][27]~q )) # (inst_FE[1] & ((\regs[6][27]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[7][27]~q  & ( \regs[5][27]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[4][27]~q 
// ))) # (inst_FE[1] & (((\regs[6][27]~q  & !inst_FE[0])))) ) ) ) # ( \regs[7][27]~q  & ( !\regs[5][27]~q  & ( (!inst_FE[1] & (\regs[4][27]~q  & ((!inst_FE[0])))) # (inst_FE[1] & (((inst_FE[0]) # (\regs[6][27]~q )))) ) ) ) # ( !\regs[7][27]~q  & ( 
// !\regs[5][27]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][27]~q )) # (inst_FE[1] & ((\regs[6][27]~q ))))) ) ) )

	.dataa(!\regs[4][27]~q ),
	.datab(!\regs[6][27]~q ),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!\regs[7][27]~q ),
	.dataf(!\regs[5][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~46 .extended_lut = "off";
defparam \regval2_ID~46 .lut_mask = 64'h5300530F53F053FF;
defparam \regval2_ID~46 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N44
dffeas \regs[14][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][27] .is_wysiwyg = "true";
defparam \regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N19
dffeas \regs[12][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][27] .is_wysiwyg = "true";
defparam \regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N13
dffeas \regs[13][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][27] .is_wysiwyg = "true";
defparam \regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y7_N50
dffeas \regs[15][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][27] .is_wysiwyg = "true";
defparam \regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N12
cyclonev_lcell_comb \regval2_ID~48 (
// Equation(s):
// \regval2_ID~48_combout  = ( \regs[13][27]~q  & ( \regs[15][27]~q  & ( ((!inst_FE[1] & ((\regs[12][27]~q ))) # (inst_FE[1] & (\regs[14][27]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[13][27]~q  & ( \regs[15][27]~q  & ( (!inst_FE[1] & (((\regs[12][27]~q  & 
// !inst_FE[0])))) # (inst_FE[1] & (((inst_FE[0])) # (\regs[14][27]~q ))) ) ) ) # ( \regs[13][27]~q  & ( !\regs[15][27]~q  & ( (!inst_FE[1] & (((inst_FE[0]) # (\regs[12][27]~q )))) # (inst_FE[1] & (\regs[14][27]~q  & ((!inst_FE[0])))) ) ) ) # ( 
// !\regs[13][27]~q  & ( !\regs[15][27]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[12][27]~q ))) # (inst_FE[1] & (\regs[14][27]~q )))) ) ) )

	.dataa(!\regs[14][27]~q ),
	.datab(!inst_FE[1]),
	.datac(!\regs[12][27]~q ),
	.datad(!inst_FE[0]),
	.datae(!\regs[13][27]~q ),
	.dataf(!\regs[15][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~48 .extended_lut = "off";
defparam \regval2_ID~48 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \regval2_ID~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N37
dffeas \regs[0][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][27] .is_wysiwyg = "true";
defparam \regs[0][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N34
dffeas \regs[2][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][27] .is_wysiwyg = "true";
defparam \regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N43
dffeas \regs[1][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][27] .is_wysiwyg = "true";
defparam \regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N31
dffeas \regs[3][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][27] .is_wysiwyg = "true";
defparam \regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N42
cyclonev_lcell_comb \regval2_ID~45 (
// Equation(s):
// \regval2_ID~45_combout  = ( \regs[1][27]~q  & ( \regs[3][27]~q  & ( ((!inst_FE[1] & (\regs[0][27]~q )) # (inst_FE[1] & ((\regs[2][27]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[1][27]~q  & ( \regs[3][27]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[0][27]~q 
// )) # (inst_FE[1] & ((\regs[2][27]~q ))))) # (inst_FE[0] & (((inst_FE[1])))) ) ) ) # ( \regs[1][27]~q  & ( !\regs[3][27]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[0][27]~q )) # (inst_FE[1] & ((\regs[2][27]~q ))))) # (inst_FE[0] & (((!inst_FE[1])))) ) ) 
// ) # ( !\regs[1][27]~q  & ( !\regs[3][27]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[0][27]~q )) # (inst_FE[1] & ((\regs[2][27]~q ))))) ) ) )

	.dataa(!\regs[0][27]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[2][27]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[1][27]~q ),
	.dataf(!\regs[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~45 .extended_lut = "off";
defparam \regval2_ID~45 .lut_mask = 64'h440C770C443F773F;
defparam \regval2_ID~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N54
cyclonev_lcell_comb \regs[9][27]~feeder (
// Equation(s):
// \regs[9][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][27]~feeder .extended_lut = "off";
defparam \regs[9][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N56
dffeas \regs[9][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][27] .is_wysiwyg = "true";
defparam \regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N9
cyclonev_lcell_comb \regs[10][27]~feeder (
// Equation(s):
// \regs[10][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][27]~feeder .extended_lut = "off";
defparam \regs[10][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N10
dffeas \regs[10][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][27] .is_wysiwyg = "true";
defparam \regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N7
dffeas \regs[11][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][27] .is_wysiwyg = "true";
defparam \regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N6
cyclonev_lcell_comb \regval2_ID~47 (
// Equation(s):
// \regval2_ID~47_combout  = ( \regs[11][27]~q  & ( \regs[8][27]~q  & ( (!inst_FE[1] & (((!inst_FE[0])) # (\regs[9][27]~q ))) # (inst_FE[1] & (((\regs[10][27]~q ) # (inst_FE[0])))) ) ) ) # ( !\regs[11][27]~q  & ( \regs[8][27]~q  & ( (!inst_FE[1] & 
// (((!inst_FE[0])) # (\regs[9][27]~q ))) # (inst_FE[1] & (((!inst_FE[0] & \regs[10][27]~q )))) ) ) ) # ( \regs[11][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[1] & (\regs[9][27]~q  & (inst_FE[0]))) # (inst_FE[1] & (((\regs[10][27]~q ) # (inst_FE[0])))) ) ) ) 
// # ( !\regs[11][27]~q  & ( !\regs[8][27]~q  & ( (!inst_FE[1] & (\regs[9][27]~q  & (inst_FE[0]))) # (inst_FE[1] & (((!inst_FE[0] & \regs[10][27]~q )))) ) ) )

	.dataa(!\regs[9][27]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[10][27]~q ),
	.datae(!\regs[11][27]~q ),
	.dataf(!\regs[8][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~47 .extended_lut = "off";
defparam \regval2_ID~47 .lut_mask = 64'h04340737C4F4C7F7;
defparam \regval2_ID~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N0
cyclonev_lcell_comb \regval2_ID~49 (
// Equation(s):
// \regval2_ID~49_combout  = ( \regval2_ID~45_combout  & ( \regval2_ID~47_combout  & ( (!inst_FE[2]) # ((!\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~46_combout )) # (\inst_FE[3]~DUPLICATE_q  & ((\regval2_ID~48_combout )))) ) ) ) # ( !\regval2_ID~45_combout  & ( 
// \regval2_ID~47_combout  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~46_combout )) # (\inst_FE[3]~DUPLICATE_q  & ((\regval2_ID~48_combout ))))) ) ) ) # ( \regval2_ID~45_combout  & ( 
// !\regval2_ID~47_combout  & ( (!inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~46_combout )) # (\inst_FE[3]~DUPLICATE_q  & ((\regval2_ID~48_combout ))))) ) ) ) # ( !\regval2_ID~45_combout  & ( 
// !\regval2_ID~47_combout  & ( (inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~46_combout )) # (\inst_FE[3]~DUPLICATE_q  & ((\regval2_ID~48_combout ))))) ) ) )

	.dataa(!\regval2_ID~46_combout ),
	.datab(!inst_FE[2]),
	.datac(!\regval2_ID~48_combout ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regval2_ID~45_combout ),
	.dataf(!\regval2_ID~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~49 .extended_lut = "off";
defparam \regval2_ID~49 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \regval2_ID~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N2
dffeas \regval2_ID[27]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~49_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N41
dffeas \regval2_EX[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[27]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[27] .is_wysiwyg = "true";
defparam \regval2_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N26
dffeas \dmem_rtl_0_bypass[83] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[83]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[83] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[83] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N45
cyclonev_lcell_comb \dmem_rtl_0_bypass[84]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[84]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[84]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N47
dffeas \dmem_rtl_0_bypass[84] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[84]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[84]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[84] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[84] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a59 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a59 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N59
dffeas \dmem~28 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~28 .is_wysiwyg = "true";
defparam \dmem~28 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[27]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_first_bit_number = 27;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F011C92A2454962B842C9160000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N57
cyclonev_lcell_comb \rd_val_MEM_w[27]~21 (
// Equation(s):
// \rd_val_MEM_w[27]~21_combout  = ( \dmem~28_q  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (!\dmem~0_q )) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ) ) ) ) # ( !\dmem~28_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( \dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~28_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a59~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~28_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a27~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~21 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~21 .lut_mask = 64'h0101F1F10D0DFDFD;
defparam \rd_val_MEM_w[27]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N48
cyclonev_lcell_comb \rd_val_MEM_w[27]~22 (
// Equation(s):
// \rd_val_MEM_w[27]~22_combout  = ( \rd_val_MEM_w[27]~21_combout  & ( \Equal23~6_combout  & ( (!\Equal23~7_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[84])) # (dmem_rtl_0_bypass[83]))) ) ) ) # ( !\rd_val_MEM_w[27]~21_combout  & ( \Equal23~6_combout 
//  & ( (!\Equal23~7_combout  & (dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~41_combout )))) ) ) ) # ( \rd_val_MEM_w[27]~21_combout  & ( !\Equal23~6_combout  & ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[84])) # (dmem_rtl_0_bypass[83]) ) ) ) # 
// ( !\rd_val_MEM_w[27]~21_combout  & ( !\Equal23~6_combout  & ( (dmem_rtl_0_bypass[83] & ((!dmem_rtl_0_bypass[84]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\Equal23~7_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!dmem_rtl_0_bypass[83]),
	.datad(!dmem_rtl_0_bypass[84]),
	.datae(!\rd_val_MEM_w[27]~21_combout ),
	.dataf(!\Equal23~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[27]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[27]~22 .extended_lut = "off";
defparam \rd_val_MEM_w[27]~22 .lut_mask = 64'h0F030FCF0A020A8A;
defparam \rd_val_MEM_w[27]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N43
dffeas \regval1_ID[26]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~64_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[26]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N25
dffeas \regs[4][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][25] .is_wysiwyg = "true";
defparam \regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N43
dffeas \regs[6][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][25] .is_wysiwyg = "true";
defparam \regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N20
dffeas \regs[5][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][25] .is_wysiwyg = "true";
defparam \regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N7
dffeas \regs[7][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][25] .is_wysiwyg = "true";
defparam \regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N6
cyclonev_lcell_comb \regval2_ID~56 (
// Equation(s):
// \regval2_ID~56_combout  = ( \regs[7][25]~q  & ( inst_FE[1] & ( (\regs[6][25]~q ) # (inst_FE[0]) ) ) ) # ( !\regs[7][25]~q  & ( inst_FE[1] & ( (!inst_FE[0] & \regs[6][25]~q ) ) ) ) # ( \regs[7][25]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & (\regs[4][25]~q )) # 
// (inst_FE[0] & ((\regs[5][25]~q ))) ) ) ) # ( !\regs[7][25]~q  & ( !inst_FE[1] & ( (!inst_FE[0] & (\regs[4][25]~q )) # (inst_FE[0] & ((\regs[5][25]~q ))) ) ) )

	.dataa(!\regs[4][25]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[6][25]~q ),
	.datad(!\regs[5][25]~q ),
	.datae(!\regs[7][25]~q ),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~56 .extended_lut = "off";
defparam \regval2_ID~56 .lut_mask = 64'h447744770C0C3F3F;
defparam \regval2_ID~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N48
cyclonev_lcell_comb \regs[12][25]~feeder (
// Equation(s):
// \regs[12][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][25]~feeder .extended_lut = "off";
defparam \regs[12][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N49
dffeas \regs[12][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][25] .is_wysiwyg = "true";
defparam \regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N32
dffeas \regs[15][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][25] .is_wysiwyg = "true";
defparam \regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N16
dffeas \regs[13][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][25] .is_wysiwyg = "true";
defparam \regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N31
dffeas \regs[14][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][25] .is_wysiwyg = "true";
defparam \regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N15
cyclonev_lcell_comb \regval2_ID~58 (
// Equation(s):
// \regval2_ID~58_combout  = ( \regs[13][25]~q  & ( \regs[14][25]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[12][25]~q ))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[15][25]~q )))) ) ) ) # ( !\regs[13][25]~q  & ( \regs[14][25]~q  & ( (!inst_FE[0] & 
// (((inst_FE[1])) # (\regs[12][25]~q ))) # (inst_FE[0] & (((\regs[15][25]~q  & inst_FE[1])))) ) ) ) # ( \regs[13][25]~q  & ( !\regs[14][25]~q  & ( (!inst_FE[0] & (\regs[12][25]~q  & ((!inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1]) # (\regs[15][25]~q )))) ) 
// ) ) # ( !\regs[13][25]~q  & ( !\regs[14][25]~q  & ( (!inst_FE[0] & (\regs[12][25]~q  & ((!inst_FE[1])))) # (inst_FE[0] & (((\regs[15][25]~q  & inst_FE[1])))) ) ) )

	.dataa(!\regs[12][25]~q ),
	.datab(!\regs[15][25]~q ),
	.datac(!inst_FE[0]),
	.datad(!inst_FE[1]),
	.datae(!\regs[13][25]~q ),
	.dataf(!\regs[14][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~58 .extended_lut = "off";
defparam \regval2_ID~58 .lut_mask = 64'h50035F0350F35FF3;
defparam \regval2_ID~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N53
dffeas \regs[0][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][25] .is_wysiwyg = "true";
defparam \regs[0][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N20
dffeas \regs[1][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][25] .is_wysiwyg = "true";
defparam \regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y11_N8
dffeas \regs[2][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][25] .is_wysiwyg = "true";
defparam \regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N18
cyclonev_lcell_comb \regval2_ID~55 (
// Equation(s):
// \regval2_ID~55_combout  = ( \regs[1][25]~q  & ( \regs[2][25]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][25]~q ))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][25]~q )))) ) ) ) # ( !\regs[1][25]~q  & ( \regs[2][25]~q  & ( (!inst_FE[1] & 
// (\regs[0][25]~q  & (!inst_FE[0]))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][25]~q )))) ) ) ) # ( \regs[1][25]~q  & ( !\regs[2][25]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][25]~q ))) # (inst_FE[1] & (((inst_FE[0] & \regs[3][25]~q )))) ) ) ) # ( 
// !\regs[1][25]~q  & ( !\regs[2][25]~q  & ( (!inst_FE[1] & (\regs[0][25]~q  & (!inst_FE[0]))) # (inst_FE[1] & (((inst_FE[0] & \regs[3][25]~q )))) ) ) )

	.dataa(!\regs[0][25]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[3][25]~q ),
	.datae(!\regs[1][25]~q ),
	.dataf(!\regs[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~55 .extended_lut = "off";
defparam \regval2_ID~55 .lut_mask = 64'h40434C4F70737C7F;
defparam \regval2_ID~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N0
cyclonev_lcell_comb \regs[9][25]~feeder (
// Equation(s):
// \regs[9][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][25]~feeder .extended_lut = "off";
defparam \regs[9][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N2
dffeas \regs[9][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][25] .is_wysiwyg = "true";
defparam \regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N30
cyclonev_lcell_comb \regs[8][25]~feeder (
// Equation(s):
// \regs[8][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][25]~feeder .extended_lut = "off";
defparam \regs[8][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N32
dffeas \regs[8][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][25] .is_wysiwyg = "true";
defparam \regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N43
dffeas \regs[11][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][25] .is_wysiwyg = "true";
defparam \regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N6
cyclonev_lcell_comb \regs[10][25]~feeder (
// Equation(s):
// \regs[10][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][25]~feeder .extended_lut = "off";
defparam \regs[10][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N8
dffeas \regs[10][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][25] .is_wysiwyg = "true";
defparam \regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N42
cyclonev_lcell_comb \regval2_ID~57 (
// Equation(s):
// \regval2_ID~57_combout  = ( \regs[11][25]~q  & ( \regs[10][25]~q  & ( ((!inst_FE[0] & ((\regs[8][25]~q ))) # (inst_FE[0] & (\regs[9][25]~q ))) # (inst_FE[1]) ) ) ) # ( !\regs[11][25]~q  & ( \regs[10][25]~q  & ( (!inst_FE[0] & (((inst_FE[1]) # 
// (\regs[8][25]~q )))) # (inst_FE[0] & (\regs[9][25]~q  & ((!inst_FE[1])))) ) ) ) # ( \regs[11][25]~q  & ( !\regs[10][25]~q  & ( (!inst_FE[0] & (((\regs[8][25]~q  & !inst_FE[1])))) # (inst_FE[0] & (((inst_FE[1])) # (\regs[9][25]~q ))) ) ) ) # ( 
// !\regs[11][25]~q  & ( !\regs[10][25]~q  & ( (!inst_FE[1] & ((!inst_FE[0] & ((\regs[8][25]~q ))) # (inst_FE[0] & (\regs[9][25]~q )))) ) ) )

	.dataa(!\regs[9][25]~q ),
	.datab(!inst_FE[0]),
	.datac(!\regs[8][25]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[11][25]~q ),
	.dataf(!\regs[10][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~57 .extended_lut = "off";
defparam \regval2_ID~57 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \regval2_ID~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N3
cyclonev_lcell_comb \regval2_ID~59 (
// Equation(s):
// \regval2_ID~59_combout  = ( \regval2_ID~55_combout  & ( \regval2_ID~57_combout  & ( (!inst_FE[2]) # ((!inst_FE[3] & (\regval2_ID~56_combout )) # (inst_FE[3] & ((\regval2_ID~58_combout )))) ) ) ) # ( !\regval2_ID~55_combout  & ( \regval2_ID~57_combout  & ( 
// (!inst_FE[2] & (((inst_FE[3])))) # (inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~56_combout )) # (inst_FE[3] & ((\regval2_ID~58_combout ))))) ) ) ) # ( \regval2_ID~55_combout  & ( !\regval2_ID~57_combout  & ( (!inst_FE[2] & (((!inst_FE[3])))) # (inst_FE[2] & 
// ((!inst_FE[3] & (\regval2_ID~56_combout )) # (inst_FE[3] & ((\regval2_ID~58_combout ))))) ) ) ) # ( !\regval2_ID~55_combout  & ( !\regval2_ID~57_combout  & ( (inst_FE[2] & ((!inst_FE[3] & (\regval2_ID~56_combout )) # (inst_FE[3] & ((\regval2_ID~58_combout 
// ))))) ) ) )

	.dataa(!\regval2_ID~56_combout ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regval2_ID~58_combout ),
	.datae(!\regval2_ID~55_combout ),
	.dataf(!\regval2_ID~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~59 .extended_lut = "off";
defparam \regval2_ID~59 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \regval2_ID~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N4
dffeas \regval2_ID[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~59_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[25] .is_wysiwyg = "true";
defparam \regval2_ID[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \regval2_EX[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[25] .is_wysiwyg = "true";
defparam \regval2_EX[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y15_N28
dffeas \dmem_rtl_0_bypass[79] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[79]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[79] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[79] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[80]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[80]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[80]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N58
dffeas \dmem_rtl_0_bypass[80] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[80]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[80]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[80] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[80] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a57 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a57 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N11
dffeas \dmem~26 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~26 .is_wysiwyg = "true";
defparam \dmem~26 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a25 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[25]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_first_bit_number = 25;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a25 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N9
cyclonev_lcell_comb \rd_val_MEM_w[25]~25 (
// Equation(s):
// \rd_val_MEM_w[25]~25_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout  & ( (!\dmem~0_q  & (((\dmem~26_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a57~portbdataout ),
	.datad(!\dmem~26_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~25 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~25 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[25]~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N33
cyclonev_lcell_comb \rd_val_MEM_w[25]~26 (
// Equation(s):
// \rd_val_MEM_w[25]~26_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[25]~25_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[80] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[79]))) ) ) ) # ( !\Equal23~7_combout  & ( \rd_val_MEM_w[25]~25_combout 
//  & ( ((dmem_rtl_0_bypass[80] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[79]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[25]~25_combout  & ( (dmem_rtl_0_bypass[79] & (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[80]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[25]~25_combout  & ( (dmem_rtl_0_bypass[79] & ((!dmem_rtl_0_bypass[80]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[79]),
	.datab(!dmem_rtl_0_bypass[80]),
	.datac(!\dmem~41_combout ),
	.datad(!\Equal23~6_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[25]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[25]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[25]~26 .extended_lut = "off";
defparam \rd_val_MEM_w[25]~26 .lut_mask = 64'h4545450075757500;
defparam \rd_val_MEM_w[25]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N30
cyclonev_lcell_comb \ShiftLeft0~12 (
// Equation(s):
// \ShiftLeft0~12_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( (regval1_ID[9]) 
// # (regval2_ID[1]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[6]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[7]~DUPLICATE_q  & ( 
// (!regval2_ID[1] & regval1_ID[9]) ) ) )

	.dataa(!regval1_ID[8]),
	.datab(!regval1_ID[6]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[9]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~12 .extended_lut = "off";
defparam \ShiftLeft0~12 .lut_mask = 64'h00F053530FFF5353;
defparam \ShiftLeft0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N0
cyclonev_lcell_comb \ShiftLeft0~0 (
// Equation(s):
// \ShiftLeft0~0_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[4]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[2]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[4]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[5]~DUPLICATE_q )) # 
// (regval2_ID[1] & ((regval1_ID[3]))) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[4]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[2]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[4]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// (\regval1_ID[5]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[3]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[5]~DUPLICATE_q ),
	.datac(!regval1_ID[2]),
	.datad(!regval1_ID[3]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~0 .extended_lut = "off";
defparam \ShiftLeft0~0 .lut_mask = 64'h227705052277AFAF;
defparam \ShiftLeft0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N36
cyclonev_lcell_comb \ShiftLeft0~1 (
// Equation(s):
// \ShiftLeft0~1_combout  = ( regval1_ID[1] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[0]))) ) ) # ( !regval1_ID[1] & ( (regval1_ID[0] & (\regval2_ID[0]~DUPLICATE_q  & !regval2_ID[1])) ) )

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~1 .extended_lut = "off";
defparam \ShiftLeft0~1 .lut_mask = 64'h05000500F500F500;
defparam \ShiftLeft0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N27
cyclonev_lcell_comb \ShiftLeft0~13 (
// Equation(s):
// \ShiftLeft0~13_combout  = ( \ShiftLeft0~1_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~12_combout )) # (regval2_ID[3]))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftLeft0~0_combout )))) ) ) # ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[3] & 
// ((!regval2_ID[2] & (\ShiftLeft0~12_combout )) # (regval2_ID[2] & ((\ShiftLeft0~0_combout ))))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~13 .extended_lut = "off";
defparam \ShiftLeft0~13 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \ShiftLeft0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N30
cyclonev_lcell_comb \ShiftRight0~7 (
// Equation(s):
// \ShiftRight0~7_combout  = ( regval1_ID[25] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[26]~DUPLICATE_q )) # (regval2_ID[1] & ((\regval1_ID[28]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[25] & ( \regval2_ID[0]~DUPLICATE_q  & ( 
// (!regval2_ID[1] & (\regval1_ID[26]~DUPLICATE_q )) # (regval2_ID[1] & ((\regval1_ID[28]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[25] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (\regval1_ID[27]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[25] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (regval2_ID[1] & \regval1_ID[27]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[27]~DUPLICATE_q ),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval1_ID[28]~DUPLICATE_q ),
	.datae(!regval1_ID[25]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~7 .extended_lut = "off";
defparam \ShiftRight0~7 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \ShiftRight0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N18
cyclonev_lcell_comb \ShiftRight0~8 (
// Equation(s):
// \ShiftRight0~8_combout  = ( regval1_ID[29] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[30])))) # (regval2_ID[1] & (regval1_ID[31])) ) ) # ( !regval1_ID[29] & ( (!regval2_ID[1] & (((regval1_ID[30] & \regval2_ID[0]~DUPLICATE_q )))) 
// # (regval2_ID[1] & (regval1_ID[31])) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval1_ID[30]),
	.datac(!regval2_ID[1]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~8 .extended_lut = "off";
defparam \ShiftRight0~8 .lut_mask = 64'h05350535F535F535;
defparam \ShiftRight0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N12
cyclonev_lcell_comb \ShiftRight0~29 (
// Equation(s):
// \ShiftRight0~29_combout  = ( regval1_ID[31] & ( ((!regval2_ID[2] & (\ShiftRight0~7_combout )) # (regval2_ID[2] & ((\ShiftRight0~8_combout )))) # (regval2_ID[3]) ) ) # ( !regval1_ID[31] & ( (!regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~7_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~8_combout ))))) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~7_combout ),
	.datad(!\ShiftRight0~8_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~29 .extended_lut = "off";
defparam \ShiftRight0~29 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \ShiftRight0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N36
cyclonev_lcell_comb \ShiftLeft0~37 (
// Equation(s):
// \ShiftLeft0~37_combout  = ( \regval1_ID[20]~DUPLICATE_q  & ( regval1_ID[18] & ( ((!regval2_ID[1] & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( 
// regval1_ID[18] & ( (!regval2_ID[1] & (((regval1_ID[21] & !\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[19]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] 
// & (((\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[21])))) # (regval2_ID[1] & (\regval1_ID[19]~DUPLICATE_q  & ((!\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] 
// & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[19]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!regval1_ID[21]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[20]~DUPLICATE_q ),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~37 .extended_lut = "off";
defparam \ShiftLeft0~37 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \ShiftLeft0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N38
dffeas \regval1_ID[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~119_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12] .is_wysiwyg = "true";
defparam \regval1_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N6
cyclonev_lcell_comb \ShiftLeft0~27 (
// Equation(s):
// \ShiftLeft0~27_combout  = ( regval1_ID[10] & ( regval1_ID[11] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[12])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[10] & ( regval1_ID[11] & ( (!regval2_ID[1] & 
// ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[12]))))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[12]))))) # (regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[10] & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[12]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[13]),
	.datac(!regval1_ID[12]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[10]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~27 .extended_lut = "off";
defparam \ShiftLeft0~27 .lut_mask = 64'h220A225F770A775F;
defparam \ShiftLeft0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N42
cyclonev_lcell_comb \ShiftLeft0~26 (
// Equation(s):
// \ShiftLeft0~26_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[17] & ( (!regval2_ID[1] & (\regval1_ID[16]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[14]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[17] & ( (!regval2_ID[1]) # 
// (regval1_ID[15]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[17] & ( (!regval2_ID[1] & (\regval1_ID[16]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[14]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[17] & ( (regval1_ID[15] & 
// regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[16]~DUPLICATE_q ),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[15]),
	.datad(!regval2_ID[1]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~26 .extended_lut = "off";
defparam \ShiftLeft0~26 .lut_mask = 64'h000F5533FF0F5533;
defparam \ShiftLeft0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N0
cyclonev_lcell_comb \ShiftLeft0~36 (
// Equation(s):
// \ShiftLeft0~36_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( regval1_ID[25] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((regval1_ID[24]))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( 
// regval1_ID[25] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[24])))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q  & ((\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !regval1_ID[25] & ( (!regval2_ID[1] 
// & (((regval1_ID[24] & \regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[22]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !regval1_ID[25] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// ((regval1_ID[24]))) # (regval2_ID[1] & (\regval1_ID[22]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!regval1_ID[24]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~36 .extended_lut = "off";
defparam \ShiftLeft0~36 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \ShiftLeft0~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[25]~103 (
// Equation(s):
// \aluout_EX_r[25]~103_combout  = ( \ShiftLeft0~36_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftLeft0~26_combout ))) # (regval2_ID[2] & (\ShiftLeft0~27_combout )) ) ) ) # ( !\ShiftLeft0~36_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// ((\ShiftLeft0~26_combout ))) # (regval2_ID[2] & (\ShiftLeft0~27_combout )) ) ) ) # ( \ShiftLeft0~36_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftLeft0~37_combout ) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !regval2_ID[3] & ( 
// (\ShiftLeft0~37_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!\ShiftLeft0~27_combout ),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~103 .extended_lut = "off";
defparam \aluout_EX_r[25]~103 .lut_mask = 64'h0055FF550F330F33;
defparam \aluout_EX_r[25]~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[25]~104 (
// Equation(s):
// \aluout_EX_r[25]~104_combout  = ( \aluout_EX_r[25]~103_combout  & ( \aluout_EX[27]~4_combout  & ( (op2_ID[0]) # (\ShiftRight0~29_combout ) ) ) ) # ( !\aluout_EX_r[25]~103_combout  & ( \aluout_EX[27]~4_combout  & ( (\ShiftRight0~29_combout  & !op2_ID[0]) ) 
// ) ) # ( \aluout_EX_r[25]~103_combout  & ( !\aluout_EX[27]~4_combout  & ( (!op2_ID[0] & ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~13_combout )) ) ) ) # ( !\aluout_EX_r[25]~103_combout  & ( !\aluout_EX[27]~4_combout  & ( (!op2_ID[0] & 
// ((regval1_ID[31]))) # (op2_ID[0] & (\ShiftLeft0~13_combout )) ) ) )

	.dataa(!\ShiftLeft0~13_combout ),
	.datab(!\ShiftRight0~29_combout ),
	.datac(!op2_ID[0]),
	.datad(!regval1_ID[31]),
	.datae(!\aluout_EX_r[25]~103_combout ),
	.dataf(!\aluout_EX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~104 .extended_lut = "off";
defparam \aluout_EX_r[25]~104 .lut_mask = 64'h05F505F530303F3F;
defparam \aluout_EX_r[25]~104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N48
cyclonev_lcell_comb \Equal14~3 (
// Equation(s):
// \Equal14~3_combout  = !regval2_ID[25] $ (!regval1_ID[25])

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~3 .extended_lut = "off";
defparam \Equal14~3 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \Equal14~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( regval1_ID[25] ) + ( regval2_ID[25] ) + ( \Add1~58  ))
// \Add1~70  = CARRY(( regval1_ID[25] ) + ( regval2_ID[25] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(!regval1_ID[25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[25]~230 (
// Equation(s):
// \aluout_EX_r[25]~230_combout  = ( \aluout_EX[27]~3_combout  & ( \Add1~69_sumout  & ( !\Equal14~3_combout  ) ) ) # ( !\aluout_EX[27]~3_combout  & ( \Add1~69_sumout  & ( (!op2_ID[2]) # ((regval1_ID[25] & regval2_ID[25])) ) ) ) # ( \aluout_EX[27]~3_combout  
// & ( !\Add1~69_sumout  & ( !\Equal14~3_combout  ) ) ) # ( !\aluout_EX[27]~3_combout  & ( !\Add1~69_sumout  & ( (regval1_ID[25] & (regval2_ID[25] & op2_ID[2])) ) ) )

	.dataa(!regval1_ID[25]),
	.datab(!regval2_ID[25]),
	.datac(!\Equal14~3_combout ),
	.datad(!op2_ID[2]),
	.datae(!\aluout_EX[27]~3_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~230 .extended_lut = "off";
defparam \aluout_EX_r[25]~230 .lut_mask = 64'h0011F0F0FF11F0F0;
defparam \aluout_EX_r[25]~230 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N54
cyclonev_lcell_comb \aluout_EX_r[25]~231 (
// Equation(s):
// \aluout_EX_r[25]~231_combout  = ( \aluout_EX[27]~3_combout  & ( !\aluout_EX_r[25]~230_combout  ) ) # ( !\aluout_EX[27]~3_combout  & ( \aluout_EX_r[25]~104_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[25]~104_combout ),
	.datad(!\aluout_EX_r[25]~230_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~231 .extended_lut = "off";
defparam \aluout_EX_r[25]~231 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \aluout_EX_r[25]~231 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N39
cyclonev_lcell_comb \aluout_EX_r[25]~105 (
// Equation(s):
// \aluout_EX_r[25]~105_combout  = ( op1_ID[0] & ( op1_ID[1] & ( PC_ID[25] ) ) ) # ( !op1_ID[0] & ( op1_ID[1] & ( (!\Equal19~0_combout  & (((PC_ID[25])))) # (\Equal19~0_combout  & (!\immval_ID[15]~DUPLICATE_q  $ ((!regval1_ID[25])))) ) ) ) # ( op1_ID[0] & ( 
// !op1_ID[1] & ( (!\Equal19~0_combout  & (((PC_ID[25])))) # (\Equal19~0_combout  & (((regval1_ID[25])) # (\immval_ID[15]~DUPLICATE_q ))) ) ) ) # ( !op1_ID[0] & ( !op1_ID[1] & ( (!\Equal19~0_combout  & (((PC_ID[25])))) # (\Equal19~0_combout  & 
// (\immval_ID[15]~DUPLICATE_q  & (regval1_ID[25]))) ) ) )

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!regval1_ID[25]),
	.datac(!PC_ID[25]),
	.datad(!\Equal19~0_combout ),
	.datae(!op1_ID[0]),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~105 .extended_lut = "off";
defparam \aluout_EX_r[25]~105 .lut_mask = 64'h0F110F770F660F0F;
defparam \aluout_EX_r[25]~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N15
cyclonev_lcell_comb \Add3~69 (
// Equation(s):
// \Add3~69_sumout  = SUM(( regval1_ID[25] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~58  ))
// \Add3~70  = CARRY(( regval1_ID[25] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~58  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~69_sumout ),
	.cout(\Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \Add3~69 .extended_lut = "off";
defparam \Add3~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[25]~232 (
// Equation(s):
// \aluout_EX_r[25]~232_combout  = ( \Add3~69_sumout  & ( (\aluout_EX_r[25]~105_combout ) # (\always4~0_combout ) ) ) # ( !\Add3~69_sumout  & ( (!\always4~0_combout  & \aluout_EX_r[25]~105_combout ) ) )

	.dataa(gnd),
	.datab(!\always4~0_combout ),
	.datac(!\aluout_EX_r[25]~105_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~232 .extended_lut = "off";
defparam \aluout_EX_r[25]~232 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluout_EX_r[25]~232 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N15
cyclonev_lcell_comb \Add2~69 (
// Equation(s):
// \Add2~69_sumout  = SUM(( !regval1_ID[25] $ (regval2_ID[25]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~70  = CARRY(( !regval1_ID[25] $ (regval2_ID[25]) ) + ( \Add2~59  ) + ( \Add2~58  ))
// \Add2~71  = SHARE((regval1_ID[25] & !regval2_ID[25]))

	.dataa(!regval1_ID[25]),
	.datab(gnd),
	.datac(!regval2_ID[25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~58 ),
	.sharein(\Add2~59 ),
	.combout(),
	.sumout(\Add2~69_sumout ),
	.cout(\Add2~70 ),
	.shareout(\Add2~71 ));
// synopsys translate_off
defparam \Add2~69 .extended_lut = "off";
defparam \Add2~69 .lut_mask = 64'h000050500000A5A5;
defparam \Add2~69 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[25]~285 (
// Equation(s):
// \aluout_EX_r[25]~285_combout  = ( !\op2_ID[0]~DUPLICATE_q  & ( (!\op2_ID[3]~DUPLICATE_q  & (((\aluout_EX_r[25]~230_combout )))) # (\op2_ID[3]~DUPLICATE_q  & (((!op2_ID[2] & ((\Add2~69_sumout ))) # (op2_ID[2] & (!\aluout_EX_r[25]~230_combout ))))) ) ) # ( 
// \op2_ID[0]~DUPLICATE_q  & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[25] & (!regval1_ID[25])))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!regval2_ID[25]),
	.datac(!regval1_ID[25]),
	.datad(!op2_ID[2]),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(!\Add2~69_sumout ),
	.datag(!\aluout_EX_r[25]~230_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~285_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~285 .extended_lut = "on";
defparam \aluout_EX_r[25]~285 .lut_mask = 64'h0A5A6A6A5F5A6A6A;
defparam \aluout_EX_r[25]~285 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N42
cyclonev_lcell_comb \aluout_EX_r[25]~106 (
// Equation(s):
// \aluout_EX_r[25]~106_combout  = ( \aluout_EX_r[25]~285_combout  & ( \Equal15~1_combout  & ( (!\aluout_EX[27]~2_combout  & ((\aluout_EX_r[25]~231_combout ))) # (\aluout_EX[27]~2_combout  & ((!\aluout_EX[27]~3_combout ) # (!\aluout_EX_r[25]~231_combout ))) 
// ) ) ) # ( !\aluout_EX_r[25]~285_combout  & ( \Equal15~1_combout  & ( (!\aluout_EX[27]~2_combout  & ((\aluout_EX_r[25]~231_combout ))) # (\aluout_EX[27]~2_combout  & (\aluout_EX[27]~3_combout  & !\aluout_EX_r[25]~231_combout )) ) ) ) # ( 
// \aluout_EX_r[25]~285_combout  & ( !\Equal15~1_combout  & ( \aluout_EX_r[25]~232_combout  ) ) ) # ( !\aluout_EX_r[25]~285_combout  & ( !\Equal15~1_combout  & ( \aluout_EX_r[25]~232_combout  ) ) )

	.dataa(!\aluout_EX[27]~2_combout ),
	.datab(!\aluout_EX[27]~3_combout ),
	.datac(!\aluout_EX_r[25]~231_combout ),
	.datad(!\aluout_EX_r[25]~232_combout ),
	.datae(!\aluout_EX_r[25]~285_combout ),
	.dataf(!\Equal15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[25]~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[25]~106 .extended_lut = "off";
defparam \aluout_EX_r[25]~106 .lut_mask = 64'h00FF00FF1A1A5E5E;
defparam \aluout_EX_r[25]~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N48
cyclonev_lcell_comb \aluout_EX[27]~5 (
// Equation(s):
// \aluout_EX[27]~5_combout  = ( op2_ID[2] & ( (!op2_ID[4] & op2_ID[5]) ) ) # ( !op2_ID[2] & ( (op2_ID[5] & ((!\op2_ID[3]~DUPLICATE_q ) # (!op2_ID[4]))) ) )

	.dataa(gnd),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[4]),
	.datad(!op2_ID[5]),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~5 .extended_lut = "off";
defparam \aluout_EX[27]~5 .lut_mask = 64'h00FC00FC00F000F0;
defparam \aluout_EX[27]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N6
cyclonev_lcell_comb \aluout_EX[27]~6 (
// Equation(s):
// \aluout_EX[27]~6_combout  = ( op2_ID[0] & ( \aluout_EX[27]~5_combout  & ( (!op2_ID[1] & (((!\ShiftRight0~5_combout  & op2_ID[4])) # (op2_ID[2]))) ) ) ) # ( !op2_ID[0] & ( \aluout_EX[27]~5_combout  & ( (!op2_ID[1]) # (op2_ID[2]) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!op2_ID[4]),
	.datad(!op2_ID[1]),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX[27]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~6 .extended_lut = "off";
defparam \aluout_EX[27]~6 .lut_mask = 64'h00000000FF555D00;
defparam \aluout_EX[27]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N6
cyclonev_lcell_comb \aluout_EX[27]~7 (
// Equation(s):
// \aluout_EX[27]~7_combout  = ( \aluout_EX[27]~1_combout  & ( (!\Equal19~0_combout ) # ((op1_ID[1] & op1_ID[0])) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(gnd),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[0]),
	.datae(gnd),
	.dataf(!\aluout_EX[27]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~7 .extended_lut = "off";
defparam \aluout_EX[27]~7 .lut_mask = 64'h00000000AAAFAAAF;
defparam \aluout_EX[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N15
cyclonev_lcell_comb \aluout_EX[27]~8 (
// Equation(s):
// \aluout_EX[27]~8_combout  = ( \Equal22~0_combout  & ( (\Equal15~1_combout  & !\aluout_EX[27]~6_combout ) ) ) # ( !\Equal22~0_combout  & ( ((\Equal15~1_combout  & !\aluout_EX[27]~6_combout )) # (\aluout_EX[27]~7_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal15~1_combout ),
	.datac(!\aluout_EX[27]~6_combout ),
	.datad(!\aluout_EX[27]~7_combout ),
	.datae(gnd),
	.dataf(!\Equal22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~8 .extended_lut = "off";
defparam \aluout_EX[27]~8 .lut_mask = 64'h30FF30FF30303030;
defparam \aluout_EX[27]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N43
dffeas \aluout_EX[25]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~106_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N34
dffeas \regval_MEM[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[25]~26_combout ),
	.asdata(\aluout_EX[25]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[25] .is_wysiwyg = "true";
defparam \regval_MEM[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N45
cyclonev_lcell_comb \regs[3][25]~feeder (
// Equation(s):
// \regs[3][25]~feeder_combout  = ( regval_MEM[25] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][25]~feeder .extended_lut = "off";
defparam \regs[3][25]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y12_N47
dffeas \regs[3][25] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][25] .is_wysiwyg = "true";
defparam \regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N30
cyclonev_lcell_comb \regval1_ID~58 (
// Equation(s):
// \regval1_ID~58_combout  = ( \regs[15][25]~q  & ( \regs[7][25]~q  & ( ((!inst_FE[7] & (\regs[3][25]~q )) # (inst_FE[7] & ((\regs[11][25]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[15][25]~q  & ( \regs[7][25]~q  & ( (!inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q )) # (\regs[3][25]~q ))) # (inst_FE[7] & (((\regs[11][25]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[15][25]~q  & ( !\regs[7][25]~q  & ( (!inst_FE[7] & (\regs[3][25]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q ) # (\regs[11][25]~q )))) ) ) ) # ( !\regs[15][25]~q  & ( !\regs[7][25]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[3][25]~q )) # (inst_FE[7] & ((\regs[11][25]~q ))))) ) ) )

	.dataa(!\regs[3][25]~q ),
	.datab(!\regs[11][25]~q ),
	.datac(!inst_FE[7]),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[15][25]~q ),
	.dataf(!\regs[7][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~58 .extended_lut = "off";
defparam \regval1_ID~58 .lut_mask = 64'h5300530F53F053FF;
defparam \regval1_ID~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N24
cyclonev_lcell_comb \regval1_ID~55 (
// Equation(s):
// \regval1_ID~55_combout  = ( \regs[4][25]~q  & ( \regs[0][25]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[8][25]~q ))) # (inst_FE[6] & (\regs[12][25]~q ))) ) ) ) # ( !\regs[4][25]~q  & ( \regs[0][25]~q  & ( (!inst_FE[6] & (((!inst_FE[7]) # 
// (\regs[8][25]~q )))) # (inst_FE[6] & (\regs[12][25]~q  & (inst_FE[7]))) ) ) ) # ( \regs[4][25]~q  & ( !\regs[0][25]~q  & ( (!inst_FE[6] & (((inst_FE[7] & \regs[8][25]~q )))) # (inst_FE[6] & (((!inst_FE[7])) # (\regs[12][25]~q ))) ) ) ) # ( !\regs[4][25]~q 
//  & ( !\regs[0][25]~q  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][25]~q ))) # (inst_FE[6] & (\regs[12][25]~q )))) ) ) )

	.dataa(!\regs[12][25]~q ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\regs[8][25]~q ),
	.datae(!\regs[4][25]~q ),
	.dataf(!\regs[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~55 .extended_lut = "off";
defparam \regval1_ID~55 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval1_ID~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N30
cyclonev_lcell_comb \regval1_ID~57 (
// Equation(s):
// \regval1_ID~57_combout  = ( \regs[14][25]~q  & ( \regs[6][25]~q  & ( ((!inst_FE[7] & (\regs[2][25]~q )) # (inst_FE[7] & ((\regs[10][25]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][25]~q  & ( \regs[6][25]~q  & ( (!inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q )) # (\regs[2][25]~q ))) # (inst_FE[7] & (((\regs[10][25]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][25]~q  & ( !\regs[6][25]~q  & ( (!inst_FE[7] & (\regs[2][25]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q ) # (\regs[10][25]~q )))) ) ) ) # ( !\regs[14][25]~q  & ( !\regs[6][25]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[2][25]~q )) # (inst_FE[7] & ((\regs[10][25]~q ))))) ) ) )

	.dataa(!\regs[2][25]~q ),
	.datab(!\regs[10][25]~q ),
	.datac(!inst_FE[7]),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][25]~q ),
	.dataf(!\regs[6][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~57 .extended_lut = "off";
defparam \regval1_ID~57 .lut_mask = 64'h5300530F53F053FF;
defparam \regval1_ID~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N18
cyclonev_lcell_comb \regval1_ID~56 (
// Equation(s):
// \regval1_ID~56_combout  = ( \regs[5][25]~q  & ( \regs[9][25]~q  & ( (!inst_FE[7] & (((\regs[1][25]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[13][25]~q ))) ) ) ) # ( !\regs[5][25]~q  & ( \regs[9][25]~q  & ( 
// (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[1][25]~q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[13][25]~q ))) ) ) ) # ( \regs[5][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[7] & (((\regs[1][25]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & (\regs[13][25]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][25]~q  & ( !\regs[9][25]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[1][25]~q )))) # (inst_FE[7] & (\regs[13][25]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[13][25]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[1][25]~q ),
	.datae(!\regs[5][25]~q ),
	.dataf(!\regs[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~56 .extended_lut = "off";
defparam \regval1_ID~56 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N36
cyclonev_lcell_comb \regval1_ID~59 (
// Equation(s):
// \regval1_ID~59_combout  = ( \regval1_ID~57_combout  & ( \regval1_ID~56_combout  & ( (!inst_FE[4] & (((\regval1_ID~55_combout )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regval1_ID~58_combout )))) ) ) ) # ( 
// !\regval1_ID~57_combout  & ( \regval1_ID~56_combout  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~55_combout )))) # (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regval1_ID~58_combout )))) ) ) ) # ( \regval1_ID~57_combout  & ( 
// !\regval1_ID~56_combout  & ( (!inst_FE[4] & (((\regval1_ID~55_combout )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~58_combout ))) ) ) ) # ( !\regval1_ID~57_combout  & ( !\regval1_ID~56_combout  & ( 
// (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~55_combout )))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~58_combout ))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~58_combout ),
	.datad(!\regval1_ID~55_combout ),
	.datae(!\regval1_ID~57_combout ),
	.dataf(!\regval1_ID~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~59 .extended_lut = "off";
defparam \regval1_ID~59 .lut_mask = 64'h018923AB45CD67EF;
defparam \regval1_ID~59 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N37
dffeas \regval1_ID[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~59_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[25] .is_wysiwyg = "true";
defparam \regval1_ID[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N18
cyclonev_lcell_comb \Add3~85 (
// Equation(s):
// \Add3~85_sumout  = SUM(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[26]~DUPLICATE_q  ) + ( \Add3~70  ))
// \Add3~86  = CARRY(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[26]~DUPLICATE_q  ) + ( \Add3~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~85_sumout ),
	.cout(\Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \Add3~85 .extended_lut = "off";
defparam \Add3~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N21
cyclonev_lcell_comb \Add3~81 (
// Equation(s):
// \Add3~81_sumout  = SUM(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[27]~DUPLICATE_q  ) + ( \Add3~86  ))
// \Add3~82  = CARRY(( \immval_ID[15]~DUPLICATE_q  ) + ( \regval1_ID[27]~DUPLICATE_q  ) + ( \Add3~86  ))

	.dataa(!\regval1_ID[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\immval_ID[15]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~81_sumout ),
	.cout(\Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \Add3~81 .extended_lut = "off";
defparam \Add3~81 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[27]~119 (
// Equation(s):
// \aluout_EX_r[27]~119_combout  = ( PC_ID[27] & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[27] & ( \regval1_ID[27]~DUPLICATE_q  & ( (\Equal19~0_combout  & 
// (!op1_ID[1] $ (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[27] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[1] & op1_ID[0])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[0]) # 
// (op1_ID[1])))) ) ) ) # ( !PC_ID[27] & ( !\regval1_ID[27]~DUPLICATE_q  & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[1] $ (!op1_ID[0])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[0]),
	.datae(!PC_ID[27]),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~119 .extended_lut = "off";
defparam \aluout_EX_r[27]~119 .lut_mask = 64'h0110ABBF1450BEFF;
defparam \aluout_EX_r[27]~119 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N21
cyclonev_lcell_comb \aluout_EX_r[27]~217 (
// Equation(s):
// \aluout_EX_r[27]~217_combout  = (!\always4~0_combout  & ((\aluout_EX_r[27]~119_combout ))) # (\always4~0_combout  & (\Add3~81_sumout ))

	.dataa(gnd),
	.datab(!\always4~0_combout ),
	.datac(!\Add3~81_sumout ),
	.datad(!\aluout_EX_r[27]~119_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~217 .extended_lut = "off";
defparam \aluout_EX_r[27]~217 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \aluout_EX_r[27]~217 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N1
dffeas \regval2_ID[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~49_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[27] .is_wysiwyg = "true";
defparam \regval2_ID[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( \regval1_ID[26]~DUPLICATE_q  ) + ( regval2_ID[26] ) + ( \Add1~70  ))
// \Add1~86  = CARRY(( \regval1_ID[26]~DUPLICATE_q  ) + ( regval2_ID[26] ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[26]),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF0000000F0F;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N21
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \regval1_ID[27]~DUPLICATE_q  ) + ( regval2_ID[27] ) + ( \Add1~86  ))
// \Add1~82  = CARRY(( \regval1_ID[27]~DUPLICATE_q  ) + ( regval2_ID[27] ) + ( \Add1~86  ))

	.dataa(!\regval1_ID[27]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[27]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h0000FF0000005555;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N12
cyclonev_lcell_comb \aluout_EX_r[27]~215 (
// Equation(s):
// \aluout_EX_r[27]~215_combout  = ( op2_ID[2] & ( (!regval2_ID[27] & (\aluout_EX[27]~3_combout  & !\regval1_ID[27]~DUPLICATE_q )) # (regval2_ID[27] & ((\regval1_ID[27]~DUPLICATE_q ))) ) ) # ( !op2_ID[2] & ( (!\aluout_EX[27]~3_combout  & (((\Add1~81_sumout 
// )))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[27] $ ((\regval1_ID[27]~DUPLICATE_q )))) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(!regval2_ID[27]),
	.datac(!\regval1_ID[27]~DUPLICATE_q ),
	.datad(!\Add1~81_sumout ),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~215 .extended_lut = "off";
defparam \aluout_EX_r[27]~215 .lut_mask = 64'h41EB41EB43434343;
defparam \aluout_EX_r[27]~215 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N48
cyclonev_lcell_comb \ShiftLeft0~4 (
// Equation(s):
// \ShiftLeft0~4_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[1] & ( (!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & (regval1_ID[0])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[1] & ( (regval1_ID[3]) # (regval2_ID[1]) ) ) ) # ( 
// \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[1] & ( (!regval2_ID[1] & ((regval1_ID[2]))) # (regval2_ID[1] & (regval1_ID[0])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[1] & ( (!regval2_ID[1] & regval1_ID[3]) ) ) )

	.dataa(!regval1_ID[0]),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[2]),
	.datad(!regval1_ID[3]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~4 .extended_lut = "off";
defparam \ShiftLeft0~4 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \ShiftLeft0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N12
cyclonev_lcell_comb \ShiftLeft0~3 (
// Equation(s):
// \ShiftLeft0~3_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( 
// (!regval2_ID[1]) # (\regval1_ID[5]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[6]))) # (regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[7]~DUPLICATE_q  & ( (\regval1_ID[5]~DUPLICATE_q  & regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!\regval1_ID[5]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[6]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~3 .extended_lut = "off";
defparam \ShiftLeft0~3 .lut_mask = 64'h030305F5F3F305F5;
defparam \ShiftLeft0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N36
cyclonev_lcell_comb \ShiftLeft0~6 (
// Equation(s):
// \ShiftLeft0~6_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( regval1_ID[10] & ( (!regval2_ID[1] & (((\regval1_ID[11]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[8]))) ) ) ) # ( 
// !\regval1_ID[9]~DUPLICATE_q  & ( regval1_ID[10] & ( (!regval2_ID[1] & (((\regval1_ID[11]~DUPLICATE_q ) # (\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[8] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( 
// !regval1_ID[10] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[11]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[8]))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( !regval1_ID[10] & ( 
// (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[11]~DUPLICATE_q )))) # (regval2_ID[1] & (regval1_ID[8] & (\regval2_ID[0]~DUPLICATE_q ))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[11]~DUPLICATE_q ),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~6 .extended_lut = "off";
defparam \ShiftLeft0~6 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \ShiftLeft0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N3
cyclonev_lcell_comb \ShiftLeft0~7 (
// Equation(s):
// \ShiftLeft0~7_combout  = ( \ShiftLeft0~6_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftLeft0~4_combout )))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftLeft0~3_combout )))) ) ) # ( !\ShiftLeft0~6_combout  & ( (!regval2_ID[2] & (regval2_ID[3] 
// & (\ShiftLeft0~4_combout ))) # (regval2_ID[2] & (!regval2_ID[3] & ((\ShiftLeft0~3_combout )))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!\ShiftLeft0~3_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~7 .extended_lut = "off";
defparam \ShiftLeft0~7 .lut_mask = 64'h024602468ACE8ACE;
defparam \ShiftLeft0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N50
dffeas \regval1_ID[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~74_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28] .is_wysiwyg = "true";
defparam \regval1_ID[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N24
cyclonev_lcell_comb \ShiftRight0~15 (
// Equation(s):
// \ShiftRight0~15_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[28])) # (regval2_ID[1] & ((regval1_ID[30]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( 
// (!regval2_ID[1]) # (\regval1_ID[29]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[28])) # (regval2_ID[1] & ((regval1_ID[30]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[27]~DUPLICATE_q  & ( (\regval1_ID[29]~DUPLICATE_q  & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[30]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~15 .extended_lut = "off";
defparam \ShiftRight0~15 .lut_mask = 64'h0303505FF3F3505F;
defparam \ShiftRight0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N0
cyclonev_lcell_comb \ShiftRight0~21 (
// Equation(s):
// \ShiftRight0~21_combout  = ( regval1_ID[31] & ( ((\ShiftRight0~15_combout ) # (regval2_ID[3])) # (regval2_ID[2]) ) ) # ( !regval1_ID[31] & ( (!regval2_ID[2] & (!regval2_ID[3] & \ShiftRight0~15_combout )) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(gnd),
	.datad(!\ShiftRight0~15_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~21 .extended_lut = "off";
defparam \ShiftRight0~21 .lut_mask = 64'h0088008877FF77FF;
defparam \ShiftRight0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N54
cyclonev_lcell_comb \ShiftLeft0~34 (
// Equation(s):
// \ShiftLeft0~34_combout  = ( \regval1_ID[20]~DUPLICATE_q  & ( regval1_ID[21] & ( ((!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[22]~DUPLICATE_q ))) # (regval2_ID[1]) ) ) ) # ( 
// !\regval1_ID[20]~DUPLICATE_q  & ( regval1_ID[21] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[22]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q 
// )))) ) ) ) # ( \regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[21] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[22]~DUPLICATE_q )))) # (regval2_ID[1] & 
// (((\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[21] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[22]~DUPLICATE_q )))) ) ) 
// )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[20]~DUPLICATE_q ),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~34 .extended_lut = "off";
defparam \ShiftLeft0~34 .lut_mask = 64'h0A220A775F225F77;
defparam \ShiftLeft0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N6
cyclonev_lcell_comb \ShiftLeft0~23 (
// Equation(s):
// \ShiftLeft0~23_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[13]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[14]))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[13]~DUPLICATE_q  & 
// ( (regval2_ID[1]) # (regval1_ID[15]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[13]~DUPLICATE_q  & ( (!regval2_ID[1] & ((regval1_ID[14]))) # (regval2_ID[1] & (\regval1_ID[12]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[13]~DUPLICATE_q  & ( (regval1_ID[15] & !regval2_ID[1]) ) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(!regval1_ID[14]),
	.datac(!regval1_ID[15]),
	.datad(!regval2_ID[1]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~23 .extended_lut = "off";
defparam \ShiftLeft0~23 .lut_mask = 64'h0F0033550FFF3355;
defparam \ShiftLeft0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N0
cyclonev_lcell_comb \ShiftLeft0~22 (
// Equation(s):
// \ShiftLeft0~22_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[19]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[18])) # (regval2_ID[1] & ((\regval1_ID[16]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[19]~DUPLICATE_q  & 
// ( (!regval2_ID[1]) # (regval1_ID[17]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[19]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[18])) # (regval2_ID[1] & ((\regval1_ID[16]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[19]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[17]) ) ) )

	.dataa(!regval1_ID[18]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[16]~DUPLICATE_q ),
	.datad(!regval1_ID[17]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~22 .extended_lut = "off";
defparam \ShiftLeft0~22 .lut_mask = 64'h00334747CCFF4747;
defparam \ShiftLeft0~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N48
cyclonev_lcell_comb \ShiftLeft0~38 (
// Equation(s):
// \ShiftLeft0~38_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[26]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[24]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & 
// ( (!regval2_ID[1]) # (regval1_ID[25]) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[26]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[24]))) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[27]~DUPLICATE_q  & ( (regval2_ID[1] & regval1_ID[25]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[25]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!regval1_ID[24]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~38 .extended_lut = "off";
defparam \ShiftLeft0~38 .lut_mask = 64'h11110A5FBBBB0A5F;
defparam \ShiftLeft0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[27]~117 (
// Equation(s):
// \aluout_EX_r[27]~117_combout  = ( regval2_ID[2] & ( regval2_ID[3] & ( \ShiftLeft0~23_combout  ) ) ) # ( !regval2_ID[2] & ( regval2_ID[3] & ( \ShiftLeft0~22_combout  ) ) ) # ( regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftLeft0~34_combout  ) ) ) # ( 
// !regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftLeft0~38_combout  ) ) )

	.dataa(!\ShiftLeft0~34_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\ShiftLeft0~22_combout ),
	.datad(!\ShiftLeft0~38_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~117 .extended_lut = "off";
defparam \aluout_EX_r[27]~117 .lut_mask = 64'h00FF55550F0F3333;
defparam \aluout_EX_r[27]~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[27]~118 (
// Equation(s):
// \aluout_EX_r[27]~118_combout  = ( \aluout_EX[27]~4_combout  & ( \aluout_EX_r[27]~117_combout  & ( (\ShiftRight0~21_combout ) # (\op2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( \aluout_EX_r[27]~117_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (\ShiftLeft0~7_combout )) ) ) ) # ( \aluout_EX[27]~4_combout  & ( !\aluout_EX_r[27]~117_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & \ShiftRight0~21_combout ) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( 
// !\aluout_EX_r[27]~117_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (\ShiftLeft0~7_combout )) ) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~21_combout ),
	.datad(!regval1_ID[31]),
	.datae(!\aluout_EX[27]~4_combout ),
	.dataf(!\aluout_EX_r[27]~117_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~118 .extended_lut = "off";
defparam \aluout_EX_r[27]~118 .lut_mask = 64'h11DD0C0C11DD3F3F;
defparam \aluout_EX_r[27]~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N27
cyclonev_lcell_comb \aluout_EX_r[27]~216 (
// Equation(s):
// \aluout_EX_r[27]~216_combout  = ( \aluout_EX_r[27]~118_combout  & ( (!\aluout_EX[27]~3_combout ) # (!\aluout_EX_r[27]~215_combout ) ) ) # ( !\aluout_EX_r[27]~118_combout  & ( (\aluout_EX[27]~3_combout  & !\aluout_EX_r[27]~215_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(!\aluout_EX_r[27]~215_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[27]~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~216 .extended_lut = "off";
defparam \aluout_EX_r[27]~216 .lut_mask = 64'h0F000F00FFF0FFF0;
defparam \aluout_EX_r[27]~216 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N18
cyclonev_lcell_comb \Add2~85 (
// Equation(s):
// \Add2~85_sumout  = SUM(( !\regval2_ID[26]~DUPLICATE_q  $ (\regval1_ID[26]~DUPLICATE_q ) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~86  = CARRY(( !\regval2_ID[26]~DUPLICATE_q  $ (\regval1_ID[26]~DUPLICATE_q ) ) + ( \Add2~71  ) + ( \Add2~70  ))
// \Add2~87  = SHARE((!\regval2_ID[26]~DUPLICATE_q  & \regval1_ID[26]~DUPLICATE_q ))

	.dataa(!\regval2_ID[26]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~70 ),
	.sharein(\Add2~71 ),
	.combout(),
	.sumout(\Add2~85_sumout ),
	.cout(\Add2~86 ),
	.shareout(\Add2~87 ));
// synopsys translate_off
defparam \Add2~85 .extended_lut = "off";
defparam \Add2~85 .lut_mask = 64'h00000A0A0000A5A5;
defparam \Add2~85 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N21
cyclonev_lcell_comb \Add2~81 (
// Equation(s):
// \Add2~81_sumout  = SUM(( !regval2_ID[27] $ (\regval1_ID[27]~DUPLICATE_q ) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~82  = CARRY(( !regval2_ID[27] $ (\regval1_ID[27]~DUPLICATE_q ) ) + ( \Add2~87  ) + ( \Add2~86  ))
// \Add2~83  = SHARE((!regval2_ID[27] & \regval1_ID[27]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!regval2_ID[27]),
	.datac(!\regval1_ID[27]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~86 ),
	.sharein(\Add2~87 ),
	.combout(),
	.sumout(\Add2~81_sumout ),
	.cout(\Add2~82 ),
	.shareout(\Add2~83 ));
// synopsys translate_off
defparam \Add2~81 .extended_lut = "off";
defparam \Add2~81 .lut_mask = 64'h00000C0C0000C3C3;
defparam \Add2~81 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N36
cyclonev_lcell_comb \aluout_EX_r[27]~273 (
// Equation(s):
// \aluout_EX_r[27]~273_combout  = ( !op2_ID[0] & ( ((!\op2_ID[3]~DUPLICATE_q  & (\aluout_EX_r[27]~215_combout )) # (\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[2] & ((\Add2~81_sumout ))) # (op2_ID[2] & (!\aluout_EX_r[27]~215_combout ))))) ) ) # ( op2_ID[0] & ( 
// !\op2_ID[3]~DUPLICATE_q  $ (((!regval2_ID[27] & (!\regval1_ID[27]~DUPLICATE_q )))) ) )

	.dataa(!regval2_ID[27]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\regval1_ID[27]~DUPLICATE_q ),
	.datad(!\Add2~81_sumout ),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[2]),
	.datag(!\aluout_EX_r[27]~215_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~273_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~273 .extended_lut = "on";
defparam \aluout_EX_r[27]~273 .lut_mask = 64'h0C3F6C6C3C3C6C6C;
defparam \aluout_EX_r[27]~273 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[27]~120 (
// Equation(s):
// \aluout_EX_r[27]~120_combout  = ( \aluout_EX_r[27]~216_combout  & ( \aluout_EX_r[27]~273_combout  & ( (!\Equal15~1_combout  & (((\aluout_EX_r[27]~217_combout )))) # (\Equal15~1_combout  & ((!\aluout_EX[27]~3_combout ) # ((!\aluout_EX[27]~2_combout )))) ) 
// ) ) # ( !\aluout_EX_r[27]~216_combout  & ( \aluout_EX_r[27]~273_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[27]~217_combout ))) # (\Equal15~1_combout  & (\aluout_EX[27]~2_combout )) ) ) ) # ( \aluout_EX_r[27]~216_combout  & ( 
// !\aluout_EX_r[27]~273_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[27]~217_combout ))) # (\Equal15~1_combout  & (!\aluout_EX[27]~2_combout )) ) ) ) # ( !\aluout_EX_r[27]~216_combout  & ( !\aluout_EX_r[27]~273_combout  & ( (!\Equal15~1_combout  & 
// (((\aluout_EX_r[27]~217_combout )))) # (\Equal15~1_combout  & (\aluout_EX[27]~3_combout  & (\aluout_EX[27]~2_combout ))) ) ) )

	.dataa(!\Equal15~1_combout ),
	.datab(!\aluout_EX[27]~3_combout ),
	.datac(!\aluout_EX[27]~2_combout ),
	.datad(!\aluout_EX_r[27]~217_combout ),
	.datae(!\aluout_EX_r[27]~216_combout ),
	.dataf(!\aluout_EX_r[27]~273_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[27]~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[27]~120 .extended_lut = "off";
defparam \aluout_EX_r[27]~120 .lut_mask = 64'h01AB50FA05AF54FE;
defparam \aluout_EX_r[27]~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N2
dffeas \aluout_EX[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[27]~120_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[27]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[27] .is_wysiwyg = "true";
defparam \aluout_EX[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N49
dffeas \regval_MEM[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[27]~22_combout ),
	.asdata(aluout_EX[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[27] .is_wysiwyg = "true";
defparam \regval_MEM[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N21
cyclonev_lcell_comb \regs[8][27]~feeder (
// Equation(s):
// \regs[8][27]~feeder_combout  = ( regval_MEM[27] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][27]~feeder .extended_lut = "off";
defparam \regs[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N22
dffeas \regs[8][27] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][27] .is_wysiwyg = "true";
defparam \regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N6
cyclonev_lcell_comb \regval1_ID~65 (
// Equation(s):
// \regval1_ID~65_combout  = ( \regs[4][27]~q  & ( \regs[12][27]~q  & ( ((!inst_FE[7] & ((\regs[0][27]~q ))) # (inst_FE[7] & (\regs[8][27]~q ))) # (inst_FE[6]) ) ) ) # ( !\regs[4][27]~q  & ( \regs[12][27]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & 
// ((\regs[0][27]~q ))) # (inst_FE[7] & (\regs[8][27]~q )))) # (inst_FE[6] & (((inst_FE[7])))) ) ) ) # ( \regs[4][27]~q  & ( !\regs[12][27]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & ((\regs[0][27]~q ))) # (inst_FE[7] & (\regs[8][27]~q )))) # (inst_FE[6] & 
// (((!inst_FE[7])))) ) ) ) # ( !\regs[4][27]~q  & ( !\regs[12][27]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & ((\regs[0][27]~q ))) # (inst_FE[7] & (\regs[8][27]~q )))) ) ) )

	.dataa(!\regs[8][27]~q ),
	.datab(!\regs[0][27]~q ),
	.datac(!inst_FE[6]),
	.datad(!inst_FE[7]),
	.datae(!\regs[4][27]~q ),
	.dataf(!\regs[12][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~65 .extended_lut = "off";
defparam \regval1_ID~65 .lut_mask = 64'h30503F50305F3F5F;
defparam \regval1_ID~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N48
cyclonev_lcell_comb \regval1_ID~68 (
// Equation(s):
// \regval1_ID~68_combout  = ( \regs[15][27]~q  & ( \regs[7][27]~q  & ( ((!inst_FE[7] & ((\regs[3][27]~q ))) # (inst_FE[7] & (\regs[11][27]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[15][27]~q  & ( \regs[7][27]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[3][27]~q ))) # (inst_FE[7] & (\regs[11][27]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[15][27]~q  & ( !\regs[7][27]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][27]~q ))) # (inst_FE[7] 
// & (\regs[11][27]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[15][27]~q  & ( !\regs[7][27]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][27]~q ))) # (inst_FE[7] & (\regs[11][27]~q )))) ) ) )

	.dataa(!\regs[11][27]~q ),
	.datab(!\regs[3][27]~q ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][27]~q ),
	.dataf(!\regs[7][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~68 .extended_lut = "off";
defparam \regval1_ID~68 .lut_mask = 64'h3050305F3F503F5F;
defparam \regval1_ID~68 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N31
dffeas \regs[6][27]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][27]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N42
cyclonev_lcell_comb \regval1_ID~67 (
// Equation(s):
// \regval1_ID~67_combout  = ( \regs[14][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[6] & ((!inst_FE[7]) # ((\regs[10][27]~q )))) # (inst_FE[6] & (((\regs[6][27]~DUPLICATE_q )) # (inst_FE[7]))) ) ) ) # ( !\regs[14][27]~q  & ( \regs[2][27]~q  & ( (!inst_FE[6] & 
// ((!inst_FE[7]) # ((\regs[10][27]~q )))) # (inst_FE[6] & (!inst_FE[7] & ((\regs[6][27]~DUPLICATE_q )))) ) ) ) # ( \regs[14][27]~q  & ( !\regs[2][27]~q  & ( (!inst_FE[6] & (inst_FE[7] & (\regs[10][27]~q ))) # (inst_FE[6] & (((\regs[6][27]~DUPLICATE_q )) # 
// (inst_FE[7]))) ) ) ) # ( !\regs[14][27]~q  & ( !\regs[2][27]~q  & ( (!inst_FE[6] & (inst_FE[7] & (\regs[10][27]~q ))) # (inst_FE[6] & (!inst_FE[7] & ((\regs[6][27]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[10][27]~q ),
	.datad(!\regs[6][27]~DUPLICATE_q ),
	.datae(!\regs[14][27]~q ),
	.dataf(!\regs[2][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~67 .extended_lut = "off";
defparam \regval1_ID~67 .lut_mask = 64'h024613578ACE9BDF;
defparam \regval1_ID~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N39
cyclonev_lcell_comb \regval1_ID~66 (
// Equation(s):
// \regval1_ID~66_combout  = ( \regs[13][27]~q  & ( \regs[9][27]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[1][27]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[5][27]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[13][27]~q  & ( \regs[9][27]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[1][27]~q )) # (inst_FE[7]))) # (\inst_FE[6]~DUPLICATE_q  & (!inst_FE[7] & (\regs[5][27]~q ))) ) ) ) # ( \regs[13][27]~q  & ( !\regs[9][27]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (!inst_FE[7] & ((\regs[1][27]~q )))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((\regs[5][27]~q )) # (inst_FE[7]))) ) ) ) # ( !\regs[13][27]~q  & ( !\regs[9][27]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[1][27]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[5][27]~q )))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[5][27]~q ),
	.datad(!\regs[1][27]~q ),
	.datae(!\regs[13][27]~q ),
	.dataf(!\regs[9][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~66 .extended_lut = "off";
defparam \regval1_ID~66 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval1_ID~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N12
cyclonev_lcell_comb \regval1_ID~69 (
// Equation(s):
// \regval1_ID~69_combout  = ( \inst_FE[5]~DUPLICATE_q  & ( \regval1_ID~66_combout  & ( (!inst_FE[4] & ((\regval1_ID~67_combout ))) # (inst_FE[4] & (\regval1_ID~68_combout )) ) ) ) # ( !\inst_FE[5]~DUPLICATE_q  & ( \regval1_ID~66_combout  & ( 
// (\regval1_ID~65_combout ) # (inst_FE[4]) ) ) ) # ( \inst_FE[5]~DUPLICATE_q  & ( !\regval1_ID~66_combout  & ( (!inst_FE[4] & ((\regval1_ID~67_combout ))) # (inst_FE[4] & (\regval1_ID~68_combout )) ) ) ) # ( !\inst_FE[5]~DUPLICATE_q  & ( 
// !\regval1_ID~66_combout  & ( (!inst_FE[4] & \regval1_ID~65_combout ) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regval1_ID~65_combout ),
	.datac(!\regval1_ID~68_combout ),
	.datad(!\regval1_ID~67_combout ),
	.datae(!\inst_FE[5]~DUPLICATE_q ),
	.dataf(!\regval1_ID~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~69 .extended_lut = "off";
defparam \regval1_ID~69 .lut_mask = 64'h222205AF777705AF;
defparam \regval1_ID~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N13
dffeas \regval1_ID[27]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~69_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N54
cyclonev_lcell_comb \Add0~140 (
// Equation(s):
// \Add0~140_combout  = ( PC_ID[27] & ( \regval1_ID[27]~DUPLICATE_q  ) ) # ( !PC_ID[27] & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[27] & 
// ( !\regval1_ID[27]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!PC_ID[27]),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~140 .extended_lut = "off";
defparam \Add0~140 .lut_mask = 64'h000000AEFF51FFFF;
defparam \Add0~140 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N12
cyclonev_lcell_comb \Add0~85 (
// Equation(s):
// \Add0~85_sumout  = SUM(( (\Add0~141_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[26]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~70  ))
// \Add0~86  = CARRY(( (\Add0~141_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[26]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~70  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~141_combout ),
	.datae(gnd),
	.dataf(!PC_FE[26]),
	.datag(gnd),
	.cin(\Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~85_sumout ),
	.cout(\Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \Add0~85 .extended_lut = "off";
defparam \Add0~85 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N15
cyclonev_lcell_comb \Add0~81 (
// Equation(s):
// \Add0~81_sumout  = SUM(( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[27]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~140_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( 
// \Add0~86  ))
// \Add0~82  = CARRY(( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[27]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~140_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( \Add0~86  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!PC_FE[27]),
	.datae(gnd),
	.dataf(!\Add0~140_combout ),
	.datag(gnd),
	.cin(\Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~81_sumout ),
	.cout(\Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \Add0~81 .extended_lut = "off";
defparam \Add0~81 .lut_mask = 64'h0000FFC0000015D5;
defparam \Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N45
cyclonev_lcell_comb \PC_FE[27]~feeder (
// Equation(s):
// \PC_FE[27]~feeder_combout  = ( \Add0~81_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[27]~feeder .extended_lut = "off";
defparam \PC_FE[27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N47
dffeas \PC_FE[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[27]~feeder_combout ),
	.asdata(PC_ID[27]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[27]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[27] .is_wysiwyg = "true";
defparam \PC_FE[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N18
cyclonev_lcell_comb \Add0~101 (
// Equation(s):
// \Add0~101_sumout  = SUM(( (\Add0~145_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[28]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~82  ))
// \Add0~102  = CARRY(( (\Add0~145_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[28]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~82  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~145_combout ),
	.datae(gnd),
	.dataf(!PC_FE[28]),
	.datag(gnd),
	.cin(\Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~101_sumout ),
	.cout(\Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \Add0~101 .extended_lut = "off";
defparam \Add0~101 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N57
cyclonev_lcell_comb \PC_FE[28]~feeder (
// Equation(s):
// \PC_FE[28]~feeder_combout  = ( \Add0~101_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[28]~feeder .extended_lut = "off";
defparam \PC_FE[28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N58
dffeas \PC_FE[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[28]~feeder_combout ),
	.asdata(PC_ID[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[28] .is_wysiwyg = "true";
defparam \PC_FE[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N38
dffeas \PC_ID[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[28]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[28] .is_wysiwyg = "true";
defparam \PC_ID[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[28]~149 (
// Equation(s):
// \aluout_EX_r[28]~149_combout  = ( \immval_ID[15]~DUPLICATE_q  & ( \regval1_ID[28]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~1_combout  & ((PC_ID[28]) # (\aluout_EX_r[3]~0_combout ))) ) ) ) # ( !\immval_ID[15]~DUPLICATE_q  & ( \regval1_ID[28]~DUPLICATE_q  & ( 
// ((PC_ID[28] & !\aluout_EX_r[3]~1_combout )) # (\aluout_EX_r[3]~0_combout ) ) ) ) # ( \immval_ID[15]~DUPLICATE_q  & ( !\regval1_ID[28]~DUPLICATE_q  & ( ((PC_ID[28] & !\aluout_EX_r[3]~1_combout )) # (\aluout_EX_r[3]~0_combout ) ) ) ) # ( 
// !\immval_ID[15]~DUPLICATE_q  & ( !\regval1_ID[28]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~0_combout  & (PC_ID[28] & !\aluout_EX_r[3]~1_combout )) ) ) )

	.dataa(!\aluout_EX_r[3]~0_combout ),
	.datab(!PC_ID[28]),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(gnd),
	.datae(!\immval_ID[15]~DUPLICATE_q ),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~149 .extended_lut = "off";
defparam \aluout_EX_r[28]~149 .lut_mask = 64'h2020757575757070;
defparam \aluout_EX_r[28]~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N24
cyclonev_lcell_comb \Add3~101 (
// Equation(s):
// \Add3~101_sumout  = SUM(( \regval1_ID[28]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~82  ))
// \Add3~102  = CARRY(( \regval1_ID[28]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~82  ))

	.dataa(gnd),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~101_sumout ),
	.cout(\Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \Add3~101 .extended_lut = "off";
defparam \Add3~101 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N12
cyclonev_lcell_comb \aluout_EX[28]~0 (
// Equation(s):
// \aluout_EX[28]~0_combout  = ( !op2_ID[2] & ( (!op2_ID[1] & (!\op2_ID[3]~DUPLICATE_q  & op2_ID[5])) ) )

	.dataa(!op2_ID[1]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!op2_ID[5]),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[28]~0 .extended_lut = "off";
defparam \aluout_EX[28]~0 .lut_mask = 64'h0088008800000000;
defparam \aluout_EX[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N18
cyclonev_lcell_comb \aluout_EX[28]~10 (
// Equation(s):
// \aluout_EX[28]~10_combout  = ( regval2_ID[4] & ( op2_ID[4] ) ) # ( !regval2_ID[4] & ( (op2_ID[4] & ((!\aluout_EX[28]~0_combout ) # ((\op2_ID[0]~DUPLICATE_q ) # (\ShiftRight0~5_combout )))) ) )

	.dataa(!\aluout_EX[28]~0_combout ),
	.datab(!op2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[28]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[28]~10 .extended_lut = "off";
defparam \aluout_EX[28]~10 .lut_mask = 64'h2333233333333333;
defparam \aluout_EX[28]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N7
dffeas \regval2_ID[28]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~44_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N24
cyclonev_lcell_comb \Add2~101 (
// Equation(s):
// \Add2~101_sumout  = SUM(( !\regval2_ID[28]~DUPLICATE_q  $ (\regval1_ID[28]~DUPLICATE_q ) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~102  = CARRY(( !\regval2_ID[28]~DUPLICATE_q  $ (\regval1_ID[28]~DUPLICATE_q ) ) + ( \Add2~83  ) + ( \Add2~82  ))
// \Add2~103  = SHARE((!\regval2_ID[28]~DUPLICATE_q  & \regval1_ID[28]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[28]~DUPLICATE_q ),
	.datad(!\regval1_ID[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~82 ),
	.sharein(\Add2~83 ),
	.combout(),
	.sumout(\Add2~101_sumout ),
	.cout(\Add2~102 ),
	.shareout(\Add2~103 ));
// synopsys translate_off
defparam \Add2~101 .extended_lut = "off";
defparam \Add2~101 .lut_mask = 64'h000000F00000F00F;
defparam \Add2~101 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N45
cyclonev_lcell_comb \ShiftRight0~47 (
// Equation(s):
// \ShiftRight0~47_combout  = ( \ShiftRight0~30_combout  & ( ((!regval2_ID[3] & !regval2_ID[2])) # (regval1_ID[31]) ) ) # ( !\ShiftRight0~30_combout  & ( (regval1_ID[31] & ((regval2_ID[2]) # (regval2_ID[3]))) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[3]),
	.datac(gnd),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~47 .extended_lut = "off";
defparam \ShiftRight0~47 .lut_mask = 64'h11551155DD55DD55;
defparam \ShiftRight0~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N3
cyclonev_lcell_comb \aluout_EX_r[3]~9 (
// Equation(s):
// \aluout_EX_r[3]~9_combout  = ( op2_ID[5] & ( (!\op2_ID[0]~DUPLICATE_q ) # ((\op2_ID[2]~DUPLICATE_q  & \op2_ID[3]~DUPLICATE_q )) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\op2_ID[2]~DUPLICATE_q ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~9 .extended_lut = "off";
defparam \aluout_EX_r[3]~9 .lut_mask = 64'h00000000AAAFAAAF;
defparam \aluout_EX_r[3]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N9
cyclonev_lcell_comb \aluout_EX_r[28]~150 (
// Equation(s):
// \aluout_EX_r[28]~150_combout  = ( regval2_ID[28] & ( (!\aluout_EX_r[3]~9_combout ) # ((op2_ID[2] & (!\regval1_ID[28]~DUPLICATE_q  $ (!\op2_ID[3]~DUPLICATE_q )))) ) ) # ( !regval2_ID[28] & ( (!\aluout_EX_r[3]~9_combout  & (((\regval1_ID[28]~DUPLICATE_q 
// )))) # (\aluout_EX_r[3]~9_combout  & (op2_ID[2] & ((\op2_ID[3]~DUPLICATE_q )))) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~150 .extended_lut = "off";
defparam \aluout_EX_r[28]~150 .lut_mask = 64'h0C1D0C1DCDDCCDDC;
defparam \aluout_EX_r[28]~150 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N33
cyclonev_lcell_comb \aluout_EX_r[29]~142 (
// Equation(s):
// \aluout_EX_r[29]~142_combout  = ( !\aluout_EX_r[3]~7_combout  & ( \aluout_EX_r[3]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_EX_r[3]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~142 .extended_lut = "off";
defparam \aluout_EX_r[29]~142 .lut_mask = 64'h00FF00FF00000000;
defparam \aluout_EX_r[29]~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N57
cyclonev_lcell_comb \aluout_EX_r[29]~141 (
// Equation(s):
// \aluout_EX_r[29]~141_combout  = ( !op2_ID[2] & ( \aluout_EX_r[3]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~141 .extended_lut = "off";
defparam \aluout_EX_r[29]~141 .lut_mask = 64'h0F0F0F0F00000000;
defparam \aluout_EX_r[29]~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \Add1~101 (
// Equation(s):
// \Add1~101_sumout  = SUM(( \regval2_ID[28]~DUPLICATE_q  ) + ( \regval1_ID[28]~DUPLICATE_q  ) + ( \Add1~82  ))
// \Add1~102  = CARRY(( \regval2_ID[28]~DUPLICATE_q  ) + ( \regval1_ID[28]~DUPLICATE_q  ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\regval2_ID[28]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~101_sumout ),
	.cout(\Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \Add1~101 .extended_lut = "off";
defparam \Add1~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[28]~211 (
// Equation(s):
// \aluout_EX_r[28]~211_combout  = ( \Add1~101_sumout  & ( (\aluout_EX_r[29]~142_combout  & ((\aluout_EX_r[29]~141_combout ) # (\aluout_EX_r[28]~150_combout ))) ) ) # ( !\Add1~101_sumout  & ( (\aluout_EX_r[29]~142_combout  & (((\op2_ID[3]~DUPLICATE_q  & 
// \aluout_EX_r[29]~141_combout )) # (\aluout_EX_r[28]~150_combout ))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[28]~150_combout ),
	.datac(!\aluout_EX_r[29]~142_combout ),
	.datad(!\aluout_EX_r[29]~141_combout ),
	.datae(gnd),
	.dataf(!\Add1~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~211 .extended_lut = "off";
defparam \aluout_EX_r[28]~211 .lut_mask = 64'h03070307030F030F;
defparam \aluout_EX_r[28]~211 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N21
cyclonev_lcell_comb \aluout_EX[28]~9 (
// Equation(s):
// \aluout_EX[28]~9_combout  = ( \ShiftRight0~5_combout  & ( (!\aluout_EX[28]~0_combout  & op2_ID[4]) ) ) # ( !\ShiftRight0~5_combout  & ( (op2_ID[4] & ((!\aluout_EX[28]~0_combout ) # ((!\op2_ID[0]~DUPLICATE_q  & !regval2_ID[4])))) ) )

	.dataa(!\aluout_EX[28]~0_combout ),
	.datab(!op2_ID[4]),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\ShiftRight0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[28]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[28]~9 .extended_lut = "off";
defparam \aluout_EX[28]~9 .lut_mask = 64'h3222322222222222;
defparam \aluout_EX[28]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[28]~151 (
// Equation(s):
// \aluout_EX_r[28]~151_combout  = ( \aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[3]~7_combout  & (!\regval1_ID[28]~DUPLICATE_q  $ (!regval2_ID[28]))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( 
// (!\regval1_ID[28]~DUPLICATE_q  & (!\aluout_EX_r[3]~7_combout  $ (regval2_ID[28]))) # (\regval1_ID[28]~DUPLICATE_q  & (\aluout_EX_r[3]~7_combout  & !regval2_ID[28])) ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( 
// (\aluout_EX_r[3]~7_combout  & (!\regval1_ID[28]~DUPLICATE_q  $ (!regval2_ID[28]))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[3]~7_combout  & (!\regval1_ID[28]~DUPLICATE_q  $ (!regval2_ID[28]))) ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~7_combout ),
	.datad(!regval2_ID[28]),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~151 .extended_lut = "off";
defparam \aluout_EX_r[28]~151 .lut_mask = 64'h030C030CC30C030C;
defparam \aluout_EX_r[28]~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N57
cyclonev_lcell_comb \aluout_EX_r[30]~140 (
// Equation(s):
// \aluout_EX_r[30]~140_combout  = (!\aluout_EX_r[3]~8_combout  & !\aluout_EX[28]~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~8_combout ),
	.datad(!\aluout_EX[28]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~140 .extended_lut = "off";
defparam \aluout_EX_r[30]~140 .lut_mask = 64'hF000F000F000F000;
defparam \aluout_EX_r[30]~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[28]~152 (
// Equation(s):
// \aluout_EX_r[28]~152_combout  = ( regval1_ID[26] & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (\regval1_ID[28]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[25])))) ) ) ) # ( 
// !regval1_ID[26] & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[28]~DUPLICATE_q  & ((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (regval1_ID[25])))) ) ) ) # ( regval1_ID[26] & ( 
// !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])) # (\regval1_ID[28]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[25] & regval2_ID[1])))) ) ) ) # ( !regval1_ID[26] & ( !\regval1_ID[27]~DUPLICATE_q  & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[28]~DUPLICATE_q  & ((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[25] & regval2_ID[1])))) ) ) )

	.dataa(!\regval1_ID[28]~DUPLICATE_q ),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[25]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[26]),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~152 .extended_lut = "off";
defparam \aluout_EX_r[28]~152 .lut_mask = 64'h440344CF770377CF;
defparam \aluout_EX_r[28]~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[28]~153 (
// Equation(s):
// \aluout_EX_r[28]~153_combout  = ( regval2_ID[2] & ( \aluout_EX_r[28]~152_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~32_combout )) # (regval2_ID[3] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !regval2_ID[2] & ( \aluout_EX_r[28]~152_combout  & ( 
// (!regval2_ID[3]) # (\ShiftLeft0~33_combout ) ) ) ) # ( regval2_ID[2] & ( !\aluout_EX_r[28]~152_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~32_combout )) # (regval2_ID[3] & ((\ShiftLeft0~29_combout ))) ) ) ) # ( !regval2_ID[2] & ( 
// !\aluout_EX_r[28]~152_combout  & ( (regval2_ID[3] & \ShiftLeft0~33_combout ) ) ) )

	.dataa(!\ShiftLeft0~32_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!\ShiftLeft0~33_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\aluout_EX_r[28]~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~153 .extended_lut = "off";
defparam \aluout_EX_r[28]~153 .lut_mask = 64'h00334747CCFF4747;
defparam \aluout_EX_r[28]~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N30
cyclonev_lcell_comb \ShiftLeft0~45 (
// Equation(s):
// \ShiftLeft0~45_combout  = ( regval2_ID[2] & ( \ShiftLeft0~14_combout  & ( (!regval2_ID[3]) # (\ShiftLeft0~16_combout ) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~14_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~30_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~15_combout ))) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~14_combout  & ( (\ShiftLeft0~16_combout  & regval2_ID[3]) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~14_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~30_combout )) # (regval2_ID[3] & 
// ((\ShiftLeft0~15_combout ))) ) ) )

	.dataa(!\ShiftLeft0~30_combout ),
	.datab(!\ShiftLeft0~16_combout ),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(!regval2_ID[3]),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~45 .extended_lut = "off";
defparam \ShiftLeft0~45 .lut_mask = 64'h550F0033550FFF33;
defparam \ShiftLeft0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[28]~154 (
// Equation(s):
// \aluout_EX_r[28]~154_combout  = ( \ShiftRight0~5_combout  & ( \ShiftLeft0~45_combout  & ( (regval1_ID[31] & !op2_ID[0]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \ShiftLeft0~45_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & 
// (((\aluout_EX_r[28]~153_combout ) # (regval2_ID[4])))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\ShiftLeft0~45_combout  & ( (regval1_ID[31] & !op2_ID[0]) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\ShiftLeft0~45_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # 
// (op2_ID[0] & (((!regval2_ID[4] & \aluout_EX_r[28]~153_combout )))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[4]),
	.datac(!\aluout_EX_r[28]~153_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~154 .extended_lut = "off";
defparam \aluout_EX_r[28]~154 .lut_mask = 64'h550C5500553F5500;
defparam \aluout_EX_r[28]~154 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N0
cyclonev_lcell_comb \aluout_EX_r[30]~145 (
// Equation(s):
// \aluout_EX_r[30]~145_combout  = ( op2_ID[1] & ( (\op2_ID[3]~DUPLICATE_q  & (op2_ID[5] & (op2_ID[2] & !op2_ID[0]))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[5]),
	.datac(!op2_ID[2]),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~145 .extended_lut = "off";
defparam \aluout_EX_r[30]~145 .lut_mask = 64'h0000000001000100;
defparam \aluout_EX_r[30]~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N18
cyclonev_lcell_comb \aluout_EX_r[28]~210 (
// Equation(s):
// \aluout_EX_r[28]~210_combout  = ( \aluout_EX[28]~10_combout  & ( \aluout_EX_r[30]~145_combout  & ( \aluout_EX_r[28]~154_combout  ) ) ) # ( !\aluout_EX[28]~10_combout  & ( \aluout_EX_r[30]~145_combout  & ( !\regval1_ID[28]~DUPLICATE_q  $ (regval2_ID[28]) ) 
// ) ) # ( \aluout_EX[28]~10_combout  & ( !\aluout_EX_r[30]~145_combout  & ( \aluout_EX_r[28]~154_combout  ) ) )

	.dataa(!\aluout_EX_r[28]~154_combout ),
	.datab(!\regval1_ID[28]~DUPLICATE_q ),
	.datac(!regval2_ID[28]),
	.datad(gnd),
	.datae(!\aluout_EX[28]~10_combout ),
	.dataf(!\aluout_EX_r[30]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~210 .extended_lut = "off";
defparam \aluout_EX_r[28]~210 .lut_mask = 64'h00005555C3C35555;
defparam \aluout_EX_r[28]~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[28]~212 (
// Equation(s):
// \aluout_EX_r[28]~212_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( \aluout_EX_r[28]~210_combout  ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( \aluout_EX_r[28]~210_combout  ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( !\aluout_EX_r[28]~210_combout  & ( 
// (\aluout_EX_r[30]~140_combout  & (((\aluout_EX_r[28]~150_combout  & \aluout_EX_r[28]~211_combout )) # (\aluout_EX_r[28]~151_combout ))) ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( !\aluout_EX_r[28]~210_combout  & ( (\aluout_EX_r[30]~140_combout  & 
// ((\aluout_EX_r[28]~211_combout ) # (\aluout_EX_r[28]~151_combout ))) ) ) )

	.dataa(!\aluout_EX_r[28]~151_combout ),
	.datab(!\aluout_EX_r[28]~150_combout ),
	.datac(!\aluout_EX_r[28]~211_combout ),
	.datad(!\aluout_EX_r[30]~140_combout ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[28]~210_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~212 .extended_lut = "off";
defparam \aluout_EX_r[28]~212 .lut_mask = 64'h005F0057FFFFFFFF;
defparam \aluout_EX_r[28]~212 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[28]~249 (
// Equation(s):
// \aluout_EX_r[28]~249_combout  = ( !\aluout_EX[28]~9_combout  & ( ((!\aluout_EX[28]~10_combout  & (\Add2~101_sumout  & (!\aluout_EX_r[3]~8_combout  & \aluout_EX_r[28]~211_combout )))) # (\aluout_EX_r[28]~212_combout ) ) ) # ( \aluout_EX[28]~9_combout  & ( 
// (!\aluout_EX[28]~10_combout  & (((\ShiftRight0~47_combout )))) ) )

	.dataa(!\aluout_EX[28]~10_combout ),
	.datab(!\Add2~101_sumout ),
	.datac(!\ShiftRight0~47_combout ),
	.datad(!\aluout_EX_r[28]~211_combout ),
	.datae(!\aluout_EX[28]~9_combout ),
	.dataf(!\aluout_EX_r[28]~212_combout ),
	.datag(!\aluout_EX_r[3]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~249_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~249 .extended_lut = "on";
defparam \aluout_EX_r[28]~249 .lut_mask = 64'h00200A0AFFFF0A0A;
defparam \aluout_EX_r[28]~249 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N39
cyclonev_lcell_comb \aluout_EX_r[28]~245 (
// Equation(s):
// \aluout_EX_r[28]~245_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[28]~249_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~101_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & ((((\aluout_EX_r[28]~149_combout ))))) # (\aluout_EX_r[3]~14_combout  & (\immval_ID[15]~DUPLICATE_q  & (\regval1_ID[28]~DUPLICATE_q ))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!\regval1_ID[28]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[28]~149_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\Add3~101_sumout ),
	.datag(!\aluout_EX_r[28]~249_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[28]~245_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[28]~245 .extended_lut = "on";
defparam \aluout_EX_r[28]~245 .lut_mask = 64'h0A0A01AB5F5F01AB;
defparam \aluout_EX_r[28]~245 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N40
dffeas \aluout_EX[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[28]~245_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[28]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[28] .is_wysiwyg = "true";
defparam \aluout_EX[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N13
dffeas \regval_MEM[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[28]~20_combout ),
	.asdata(aluout_EX[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[28]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[28] .is_wysiwyg = "true";
defparam \regval_MEM[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N21
cyclonev_lcell_comb \regs[3][28]~feeder (
// Equation(s):
// \regs[3][28]~feeder_combout  = ( regval_MEM[28] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[3][28]~feeder .extended_lut = "off";
defparam \regs[3][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y5_N23
dffeas \regs[3][28] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][28] .is_wysiwyg = "true";
defparam \regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N31
dffeas \regs[2][28]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][28]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N15
cyclonev_lcell_comb \regval1_ID~70 (
// Equation(s):
// \regval1_ID~70_combout  = ( \regs[1][28]~q  & ( \regs[2][28]~DUPLICATE_q  & ( (!inst_FE[4] & (((\regs[0][28]~q ) # (\inst_FE[5]~DUPLICATE_q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[3][28]~q ))) ) ) ) # ( !\regs[1][28]~q  & ( 
// \regs[2][28]~DUPLICATE_q  & ( (!inst_FE[4] & (((\regs[0][28]~q ) # (\inst_FE[5]~DUPLICATE_q )))) # (inst_FE[4] & (\regs[3][28]~q  & (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( \regs[1][28]~q  & ( !\regs[2][28]~DUPLICATE_q  & ( (!inst_FE[4] & 
// (((!\inst_FE[5]~DUPLICATE_q  & \regs[0][28]~q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[3][28]~q ))) ) ) ) # ( !\regs[1][28]~q  & ( !\regs[2][28]~DUPLICATE_q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q  & \regs[0][28]~q )))) # 
// (inst_FE[4] & (\regs[3][28]~q  & (\inst_FE[5]~DUPLICATE_q ))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[3][28]~q ),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[0][28]~q ),
	.datae(!\regs[1][28]~q ),
	.dataf(!\regs[2][28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~70 .extended_lut = "off";
defparam \regval1_ID~70 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \regval1_ID~70 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N42
cyclonev_lcell_comb \regval1_ID~73 (
// Equation(s):
// \regval1_ID~73_combout  = ( \regs[15][28]~q  & ( \regs[14][28]~q  & ( ((!inst_FE[4] & (\regs[12][28]~q )) # (inst_FE[4] & ((\regs[13][28]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][28]~q  & ( \regs[14][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[12][28]~q )) # (inst_FE[4] & ((\regs[13][28]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[15][28]~q  & ( !\regs[14][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][28]~q )) # 
// (inst_FE[4] & ((\regs[13][28]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[15][28]~q  & ( !\regs[14][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][28]~q )) # (inst_FE[4] & ((\regs[13][28]~q ))))) ) ) )

	.dataa(!\regs[12][28]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[13][28]~q ),
	.datae(!\regs[15][28]~q ),
	.dataf(!\regs[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~73 .extended_lut = "off";
defparam \regval1_ID~73 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N48
cyclonev_lcell_comb \regval1_ID~71 (
// Equation(s):
// \regval1_ID~71_combout  = ( \regs[5][28]~q  & ( \regs[4][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[6][28]~q )) # (inst_FE[4] & ((\regs[7][28]~q )))) ) ) ) # ( !\regs[5][28]~q  & ( \regs[4][28]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[6][28]~q )))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][28]~q )))) ) ) ) # ( \regs[5][28]~q  & ( !\regs[4][28]~q  & ( (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (\regs[6][28]~q ))) # (inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][28]~q )))) ) ) ) # ( !\regs[5][28]~q  & ( !\regs[4][28]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][28]~q )) # (inst_FE[4] & ((\regs[7][28]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[6][28]~q ),
	.datad(!\regs[7][28]~q ),
	.datae(!\regs[5][28]~q ),
	.dataf(!\regs[4][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~71 .extended_lut = "off";
defparam \regval1_ID~71 .lut_mask = 64'h021346578A9BCEDF;
defparam \regval1_ID~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N48
cyclonev_lcell_comb \regval1_ID~72 (
// Equation(s):
// \regval1_ID~72_combout  = ( \regs[11][28]~q  & ( \regs[10][28]~q  & ( ((!inst_FE[4] & ((\regs[8][28]~q ))) # (inst_FE[4] & (\regs[9][28]~q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[11][28]~q  & ( \regs[10][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & ((\regs[8][28]~q ))) # (inst_FE[4] & (\regs[9][28]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[11][28]~q  & ( !\regs[10][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[8][28]~q ))) # (inst_FE[4] 
// & (\regs[9][28]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[11][28]~q  & ( !\regs[10][28]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[8][28]~q ))) # (inst_FE[4] & (\regs[9][28]~q )))) ) ) )

	.dataa(!\regs[9][28]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[8][28]~q ),
	.datae(!\regs[11][28]~q ),
	.dataf(!\regs[10][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~72 .extended_lut = "off";
defparam \regval1_ID~72 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N48
cyclonev_lcell_comb \regval1_ID~74 (
// Equation(s):
// \regval1_ID~74_combout  = ( \regval1_ID~71_combout  & ( \regval1_ID~72_combout  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regval1_ID~70_combout ))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regval1_ID~73_combout )))) ) ) ) # ( 
// !\regval1_ID~71_combout  & ( \regval1_ID~72_combout  & ( (!inst_FE[7] & (\regval1_ID~70_combout  & (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regval1_ID~73_combout )))) ) ) ) # ( \regval1_ID~71_combout  & ( 
// !\regval1_ID~72_combout  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regval1_ID~70_combout ))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q  & \regval1_ID~73_combout )))) ) ) ) # ( !\regval1_ID~71_combout  & ( !\regval1_ID~72_combout  & ( 
// (!inst_FE[7] & (\regval1_ID~70_combout  & (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q  & \regval1_ID~73_combout )))) ) ) )

	.dataa(!\regval1_ID~70_combout ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regval1_ID~73_combout ),
	.datae(!\regval1_ID~71_combout ),
	.dataf(!\regval1_ID~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~74 .extended_lut = "off";
defparam \regval1_ID~74 .lut_mask = 64'h40434C4F70737C7F;
defparam \regval1_ID~74 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y9_N49
dffeas \regval1_ID[28]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~74_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[28]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N27
cyclonev_lcell_comb \Add3~97 (
// Equation(s):
// \Add3~97_sumout  = SUM(( regval1_ID[29] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~102  ))
// \Add3~98  = CARRY(( regval1_ID[29] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~102  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~97_sumout ),
	.cout(\Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \Add3~97 .extended_lut = "off";
defparam \Add3~97 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N24
cyclonev_lcell_comb \aluout_EX_r[29]~139 (
// Equation(s):
// \aluout_EX_r[29]~139_combout  = ( \immval_ID[15]~DUPLICATE_q  & ( \aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout ) # (!regval1_ID[29]) ) ) ) # ( !\immval_ID[15]~DUPLICATE_q  & ( \aluout_EX_r[3]~0_combout  & ( regval1_ID[29] ) ) ) # ( 
// \immval_ID[15]~DUPLICATE_q  & ( !\aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[29]) ) ) ) # ( !\immval_ID[15]~DUPLICATE_q  & ( !\aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[29]) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(gnd),
	.datac(!PC_ID[29]),
	.datad(!regval1_ID[29]),
	.datae(!\immval_ID[15]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~139 .extended_lut = "off";
defparam \aluout_EX_r[29]~139 .lut_mask = 64'h0A0A0A0A00FFFFAA;
defparam \aluout_EX_r[29]~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N45
cyclonev_lcell_comb \aluout_EX_r[29]~144 (
// Equation(s):
// \aluout_EX_r[29]~144_combout  = ( \aluout_EX_r[3]~7_combout  & ( !regval2_ID[29] $ (!regval1_ID[29]) ) ) # ( !\aluout_EX_r[3]~7_combout  & ( (!regval2_ID[29] & (!regval1_ID[29] & (\aluout_EX_r[3]~9_combout  & !\aluout_EX_r[3]~10_combout ))) ) )

	.dataa(!regval2_ID[29]),
	.datab(!regval1_ID[29]),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[3]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~144 .extended_lut = "off";
defparam \aluout_EX_r[29]~144 .lut_mask = 64'h0800080066666666;
defparam \aluout_EX_r[29]~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[29]~143 (
// Equation(s):
// \aluout_EX_r[29]~143_combout  = ( regval2_ID[29] & ( (!\aluout_EX_r[3]~9_combout ) # ((op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (!regval1_ID[29])))) ) ) # ( !regval2_ID[29] & ( (!\aluout_EX_r[3]~9_combout  & (((regval1_ID[29])))) # 
// (\aluout_EX_r[3]~9_combout  & (op2_ID[2] & (\op2_ID[3]~DUPLICATE_q ))) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!regval1_ID[29]),
	.datae(gnd),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~143 .extended_lut = "off";
defparam \aluout_EX_r[29]~143 .lut_mask = 64'h01CD01CDCDDCCDDC;
defparam \aluout_EX_r[29]~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N45
cyclonev_lcell_comb \ShiftLeft0~44 (
// Equation(s):
// \ShiftLeft0~44_combout  = ( \ShiftLeft0~27_combout  & ( \ShiftLeft0~1_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~12_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~0_combout ))) ) ) ) # ( !\ShiftLeft0~27_combout  & 
// ( \ShiftLeft0~1_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~12_combout  & regval2_ID[2])))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~0_combout ))) ) ) ) # ( \ShiftLeft0~27_combout  & ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[3] & 
// (((!regval2_ID[2]) # (\ShiftLeft0~12_combout )))) # (regval2_ID[3] & (\ShiftLeft0~0_combout  & ((!regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~27_combout  & ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[3] & (((\ShiftLeft0~12_combout  & regval2_ID[2])))) # 
// (regval2_ID[3] & (\ShiftLeft0~0_combout  & ((!regval2_ID[2])))) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~12_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~27_combout ),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~44 .extended_lut = "off";
defparam \ShiftLeft0~44 .lut_mask = 64'h110CDD0C113FDD3F;
defparam \ShiftLeft0~44 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[29]~146 (
// Equation(s):
// \aluout_EX_r[29]~146_combout  = ( \regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[29]) # (regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (\regval1_ID[26]~DUPLICATE_q 
// ))) ) ) ) # ( !\regval1_ID[28]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval1_ID[29]) # (regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[26]~DUPLICATE_q  & (regval2_ID[1]))) ) ) ) # ( 
// \regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1] & regval1_ID[29])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID[28]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1] & regval1_ID[29])))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[26]~DUPLICATE_q  & (regval2_ID[1]))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval1_ID[26]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[29]),
	.datae(!\regval1_ID[28]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~146 .extended_lut = "off";
defparam \aluout_EX_r[29]~146 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \aluout_EX_r[29]~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[29]~147 (
// Equation(s):
// \aluout_EX_r[29]~147_combout  = ( \ShiftLeft0~36_combout  & ( \aluout_EX_r[29]~146_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftLeft0~37_combout )) # (regval2_ID[2] & ((\ShiftLeft0~26_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( 
// \aluout_EX_r[29]~146_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~37_combout ))) # (regval2_ID[2] & (((\ShiftLeft0~26_combout  & regval2_ID[3])))) ) ) ) # ( \ShiftLeft0~36_combout  & ( !\aluout_EX_r[29]~146_combout  & ( 
// (!regval2_ID[2] & (\ShiftLeft0~37_combout  & ((regval2_ID[3])))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftLeft0~26_combout )))) ) ) ) # ( !\ShiftLeft0~36_combout  & ( !\aluout_EX_r[29]~146_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & 
// (\ShiftLeft0~37_combout )) # (regval2_ID[2] & ((\ShiftLeft0~26_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~37_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~36_combout ),
	.dataf(!\aluout_EX_r[29]~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~147 .extended_lut = "off";
defparam \aluout_EX_r[29]~147 .lut_mask = 64'h00473347CC47FF47;
defparam \aluout_EX_r[29]~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[29]~148 (
// Equation(s):
// \aluout_EX_r[29]~148_combout  = ( \ShiftRight0~5_combout  & ( \aluout_EX_r[29]~147_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \aluout_EX_r[29]~147_combout  & ( (!op2_ID[0] & (regval1_ID[31])) # (op2_ID[0] & 
// (((!regval2_ID[4]) # (\ShiftLeft0~44_combout )))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\aluout_EX_r[29]~147_combout  & ( (!op2_ID[0] & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( !\aluout_EX_r[29]~147_combout  & ( (!op2_ID[0] & 
// (regval1_ID[31])) # (op2_ID[0] & (((regval2_ID[4] & \ShiftLeft0~44_combout )))) ) ) )

	.dataa(!op2_ID[0]),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftLeft0~44_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\aluout_EX_r[29]~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~148 .extended_lut = "off";
defparam \aluout_EX_r[29]~148 .lut_mask = 64'h2227222272772222;
defparam \aluout_EX_r[29]~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N42
cyclonev_lcell_comb \aluout_EX_r[29]~207 (
// Equation(s):
// \aluout_EX_r[29]~207_combout  = ( \aluout_EX_r[30]~145_combout  & ( (!\aluout_EX[28]~10_combout  & (!regval2_ID[29] $ ((regval1_ID[29])))) # (\aluout_EX[28]~10_combout  & (((\aluout_EX_r[29]~148_combout )))) ) ) # ( !\aluout_EX_r[30]~145_combout  & ( 
// (\aluout_EX_r[29]~148_combout  & \aluout_EX[28]~10_combout ) ) )

	.dataa(!regval2_ID[29]),
	.datab(!regval1_ID[29]),
	.datac(!\aluout_EX_r[29]~148_combout ),
	.datad(!\aluout_EX[28]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[30]~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~207 .extended_lut = "off";
defparam \aluout_EX_r[29]~207 .lut_mask = 64'h000F000F990F990F;
defparam \aluout_EX_r[29]~207 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \Add1~97 (
// Equation(s):
// \Add1~97_sumout  = SUM(( regval2_ID[29] ) + ( \regval1_ID[29]~DUPLICATE_q  ) + ( \Add1~102  ))
// \Add1~98  = CARRY(( regval2_ID[29] ) + ( \regval1_ID[29]~DUPLICATE_q  ) + ( \Add1~102  ))

	.dataa(!\regval1_ID[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~97_sumout ),
	.cout(\Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \Add1~97 .extended_lut = "off";
defparam \Add1~97 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N30
cyclonev_lcell_comb \aluout_EX_r[29]~208 (
// Equation(s):
// \aluout_EX_r[29]~208_combout  = ( \Add1~97_sumout  & ( (\aluout_EX_r[29]~142_combout  & ((\aluout_EX_r[29]~141_combout ) # (\aluout_EX_r[29]~143_combout ))) ) ) # ( !\Add1~97_sumout  & ( (\aluout_EX_r[29]~142_combout  & (((\op2_ID[3]~DUPLICATE_q  & 
// \aluout_EX_r[29]~141_combout )) # (\aluout_EX_r[29]~143_combout ))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[29]~143_combout ),
	.datac(!\aluout_EX_r[29]~142_combout ),
	.datad(!\aluout_EX_r[29]~141_combout ),
	.datae(gnd),
	.dataf(!\Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~208 .extended_lut = "off";
defparam \aluout_EX_r[29]~208 .lut_mask = 64'h03070307030F030F;
defparam \aluout_EX_r[29]~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[29]~209 (
// Equation(s):
// \aluout_EX_r[29]~209_combout  = ( \aluout_EX_r[30]~140_combout  & ( \aluout_EX_r[29]~208_combout  & ( (((!\op2_ID[3]~DUPLICATE_q ) # (\aluout_EX_r[29]~207_combout )) # (\aluout_EX_r[29]~143_combout )) # (\aluout_EX_r[29]~144_combout ) ) ) ) # ( 
// !\aluout_EX_r[30]~140_combout  & ( \aluout_EX_r[29]~208_combout  & ( \aluout_EX_r[29]~207_combout  ) ) ) # ( \aluout_EX_r[30]~140_combout  & ( !\aluout_EX_r[29]~208_combout  & ( (\aluout_EX_r[29]~207_combout ) # (\aluout_EX_r[29]~144_combout ) ) ) ) # ( 
// !\aluout_EX_r[30]~140_combout  & ( !\aluout_EX_r[29]~208_combout  & ( \aluout_EX_r[29]~207_combout  ) ) )

	.dataa(!\aluout_EX_r[29]~144_combout ),
	.datab(!\aluout_EX_r[29]~143_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[29]~207_combout ),
	.datae(!\aluout_EX_r[30]~140_combout ),
	.dataf(!\aluout_EX_r[29]~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~209 .extended_lut = "off";
defparam \aluout_EX_r[29]~209 .lut_mask = 64'h00FF55FF00FFF7FF;
defparam \aluout_EX_r[29]~209 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N27
cyclonev_lcell_comb \Add2~97 (
// Equation(s):
// \Add2~97_sumout  = SUM(( !\regval1_ID[29]~DUPLICATE_q  $ (regval2_ID[29]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~98  = CARRY(( !\regval1_ID[29]~DUPLICATE_q  $ (regval2_ID[29]) ) + ( \Add2~103  ) + ( \Add2~102  ))
// \Add2~99  = SHARE((\regval1_ID[29]~DUPLICATE_q  & !regval2_ID[29]))

	.dataa(!\regval1_ID[29]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~102 ),
	.sharein(\Add2~103 ),
	.combout(),
	.sumout(\Add2~97_sumout ),
	.cout(\Add2~98 ),
	.shareout(\Add2~99 ));
// synopsys translate_off
defparam \Add2~97 .extended_lut = "off";
defparam \Add2~97 .lut_mask = 64'h000055000000AA55;
defparam \Add2~97 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N45
cyclonev_lcell_comb \ShiftRight0~46 (
// Equation(s):
// \ShiftRight0~46_combout  = ( \ShiftRight0~8_combout  & ( regval2_ID[3] & ( regval1_ID[31] ) ) ) # ( !\ShiftRight0~8_combout  & ( regval2_ID[3] & ( regval1_ID[31] ) ) ) # ( \ShiftRight0~8_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2]) # (regval1_ID[31]) 
// ) ) ) # ( !\ShiftRight0~8_combout  & ( !regval2_ID[3] & ( (regval1_ID[31] & regval2_ID[2]) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[2]),
	.datad(gnd),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~46 .extended_lut = "off";
defparam \ShiftRight0~46 .lut_mask = 64'h0303F3F333333333;
defparam \ShiftRight0~46 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N0
cyclonev_lcell_comb \aluout_EX_r[29]~257 (
// Equation(s):
// \aluout_EX_r[29]~257_combout  = ( !\aluout_EX[28]~9_combout  & ( ((\Add2~97_sumout  & (!\aluout_EX_r[3]~8_combout  & (!\aluout_EX[28]~10_combout  & \aluout_EX_r[29]~208_combout )))) # (\aluout_EX_r[29]~209_combout ) ) ) # ( \aluout_EX[28]~9_combout  & ( 
// (((\ShiftRight0~46_combout  & (!\aluout_EX[28]~10_combout )))) ) )

	.dataa(!\aluout_EX_r[29]~209_combout ),
	.datab(!\Add2~97_sumout ),
	.datac(!\ShiftRight0~46_combout ),
	.datad(!\aluout_EX[28]~10_combout ),
	.datae(!\aluout_EX[28]~9_combout ),
	.dataf(!\aluout_EX_r[29]~208_combout ),
	.datag(!\aluout_EX_r[3]~8_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~257_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~257 .extended_lut = "on";
defparam \aluout_EX_r[29]~257 .lut_mask = 64'h55550F0075550F00;
defparam \aluout_EX_r[29]~257 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[29]~253 (
// Equation(s):
// \aluout_EX_r[29]~253_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[29]~257_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~97_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & ((((\aluout_EX_r[29]~139_combout ))))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[15] & (regval1_ID[29]))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!immval_ID[15]),
	.datac(!regval1_ID[29]),
	.datad(!\Add3~97_sumout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[29]~139_combout ),
	.datag(!\aluout_EX_r[29]~257_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[29]~253_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[29]~253 .extended_lut = "on";
defparam \aluout_EX_r[29]~253 .lut_mask = 64'h0A5F01010A5FABAB;
defparam \aluout_EX_r[29]~253 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N37
dffeas \aluout_EX[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[29]~253_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[29]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[29] .is_wysiwyg = "true";
defparam \aluout_EX[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N8
dffeas \regval_MEM[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[29]~18_combout ),
	.asdata(aluout_EX[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[29]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[29] .is_wysiwyg = "true";
defparam \regval_MEM[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N15
cyclonev_lcell_comb \regs[12][29]~feeder (
// Equation(s):
// \regs[12][29]~feeder_combout  = ( regval_MEM[29] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][29]~feeder .extended_lut = "off";
defparam \regs[12][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y5_N16
dffeas \regs[12][29] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][29] .is_wysiwyg = "true";
defparam \regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N42
cyclonev_lcell_comb \regval1_ID~80 (
// Equation(s):
// \regval1_ID~80_combout  = ( \regs[4][29]~q  & ( \regs[0][29]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[8][29]~q ))) # (inst_FE[6] & (\regs[12][29]~q ))) ) ) ) # ( !\regs[4][29]~q  & ( \regs[0][29]~q  & ( (!inst_FE[7] & (((!inst_FE[6])))) # 
// (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][29]~q ))) # (inst_FE[6] & (\regs[12][29]~q )))) ) ) ) # ( \regs[4][29]~q  & ( !\regs[0][29]~q  & ( (!inst_FE[7] & (((inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][29]~q ))) # (inst_FE[6] & 
// (\regs[12][29]~q )))) ) ) ) # ( !\regs[4][29]~q  & ( !\regs[0][29]~q  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][29]~q ))) # (inst_FE[6] & (\regs[12][29]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[12][29]~q ),
	.datac(!\regs[8][29]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[4][29]~q ),
	.dataf(!\regs[0][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~80 .extended_lut = "off";
defparam \regval1_ID~80 .lut_mask = 64'h051105BBAF11AFBB;
defparam \regval1_ID~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N34
dffeas \regs[6][29]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][29]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N54
cyclonev_lcell_comb \regval1_ID~82 (
// Equation(s):
// \regval1_ID~82_combout  = ( \regs[14][29]~q  & ( \regs[2][29]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[6][29]~DUPLICATE_q ))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q ) # (\regs[10][29]~q )))) ) ) ) # ( !\regs[14][29]~q  & ( 
// \regs[2][29]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[6][29]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[10][29]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][29]~q  & ( !\regs[2][29]~q  & ( (!inst_FE[7] & 
// (\regs[6][29]~DUPLICATE_q  & ((\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q ) # (\regs[10][29]~q )))) ) ) ) # ( !\regs[14][29]~q  & ( !\regs[2][29]~q  & ( (!inst_FE[7] & (\regs[6][29]~DUPLICATE_q  & ((\inst_FE[6]~DUPLICATE_q 
// )))) # (inst_FE[7] & (((\regs[10][29]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[6][29]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[10][29]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][29]~q ),
	.dataf(!\regs[2][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~82 .extended_lut = "off";
defparam \regval1_ID~82 .lut_mask = 64'h03440377CF44CF77;
defparam \regval1_ID~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N24
cyclonev_lcell_comb \regval1_ID~83 (
// Equation(s):
// \regval1_ID~83_combout  = ( \regs[15][29]~q  & ( \regs[7][29]~q  & ( ((!inst_FE[7] & ((\regs[3][29]~q ))) # (inst_FE[7] & (\regs[11][29]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[15][29]~q  & ( \regs[7][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[3][29]~q ))) # (inst_FE[7] & (\regs[11][29]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[15][29]~q  & ( !\regs[7][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][29]~q ))) # (inst_FE[7] 
// & (\regs[11][29]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[15][29]~q  & ( !\regs[7][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][29]~q ))) # (inst_FE[7] & (\regs[11][29]~q )))) ) ) )

	.dataa(!\regs[11][29]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[3][29]~q ),
	.datae(!\regs[15][29]~q ),
	.dataf(!\regs[7][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~83 .extended_lut = "off";
defparam \regval1_ID~83 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N24
cyclonev_lcell_comb \regval1_ID~81 (
// Equation(s):
// \regval1_ID~81_combout  = ( \regs[5][29]~q  & ( \regs[9][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((\regs[1][29]~q )) # (inst_FE[7]))) # (\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7]) # ((\regs[13][29]~q )))) ) ) ) # ( !\regs[5][29]~q  & ( \regs[9][29]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[1][29]~q )) # (inst_FE[7]))) # (\inst_FE[6]~DUPLICATE_q  & (inst_FE[7] & ((\regs[13][29]~q )))) ) ) ) # ( \regs[5][29]~q  & ( !\regs[9][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (!inst_FE[7] & (\regs[1][29]~q ))) # 
// (\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7]) # ((\regs[13][29]~q )))) ) ) ) # ( !\regs[5][29]~q  & ( !\regs[9][29]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (!inst_FE[7] & (\regs[1][29]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (inst_FE[7] & ((\regs[13][29]~q )))) ) ) 
// )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[1][29]~q ),
	.datad(!\regs[13][29]~q ),
	.datae(!\regs[5][29]~q ),
	.dataf(!\regs[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~81 .extended_lut = "off";
defparam \regval1_ID~81 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval1_ID~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N42
cyclonev_lcell_comb \regval1_ID~84 (
// Equation(s):
// \regval1_ID~84_combout  = ( \regval1_ID~83_combout  & ( \regval1_ID~81_combout  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~80_combout )) # (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~82_combout )))) # (inst_FE[4]) ) ) ) # ( !\regval1_ID~83_combout  & ( 
// \regval1_ID~81_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~80_combout )) # (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~82_combout ))))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( \regval1_ID~83_combout  & ( 
// !\regval1_ID~81_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~80_combout )) # (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~82_combout ))))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( !\regval1_ID~83_combout  & ( 
// !\regval1_ID~81_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~80_combout )) # (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~82_combout ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~80_combout ),
	.datad(!\regval1_ID~82_combout ),
	.datae(!\regval1_ID~83_combout ),
	.dataf(!\regval1_ID~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~84 .extended_lut = "off";
defparam \regval1_ID~84 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regval1_ID~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N43
dffeas \regval1_ID[29]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~84_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[29]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[29]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[29]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N51
cyclonev_lcell_comb \Add0~144 (
// Equation(s):
// \Add0~144_combout  = ( PC_ID[29] & ( \regval1_ID[29]~DUPLICATE_q  ) ) # ( !PC_ID[29] & ( \regval1_ID[29]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[29] & 
// ( !\regval1_ID[29]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!PC_ID[29]),
	.dataf(!\regval1_ID[29]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~144 .extended_lut = "off";
defparam \Add0~144 .lut_mask = 64'h00000A0EF5F1FFFF;
defparam \Add0~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N21
cyclonev_lcell_comb \Add0~97 (
// Equation(s):
// \Add0~97_sumout  = SUM(( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[29]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~144_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( 
// \Add0~102  ))
// \Add0~98  = CARRY(( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[29]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( (\Add0~144_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( \Add0~102  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!PC_FE[29]),
	.datae(gnd),
	.dataf(!\Add0~144_combout ),
	.datag(gnd),
	.cin(\Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~97_sumout ),
	.cout(\Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \Add0~97 .extended_lut = "off";
defparam \Add0~97 .lut_mask = 64'h0000FFC0000015D5;
defparam \Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N54
cyclonev_lcell_comb \PC_FE[29]~feeder (
// Equation(s):
// \PC_FE[29]~feeder_combout  = ( \Add0~97_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[29]~feeder .extended_lut = "off";
defparam \PC_FE[29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N56
dffeas \PC_FE[29] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[29]~feeder_combout ),
	.asdata(PC_ID[29]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[29]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[29] .is_wysiwyg = "true";
defparam \PC_FE[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N24
cyclonev_lcell_comb \Add0~93 (
// Equation(s):
// \Add0~93_sumout  = SUM(( (\Add0~143_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[30]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~98  ))
// \Add0~94  = CARRY(( (\Add0~143_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[30]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~98  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~143_combout ),
	.datae(gnd),
	.dataf(!PC_FE[30]),
	.datag(gnd),
	.cin(\Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~93_sumout ),
	.cout(\Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \Add0~93 .extended_lut = "off";
defparam \Add0~93 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N42
cyclonev_lcell_comb \PC_FE[30]~feeder (
// Equation(s):
// \PC_FE[30]~feeder_combout  = ( \Add0~93_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[30]~feeder .extended_lut = "off";
defparam \PC_FE[30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N44
dffeas \PC_FE[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[30]~feeder_combout ),
	.asdata(PC_ID[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[30] .is_wysiwyg = "true";
defparam \PC_FE[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N47
dffeas \PC_ID[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[30] .is_wysiwyg = "true";
defparam \PC_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N9
cyclonev_lcell_comb \aluout_EX_r[30]~131 (
// Equation(s):
// \aluout_EX_r[30]~131_combout  = ( \aluout_EX_r[3]~0_combout  & ( (!\regval1_ID[30]~DUPLICATE_q  & (\immval_ID[15]~DUPLICATE_q )) # (\regval1_ID[30]~DUPLICATE_q  & ((!\immval_ID[15]~DUPLICATE_q ) # (!\aluout_EX_r[3]~1_combout ))) ) ) # ( 
// !\aluout_EX_r[3]~0_combout  & ( (PC_ID[30] & !\aluout_EX_r[3]~1_combout ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!PC_ID[30]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~131 .extended_lut = "off";
defparam \aluout_EX_r[30]~131 .lut_mask = 64'h330033005F5A5F5A;
defparam \aluout_EX_r[30]~131 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N30
cyclonev_lcell_comb \Add3~93 (
// Equation(s):
// \Add3~93_sumout  = SUM(( \regval1_ID[30]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~98  ))
// \Add3~94  = CARRY(( \regval1_ID[30]~DUPLICATE_q  ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~98  ))

	.dataa(gnd),
	.datab(!\regval1_ID[30]~DUPLICATE_q ),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~93_sumout ),
	.cout(\Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \Add3~93 .extended_lut = "off";
defparam \Add3~93 .lut_mask = 64'h0000F0F000003333;
defparam \Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N21
cyclonev_lcell_comb \ShiftRight0~22 (
// Equation(s):
// \ShiftRight0~22_combout  = (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[30]))) # (regval2_ID[1] & (regval1_ID[31])))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))

	.dataa(!regval1_ID[31]),
	.datab(!regval1_ID[30]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~22 .extended_lut = "off";
defparam \ShiftRight0~22 .lut_mask = 64'h3555355535553555;
defparam \ShiftRight0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N42
cyclonev_lcell_comb \ShiftRight0~45 (
// Equation(s):
// \ShiftRight0~45_combout  = ( \ShiftRight0~22_combout  & ( ((!regval2_ID[2] & !regval2_ID[3])) # (regval1_ID[31]) ) ) # ( !\ShiftRight0~22_combout  & ( (regval1_ID[31] & ((regval2_ID[3]) # (regval2_ID[2]))) ) )

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!regval1_ID[31]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\ShiftRight0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~45 .extended_lut = "off";
defparam \ShiftRight0~45 .lut_mask = 64'h030F030FCF0FCF0F;
defparam \ShiftRight0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[30]~133 (
// Equation(s):
// \aluout_EX_r[30]~133_combout  = ( \aluout_EX_r[3]~9_combout  & ( (!\aluout_EX_r[3]~10_combout  & (!\regval1_ID[30]~DUPLICATE_q  & !\regval2_ID[30]~DUPLICATE_q )) ) ) # ( !\aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[3]~10_combout  & 
// ((\regval2_ID[30]~DUPLICATE_q ) # (\regval1_ID[30]~DUPLICATE_q ))) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\regval1_ID[30]~DUPLICATE_q ),
	.datac(!\regval2_ID[30]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~133 .extended_lut = "off";
defparam \aluout_EX_r[30]~133 .lut_mask = 64'h1515151580808080;
defparam \aluout_EX_r[30]~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N15
cyclonev_lcell_comb \aluout_EX_r[30]~134 (
// Equation(s):
// \aluout_EX_r[30]~134_combout  = ( !\aluout_EX_r[3]~7_combout  & ( (!\aluout_EX_r[3]~8_combout  & !\aluout_EX[28]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~8_combout ),
	.datad(!\aluout_EX[28]~10_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~134 .extended_lut = "off";
defparam \aluout_EX_r[30]~134 .lut_mask = 64'hF000F00000000000;
defparam \aluout_EX_r[30]~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N1
dffeas \regval2_ID[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~34_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[30] .is_wysiwyg = "true";
defparam \regval2_ID[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \Add1~93 (
// Equation(s):
// \Add1~93_sumout  = SUM(( regval2_ID[30] ) + ( \regval1_ID[30]~DUPLICATE_q  ) + ( \Add1~98  ))
// \Add1~94  = CARRY(( regval2_ID[30] ) + ( \regval1_ID[30]~DUPLICATE_q  ) + ( \Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(!regval2_ID[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~93_sumout ),
	.cout(\Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \Add1~93 .extended_lut = "off";
defparam \Add1~93 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N30
cyclonev_lcell_comb \Add2~93 (
// Equation(s):
// \Add2~93_sumout  = SUM(( !\regval1_ID[30]~DUPLICATE_q  $ (regval2_ID[30]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~94  = CARRY(( !\regval1_ID[30]~DUPLICATE_q  $ (regval2_ID[30]) ) + ( \Add2~99  ) + ( \Add2~98  ))
// \Add2~95  = SHARE((\regval1_ID[30]~DUPLICATE_q  & !regval2_ID[30]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(!regval2_ID[30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~98 ),
	.sharein(\Add2~99 ),
	.combout(),
	.sumout(\Add2~93_sumout ),
	.cout(\Add2~94 ),
	.shareout(\Add2~95 ));
// synopsys translate_off
defparam \Add2~93 .extended_lut = "off";
defparam \Add2~93 .lut_mask = 64'h00000F000000F00F;
defparam \Add2~93 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N39
cyclonev_lcell_comb \aluout_EX_r[30]~202 (
// Equation(s):
// \aluout_EX_r[30]~202_combout  = ( \regval2_ID[30]~DUPLICATE_q  & ( \aluout_EX_r[3]~10_combout  & ( (!op2_ID[2]) # (!\regval1_ID[30]~DUPLICATE_q  $ (!\op2_ID[3]~DUPLICATE_q )) ) ) ) # ( !\regval2_ID[30]~DUPLICATE_q  & ( \aluout_EX_r[3]~10_combout  & ( 
// (!op2_ID[2]) # (\op2_ID[3]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(gnd),
	.datae(!\regval2_ID[30]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[3]~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~202 .extended_lut = "off";
defparam \aluout_EX_r[30]~202 .lut_mask = 64'h00000000F3F3F6F6;
defparam \aluout_EX_r[30]~202 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[30]~132 (
// Equation(s):
// \aluout_EX_r[30]~132_combout  = ( \Add2~93_sumout  & ( \aluout_EX_r[30]~202_combout  & ( (\aluout_EX_r[3]~9_combout  & (((op2_ID[2]) # (\op2_ID[3]~DUPLICATE_q )) # (\Add1~93_sumout ))) ) ) ) # ( !\Add2~93_sumout  & ( \aluout_EX_r[30]~202_combout  & ( 
// (\aluout_EX_r[3]~9_combout  & (((\Add1~93_sumout  & !\op2_ID[3]~DUPLICATE_q )) # (op2_ID[2]))) ) ) )

	.dataa(!\Add1~93_sumout ),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\Add2~93_sumout ),
	.dataf(!\aluout_EX_r[30]~202_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~132 .extended_lut = "off";
defparam \aluout_EX_r[30]~132 .lut_mask = 64'h0000000010331333;
defparam \aluout_EX_r[30]~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N48
cyclonev_lcell_comb \ShiftLeft0~8 (
// Equation(s):
// \ShiftLeft0~8_combout  = ( regval1_ID[8] & ( regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & (regval1_ID[7]))) ) ) ) # ( !regval1_ID[8] & ( regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & (regval1_ID[7])))) ) ) ) # ( regval1_ID[8] & ( !regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & (regval1_ID[7])))) ) ) ) # ( !regval1_ID[8] & ( !regval1_ID[10] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[9]))) # (regval2_ID[1] & 
// (regval1_ID[7])))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[9]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[8]),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~8 .extended_lut = "off";
defparam \ShiftLeft0~8 .lut_mask = 64'h051105BBAF11AFBB;
defparam \ShiftLeft0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N30
cyclonev_lcell_comb \ShiftLeft0~25 (
// Equation(s):
// \ShiftLeft0~25_combout  = ( regval1_ID[14] & ( regval1_ID[11] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[13])))) # (regval2_ID[1] & (((regval1_ID[12])) # (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[14] & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13])))) # (regval2_ID[1] & (((regval1_ID[12])) # (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[13])))) # (regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12]))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[11] & ( (!regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13])))) # 
// (regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12]))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[12]),
	.datad(!regval1_ID[13]),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~25 .extended_lut = "off";
defparam \ShiftLeft0~25 .lut_mask = 64'h04268CAE15379DBF;
defparam \ShiftLeft0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N0
cyclonev_lcell_comb \ShiftLeft0~10 (
// Equation(s):
// \ShiftLeft0~10_combout  = ( \regval1_ID[0]~DUPLICATE_q  & ( regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval2_ID[1]) # (regval1_ID[2]))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1]))) ) ) ) # ( !\regval1_ID[0]~DUPLICATE_q  & ( 
// regval1_ID[1] & ( (!regval2_ID[1] & ((regval1_ID[2]) # (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[0]~DUPLICATE_q  & ( !regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval2_ID[1]) # (regval1_ID[2]))) ) ) ) # ( !\regval1_ID[0]~DUPLICATE_q  
// & ( !regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[2] & !regval2_ID[1])) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!regval2_ID[1]),
	.datae(!\regval1_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~10 .extended_lut = "off";
defparam \ShiftLeft0~10 .lut_mask = 64'h0A000AAA5F005FAA;
defparam \ShiftLeft0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N24
cyclonev_lcell_comb \ShiftLeft0~9 (
// Equation(s):
// \ShiftLeft0~9_combout  = ( regval1_ID[5] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (regval1_ID[3]) ) ) ) # ( !regval1_ID[5] & ( \regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[3] & regval2_ID[1]) ) ) ) # ( regval1_ID[5] & ( 
// !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) # (regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[5] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) # 
// (regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_ID[3]),
	.datab(!regval2_ID[1]),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(!regval1_ID[5]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~9 .extended_lut = "off";
defparam \ShiftLeft0~9 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \ShiftLeft0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N54
cyclonev_lcell_comb \ShiftLeft0~43 (
// Equation(s):
// \ShiftLeft0~43_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~9_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~25_combout ))) # (regval2_ID[2] & (\ShiftLeft0~8_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~9_combout 
//  & ( (!regval2_ID[2] & (((\ShiftLeft0~25_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftLeft0~8_combout  & (!regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~9_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3] & 
// \ShiftLeft0~25_combout )))) # (regval2_ID[2] & (((regval2_ID[3])) # (\ShiftLeft0~8_combout ))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~9_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~25_combout ))) # (regval2_ID[2] & 
// (\ShiftLeft0~8_combout )))) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~25_combout ),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~43 .extended_lut = "off";
defparam \ShiftLeft0~43 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \ShiftLeft0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N42
cyclonev_lcell_comb \ShiftLeft0~35 (
// Equation(s):
// \ShiftLeft0~35_combout  = ( regval2_ID[1] & ( regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[20]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[21] & ( 
// (\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[22]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[20]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[19]~DUPLICATE_q ))) ) ) ) # ( 
// !regval2_ID[1] & ( !regval1_ID[21] & ( (\regval1_ID[22]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[20]~DUPLICATE_q ),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~35 .extended_lut = "off";
defparam \ShiftLeft0~35 .lut_mask = 64'h3030505F3F3F505F;
defparam \ShiftLeft0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N14
dffeas \regval1_ID[27] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~69_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[27]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[27] .is_wysiwyg = "true";
defparam \regval1_ID[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[30]~135 (
// Equation(s):
// \aluout_EX_r[30]~135_combout  = ( regval1_ID[30] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[28]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[27])) ) ) ) # ( !regval1_ID[30] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[28]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[27])) ) ) ) # ( regval1_ID[30] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[29]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[30] & ( !regval2_ID[1] & ( 
// (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[29]~DUPLICATE_q ) ) ) )

	.dataa(!regval1_ID[27]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!\regval1_ID[29]~DUPLICATE_q ),
	.datad(!regval1_ID[28]),
	.datae(!regval1_ID[30]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~135 .extended_lut = "off";
defparam \aluout_EX_r[30]~135 .lut_mask = 64'h0303CFCF11DD11DD;
defparam \aluout_EX_r[30]~135 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N8
dffeas \regval1_ID[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~139_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16] .is_wysiwyg = "true";
defparam \regval1_ID[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N42
cyclonev_lcell_comb \ShiftLeft0~24 (
// Equation(s):
// \ShiftLeft0~24_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[15])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (!regval2_ID[1]) # (regval1_ID[16]) ) ) 
// ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[15])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (regval2_ID[1] & regval1_ID[16]) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[16]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~24 .extended_lut = "off";
defparam \ShiftLeft0~24 .lut_mask = 64'h000F3535F0FF3535;
defparam \ShiftLeft0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N6
cyclonev_lcell_comb \ShiftLeft0~39 (
// Equation(s):
// \ShiftLeft0~39_combout  = ( regval1_ID[24] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[23]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[24] & ( regval2_ID[1] & ( (\regval1_ID[23]~DUPLICATE_q  & \regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( 
// regval1_ID[24] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) ) ) ) # ( !regval1_ID[24] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((\regval1_ID[26]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) ) ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!regval1_ID[25]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[24]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~39 .extended_lut = "off";
defparam \ShiftLeft0~39 .lut_mask = 64'h0F330F330055FF55;
defparam \ShiftLeft0~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[30]~136 (
// Equation(s):
// \aluout_EX_r[30]~136_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~39_combout  & ( ((!regval2_ID[3] & ((\aluout_EX_r[30]~135_combout ))) # (regval2_ID[3] & (\ShiftLeft0~35_combout ))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~24_combout  & ( 
// \ShiftLeft0~39_combout  & ( (!regval2_ID[3] & (((\aluout_EX_r[30]~135_combout ) # (regval2_ID[2])))) # (regval2_ID[3] & (\ShiftLeft0~35_combout  & (!regval2_ID[2]))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~39_combout  & ( (!regval2_ID[3] & 
// (((!regval2_ID[2] & \aluout_EX_r[30]~135_combout )))) # (regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~35_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~39_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & 
// ((\aluout_EX_r[30]~135_combout ))) # (regval2_ID[3] & (\ShiftLeft0~35_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~35_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\aluout_EX_r[30]~135_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~136 .extended_lut = "off";
defparam \aluout_EX_r[30]~136 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \aluout_EX_r[30]~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[30]~137 (
// Equation(s):
// \aluout_EX_r[30]~137_combout  = ( \ShiftRight0~5_combout  & ( \aluout_EX_r[30]~136_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & ( \aluout_EX_r[30]~136_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// (((regval1_ID[31])))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval2_ID[4])) # (\ShiftLeft0~43_combout ))) ) ) ) # ( \ShiftRight0~5_combout  & ( !\aluout_EX_r[30]~136_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & regval1_ID[31]) ) ) ) # ( !\ShiftRight0~5_combout  & 
// ( !\aluout_EX_r[30]~136_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((regval1_ID[31])))) # (\op2_ID[0]~DUPLICATE_q  & (\ShiftLeft0~43_combout  & (regval2_ID[4]))) ) ) )

	.dataa(!\ShiftLeft0~43_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\aluout_EX_r[30]~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~137 .extended_lut = "off";
defparam \aluout_EX_r[30]~137 .lut_mask = 64'h01F100F00DFD00F0;
defparam \aluout_EX_r[30]~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[30]~138 (
// Equation(s):
// \aluout_EX_r[30]~138_combout  = ( \aluout_EX_r[3]~8_combout  & ( \aluout_EX_r[30]~137_combout  & ( ((!\aluout_EX_r[3]~7_combout  & (!\regval1_ID[30]~DUPLICATE_q  $ (\regval2_ID[30]~DUPLICATE_q )))) # (\aluout_EX[28]~10_combout ) ) ) ) # ( 
// !\aluout_EX_r[3]~8_combout  & ( \aluout_EX_r[30]~137_combout  & ( ((\aluout_EX_r[3]~7_combout  & (!\regval1_ID[30]~DUPLICATE_q  $ (!\regval2_ID[30]~DUPLICATE_q )))) # (\aluout_EX[28]~10_combout ) ) ) ) # ( \aluout_EX_r[3]~8_combout  & ( 
// !\aluout_EX_r[30]~137_combout  & ( (!\aluout_EX_r[3]~7_combout  & (!\aluout_EX[28]~10_combout  & (!\regval1_ID[30]~DUPLICATE_q  $ (\regval2_ID[30]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[3]~8_combout  & ( !\aluout_EX_r[30]~137_combout  & ( 
// (\aluout_EX_r[3]~7_combout  & (!\aluout_EX[28]~10_combout  & (!\regval1_ID[30]~DUPLICATE_q  $ (!\regval2_ID[30]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX_r[3]~7_combout ),
	.datab(!\regval1_ID[30]~DUPLICATE_q ),
	.datac(!\regval2_ID[30]~DUPLICATE_q ),
	.datad(!\aluout_EX[28]~10_combout ),
	.datae(!\aluout_EX_r[3]~8_combout ),
	.dataf(!\aluout_EX_r[30]~137_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~138 .extended_lut = "off";
defparam \aluout_EX_r[30]~138 .lut_mask = 64'h1400820014FF82FF;
defparam \aluout_EX_r[30]~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y13_N36
cyclonev_lcell_comb \aluout_EX_r[30]~265 (
// Equation(s):
// \aluout_EX_r[30]~265_combout  = ( !\aluout_EX[28]~9_combout  & ( (((\aluout_EX_r[30]~134_combout  & ((\aluout_EX_r[30]~132_combout ) # (\aluout_EX_r[30]~133_combout )))) # (\aluout_EX_r[30]~138_combout )) ) ) # ( \aluout_EX[28]~9_combout  & ( 
// (\ShiftRight0~45_combout  & (((!\aluout_EX[28]~10_combout )))) ) )

	.dataa(!\ShiftRight0~45_combout ),
	.datab(!\aluout_EX_r[30]~133_combout ),
	.datac(!\aluout_EX[28]~10_combout ),
	.datad(!\aluout_EX_r[30]~134_combout ),
	.datae(!\aluout_EX[28]~9_combout ),
	.dataf(!\aluout_EX_r[30]~132_combout ),
	.datag(!\aluout_EX_r[30]~138_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~265_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~265 .extended_lut = "on";
defparam \aluout_EX_r[30]~265 .lut_mask = 64'h0F3F50500FFF5050;
defparam \aluout_EX_r[30]~265 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N45
cyclonev_lcell_comb \aluout_EX_r[30]~261 (
// Equation(s):
// \aluout_EX_r[30]~261_combout  = ( !\aluout_EX[27]~1_combout  & ( (((!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[30]~265_combout )) # (\aluout_EX_r[3]~14_combout  & ((\Add3~93_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout 
//  & (((\aluout_EX_r[30]~131_combout )))) # (\aluout_EX_r[3]~14_combout  & (\immval_ID[15]~DUPLICATE_q  & (((\regval1_ID[30]~DUPLICATE_q ))))) ) )

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[30]~131_combout ),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[3]~14_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\Add3~93_sumout ),
	.datag(!\aluout_EX_r[30]~265_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[30]~261_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[30]~261 .extended_lut = "on";
defparam \aluout_EX_r[30]~261 .lut_mask = 64'h0F0033050FFF3305;
defparam \aluout_EX_r[30]~261 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y13_N47
dffeas \aluout_EX[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[30]~261_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[30]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[30] .is_wysiwyg = "true";
defparam \aluout_EX[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N37
dffeas \regval_MEM[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[30]~16_combout ),
	.asdata(aluout_EX[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[30] .is_wysiwyg = "true";
defparam \regval_MEM[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N24
cyclonev_lcell_comb \regs[8][30]~feeder (
// Equation(s):
// \regs[8][30]~feeder_combout  = regval_MEM[30]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][30]~feeder .extended_lut = "off";
defparam \regs[8][30]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[8][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N26
dffeas \regs[8][30] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][30] .is_wysiwyg = "true";
defparam \regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N36
cyclonev_lcell_comb \regval1_ID~77 (
// Equation(s):
// \regval1_ID~77_combout  = ( \regs[11][30]~q  & ( \regs[9][30]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][30]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][30]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[11][30]~q  & ( \regs[9][30]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][30]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][30]~q ))))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[11][30]~q  & ( !\regs[9][30]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// (\regs[8][30]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][30]~q ))))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[11][30]~q  & ( !\regs[9][30]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][30]~q )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][30]~q ))))) ) ) )

	.dataa(!\regs[8][30]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[10][30]~q ),
	.datae(!\regs[11][30]~q ),
	.dataf(!\regs[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~77 .extended_lut = "off";
defparam \regval1_ID~77 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N36
cyclonev_lcell_comb \regval1_ID~78 (
// Equation(s):
// \regval1_ID~78_combout  = ( \regs[15][30]~q  & ( \regs[14][30]~q  & ( ((!inst_FE[4] & ((\regs[12][30]~q ))) # (inst_FE[4] & (\regs[13][30]~q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][30]~q  & ( \regs[14][30]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & ((\regs[12][30]~q ))) # (inst_FE[4] & (\regs[13][30]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[15][30]~q  & ( !\regs[14][30]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[12][30]~q ))) # 
// (inst_FE[4] & (\regs[13][30]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[15][30]~q  & ( !\regs[14][30]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[12][30]~q ))) # (inst_FE[4] & (\regs[13][30]~q )))) ) ) )

	.dataa(!\regs[13][30]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[12][30]~q ),
	.datae(!\regs[15][30]~q ),
	.dataf(!\regs[14][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~78 .extended_lut = "off";
defparam \regval1_ID~78 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~78 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y7_N35
dffeas \regs[6][30]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][30]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][30]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[6][30]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N12
cyclonev_lcell_comb \regval1_ID~76 (
// Equation(s):
// \regval1_ID~76_combout  = ( \regs[5][30]~q  & ( \regs[4][30]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[6][30]~DUPLICATE_q )) # (inst_FE[4] & ((\regs[7][30]~q )))) ) ) ) # ( !\regs[5][30]~q  & ( \regs[4][30]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][30]~DUPLICATE_q )) # (inst_FE[4] & ((\regs[7][30]~q ))))) ) ) ) # ( \regs[5][30]~q  & ( !\regs[4][30]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][30]~DUPLICATE_q )) # (inst_FE[4] & ((\regs[7][30]~q ))))) ) ) ) # ( !\regs[5][30]~q  & ( !\regs[4][30]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][30]~DUPLICATE_q 
// )) # (inst_FE[4] & ((\regs[7][30]~q ))))) ) ) )

	.dataa(!\regs[6][30]~DUPLICATE_q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[7][30]~q ),
	.datae(!\regs[5][30]~q ),
	.dataf(!\regs[4][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~76 .extended_lut = "off";
defparam \regval1_ID~76 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N30
cyclonev_lcell_comb \regval1_ID~75 (
// Equation(s):
// \regval1_ID~75_combout  = ( \regs[1][30]~q  & ( \regs[2][30]~q  & ( (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[0][30]~q ))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][30]~q )))) ) ) ) # ( !\regs[1][30]~q  & ( \regs[2][30]~q  & ( 
// (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[0][30]~q ))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[3][30]~q )))) ) ) ) # ( \regs[1][30]~q  & ( !\regs[2][30]~q  & ( (!inst_FE[4] & (\regs[0][30]~q  & (!\inst_FE[5]~DUPLICATE_q ))) # 
// (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][30]~q )))) ) ) ) # ( !\regs[1][30]~q  & ( !\regs[2][30]~q  & ( (!inst_FE[4] & (\regs[0][30]~q  & (!\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[3][30]~q )))) ) ) )

	.dataa(!\regs[0][30]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[3][30]~q ),
	.datae(!\regs[1][30]~q ),
	.dataf(!\regs[2][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~75 .extended_lut = "off";
defparam \regval1_ID~75 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval1_ID~75 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N6
cyclonev_lcell_comb \regval1_ID~79 (
// Equation(s):
// \regval1_ID~79_combout  = ( inst_FE[7] & ( \regval1_ID~75_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~77_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~78_combout ))) ) ) ) # ( !inst_FE[7] & ( \regval1_ID~75_combout  & ( 
// (!\inst_FE[6]~DUPLICATE_q ) # (\regval1_ID~76_combout ) ) ) ) # ( inst_FE[7] & ( !\regval1_ID~75_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~77_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~78_combout ))) ) ) ) # ( !inst_FE[7] & ( 
// !\regval1_ID~75_combout  & ( (\inst_FE[6]~DUPLICATE_q  & \regval1_ID~76_combout ) ) ) )

	.dataa(!\regval1_ID~77_combout ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regval1_ID~78_combout ),
	.datad(!\regval1_ID~76_combout ),
	.datae(!inst_FE[7]),
	.dataf(!\regval1_ID~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~79 .extended_lut = "off";
defparam \regval1_ID~79 .lut_mask = 64'h00334747CCFF4747;
defparam \regval1_ID~79 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N8
dffeas \regval1_ID[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~79_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[30]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[30] .is_wysiwyg = "true";
defparam \regval1_ID[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N36
cyclonev_lcell_comb \ShiftRight0~30 (
// Equation(s):
// \ShiftRight0~30_combout  = ( \regval1_ID[29]~DUPLICATE_q  & ( regval1_ID[28] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))) ) ) ) # ( !\regval1_ID[29]~DUPLICATE_q  & ( 
// regval1_ID[28] & ( (!regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q )) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[31])))) ) ) ) # ( \regval1_ID[29]~DUPLICATE_q  & ( !regval1_ID[28] & 
// ( (!regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q )) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[31])))) ) ) ) # ( !\regval1_ID[29]~DUPLICATE_q  & ( !regval1_ID[28] & ( (regval2_ID[1] 
// & ((!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[30]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[31])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[31]),
	.datad(!regval1_ID[30]),
	.datae(!\regval1_ID[29]~DUPLICATE_q ),
	.dataf(!regval1_ID[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~30 .extended_lut = "off";
defparam \ShiftRight0~30 .lut_mask = 64'h0145236789CDABEF;
defparam \ShiftRight0~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N42
cyclonev_lcell_comb \ShiftRight0~31 (
// Equation(s):
// \ShiftRight0~31_combout  = ( \regval1_ID[26]~DUPLICATE_q  & ( regval1_ID[25] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[24]))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[27]~DUPLICATE_q )))) ) ) ) # ( 
// !\regval1_ID[26]~DUPLICATE_q  & ( regval1_ID[25] & ( (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[24]))) # (regval2_ID[1] & (((\regval1_ID[27]~DUPLICATE_q  & \regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[26]~DUPLICATE_q  & ( 
// !regval1_ID[25] & ( (!regval2_ID[1] & (regval1_ID[24] & ((!\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[27]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[26]~DUPLICATE_q  & ( !regval1_ID[25] & ( 
// (!regval2_ID[1] & (regval1_ID[24] & ((!\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((\regval1_ID[27]~DUPLICATE_q  & \regval2_ID[0]~DUPLICATE_q )))) ) ) )

	.dataa(!regval1_ID[24]),
	.datab(!\regval1_ID[27]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[26]~DUPLICATE_q ),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~31 .extended_lut = "off";
defparam \ShiftRight0~31 .lut_mask = 64'h50035F0350F35FF3;
defparam \ShiftRight0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N42
cyclonev_lcell_comb \ShiftRight0~32 (
// Equation(s):
// \ShiftRight0~32_combout  = ( \ShiftRight0~31_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftRight0~30_combout )))) # (regval2_ID[3] & (regval1_ID[31])) ) ) # ( !\ShiftRight0~31_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~30_combout  & 
// regval2_ID[2])))) # (regval2_ID[3] & (regval1_ID[31])) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftRight0~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~32 .extended_lut = "off";
defparam \ShiftRight0~32 .lut_mask = 64'h111D111DDD1DDD1D;
defparam \ShiftRight0~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[24]~92 (
// Equation(s):
// \aluout_EX_r[24]~92_combout  = ( regval1_ID[31] & ( \ShiftRight0~32_combout  & ( (!\op2_ID[0]~DUPLICATE_q ) # ((!\aluout_EX[27]~4_combout  & (\ShiftLeft0~17_combout )) # (\aluout_EX[27]~4_combout  & ((\aluout_EX_r[24]~91_combout )))) ) ) ) # ( 
// !regval1_ID[31] & ( \ShiftRight0~32_combout  & ( (!\aluout_EX[27]~4_combout  & (\ShiftLeft0~17_combout  & ((\op2_ID[0]~DUPLICATE_q )))) # (\aluout_EX[27]~4_combout  & (((!\op2_ID[0]~DUPLICATE_q ) # (\aluout_EX_r[24]~91_combout )))) ) ) ) # ( 
// regval1_ID[31] & ( !\ShiftRight0~32_combout  & ( (!\aluout_EX[27]~4_combout  & (((!\op2_ID[0]~DUPLICATE_q )) # (\ShiftLeft0~17_combout ))) # (\aluout_EX[27]~4_combout  & (((\aluout_EX_r[24]~91_combout  & \op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_ID[31] & ( !\ShiftRight0~32_combout  & ( (\op2_ID[0]~DUPLICATE_q  & ((!\aluout_EX[27]~4_combout  & (\ShiftLeft0~17_combout )) # (\aluout_EX[27]~4_combout  & ((\aluout_EX_r[24]~91_combout ))))) ) ) )

	.dataa(!\aluout_EX[27]~4_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!\aluout_EX_r[24]~91_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[31]),
	.dataf(!\ShiftRight0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~92 .extended_lut = "off";
defparam \aluout_EX_r[24]~92 .lut_mask = 64'h0027AA275527FF27;
defparam \aluout_EX_r[24]~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N3
cyclonev_lcell_comb \aluout_EX_r[24]~222 (
// Equation(s):
// \aluout_EX_r[24]~222_combout  = ( \aluout_EX_r[24]~92_combout  & ( (!\aluout_EX_r[24]~221_combout ) # (!\aluout_EX[27]~3_combout ) ) ) # ( !\aluout_EX_r[24]~92_combout  & ( (!\aluout_EX_r[24]~221_combout  & \aluout_EX[27]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[24]~221_combout ),
	.datad(!\aluout_EX[27]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[24]~92_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~222 .extended_lut = "off";
defparam \aluout_EX_r[24]~222 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \aluout_EX_r[24]~222 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[24]~94 (
// Equation(s):
// \aluout_EX_r[24]~94_combout  = ( \aluout_EX[27]~3_combout  & ( \Equal15~1_combout  & ( !\aluout_EX[27]~2_combout  $ (!\aluout_EX_r[24]~222_combout ) ) ) ) # ( !\aluout_EX[27]~3_combout  & ( \Equal15~1_combout  & ( (!\aluout_EX[27]~2_combout  & 
// ((\aluout_EX_r[24]~222_combout ))) # (\aluout_EX[27]~2_combout  & (\aluout_EX_r[24]~297_combout )) ) ) ) # ( \aluout_EX[27]~3_combout  & ( !\Equal15~1_combout  & ( \aluout_EX_r[24]~223_combout  ) ) ) # ( !\aluout_EX[27]~3_combout  & ( !\Equal15~1_combout  
// & ( \aluout_EX_r[24]~223_combout  ) ) )

	.dataa(!\aluout_EX_r[24]~297_combout ),
	.datab(!\aluout_EX_r[24]~223_combout ),
	.datac(!\aluout_EX[27]~2_combout ),
	.datad(!\aluout_EX_r[24]~222_combout ),
	.datae(!\aluout_EX[27]~3_combout ),
	.dataf(!\Equal15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[24]~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[24]~94 .extended_lut = "off";
defparam \aluout_EX_r[24]~94 .lut_mask = 64'h3333333305F50FF0;
defparam \aluout_EX_r[24]~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N32
dffeas \aluout_EX[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[24]~94_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[24]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[24] .is_wysiwyg = "true";
defparam \aluout_EX[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N31
dffeas \regval_MEM[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[24]~10_combout ),
	.asdata(aluout_EX[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[24] .is_wysiwyg = "true";
defparam \regval_MEM[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y7_N1
dffeas \regs[9][24] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[24]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][24] .is_wysiwyg = "true";
defparam \regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y8_N26
dffeas \inst_FE[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~33_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[5] .is_wysiwyg = "true";
defparam \inst_FE[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N0
cyclonev_lcell_comb \regval1_ID~52 (
// Equation(s):
// \regval1_ID~52_combout  = ( \regs[11][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[4] & (((!inst_FE[5]) # (\regs[10][24]~q )))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[9][24]~q ))) ) ) ) # ( !\regs[11][24]~q  & ( \regs[8][24]~q  & ( (!inst_FE[4] & 
// (((!inst_FE[5]) # (\regs[10][24]~q )))) # (inst_FE[4] & (\regs[9][24]~q  & (!inst_FE[5]))) ) ) ) # ( \regs[11][24]~q  & ( !\regs[8][24]~q  & ( (!inst_FE[4] & (((inst_FE[5] & \regs[10][24]~q )))) # (inst_FE[4] & (((inst_FE[5])) # (\regs[9][24]~q ))) ) ) ) 
// # ( !\regs[11][24]~q  & ( !\regs[8][24]~q  & ( (!inst_FE[4] & (((inst_FE[5] & \regs[10][24]~q )))) # (inst_FE[4] & (\regs[9][24]~q  & (!inst_FE[5]))) ) ) )

	.dataa(!\regs[9][24]~q ),
	.datab(!inst_FE[4]),
	.datac(!inst_FE[5]),
	.datad(!\regs[10][24]~q ),
	.datae(!\regs[11][24]~q ),
	.dataf(!\regs[8][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~52 .extended_lut = "off";
defparam \regval1_ID~52 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regval1_ID~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N12
cyclonev_lcell_comb \regval1_ID~50 (
// Equation(s):
// \regval1_ID~50_combout  = ( \regs[1][24]~q  & ( \regs[3][24]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[2][24]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[1][24]~q  & ( \regs[3][24]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & ((\regs[0][24]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((\regs[2][24]~q )) # (inst_FE[4]))) ) ) ) # ( \regs[1][24]~q  & ( !\regs[3][24]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][24]~q )) # (inst_FE[4]))) # 
// (\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & (\regs[2][24]~q ))) ) ) ) # ( !\regs[1][24]~q  & ( !\regs[3][24]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][24]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[2][24]~q )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[2][24]~q ),
	.datad(!\regs[0][24]~q ),
	.datae(!\regs[1][24]~q ),
	.dataf(!\regs[3][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~50 .extended_lut = "off";
defparam \regval1_ID~50 .lut_mask = 64'h048C26AE159D37BF;
defparam \regval1_ID~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N48
cyclonev_lcell_comb \regval1_ID~51 (
// Equation(s):
// \regval1_ID~51_combout  = ( \regs[5][24]~q  & ( \regs[7][24]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][24]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][24]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[5][24]~q  & ( \regs[7][24]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][24]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][24]~q )))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( \regs[5][24]~q  & ( !\regs[7][24]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// ((\regs[4][24]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][24]~q )))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( !\regs[5][24]~q  & ( !\regs[7][24]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][24]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[6][24]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[6][24]~q ),
	.datad(!\regs[4][24]~q ),
	.datae(!\regs[5][24]~q ),
	.dataf(!\regs[7][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~51 .extended_lut = "off";
defparam \regval1_ID~51 .lut_mask = 64'h028A46CE139B57DF;
defparam \regval1_ID~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y5_N36
cyclonev_lcell_comb \regval1_ID~53 (
// Equation(s):
// \regval1_ID~53_combout  = ( \regs[15][24]~q  & ( \regs[14][24]~q  & ( ((!inst_FE[4] & (\regs[12][24]~q )) # (inst_FE[4] & ((\regs[13][24]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][24]~q  & ( \regs[14][24]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[12][24]~q )) # (inst_FE[4] & ((\regs[13][24]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[15][24]~q  & ( !\regs[14][24]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][24]~q )) # 
// (inst_FE[4] & ((\regs[13][24]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[15][24]~q  & ( !\regs[14][24]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][24]~q )) # (inst_FE[4] & ((\regs[13][24]~q ))))) ) ) )

	.dataa(!\regs[12][24]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[13][24]~q ),
	.datae(!\regs[15][24]~q ),
	.dataf(!\regs[14][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~53 .extended_lut = "off";
defparam \regval1_ID~53 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N3
cyclonev_lcell_comb \regval1_ID~54 (
// Equation(s):
// \regval1_ID~54_combout  = ( inst_FE[7] & ( \regval1_ID~53_combout  & ( (\regval1_ID~52_combout ) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !inst_FE[7] & ( \regval1_ID~53_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~50_combout )) # 
// (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~51_combout ))) ) ) ) # ( inst_FE[7] & ( !\regval1_ID~53_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & \regval1_ID~52_combout ) ) ) ) # ( !inst_FE[7] & ( !\regval1_ID~53_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// (\regval1_ID~50_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~51_combout ))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regval1_ID~52_combout ),
	.datac(!\regval1_ID~50_combout ),
	.datad(!\regval1_ID~51_combout ),
	.datae(!inst_FE[7]),
	.dataf(!\regval1_ID~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~54 .extended_lut = "off";
defparam \regval1_ID~54 .lut_mask = 64'h0A5F22220A5F7777;
defparam \regval1_ID~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y8_N4
dffeas \regval1_ID[24] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~54_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[24]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[24] .is_wysiwyg = "true";
defparam \regval1_ID[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N57
cyclonev_lcell_comb \Add0~134 (
// Equation(s):
// \Add0~134_combout  = ( PC_ID[24] & ( regval1_ID[24] ) ) # ( !PC_ID[24] & ( regval1_ID[24] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[24] & ( !regval1_ID[24] & ( 
// (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!PC_ID[24]),
	.dataf(!regval1_ID[24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~134 .extended_lut = "off";
defparam \Add0~134 .lut_mask = 64'h00000A0EF5F1FFFF;
defparam \Add0~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N9
cyclonev_lcell_comb \Add0~69 (
// Equation(s):
// \Add0~69_sumout  = SUM(( (\Add0~137_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[25]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~58  ))
// \Add0~70  = CARRY(( (\Add0~137_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[25]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( \Add0~58  
// ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~137_combout ),
	.datae(gnd),
	.dataf(!PC_FE[25]),
	.datag(gnd),
	.cin(\Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~69_sumout ),
	.cout(\Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \Add0~69 .extended_lut = "off";
defparam \Add0~69 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N33
cyclonev_lcell_comb \PC_FE[25]~feeder (
// Equation(s):
// \PC_FE[25]~feeder_combout  = \Add0~69_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~69_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[25]~feeder .extended_lut = "off";
defparam \PC_FE[25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N35
dffeas \PC_FE[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[25]~feeder_combout ),
	.asdata(PC_ID[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[25] .is_wysiwyg = "true";
defparam \PC_FE[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N5
dffeas \PC_ID[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[25]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[25]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[25] .is_wysiwyg = "true";
defparam \PC_ID[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N3
cyclonev_lcell_comb \Add0~137 (
// Equation(s):
// \Add0~137_combout  = ( PC_ID[25] & ( regval1_ID[25] ) ) # ( !PC_ID[25] & ( regval1_ID[25] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[25] & ( !regval1_ID[25] & ( 
// (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!PC_ID[25]),
	.dataf(!regval1_ID[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~137 .extended_lut = "off";
defparam \Add0~137 .lut_mask = 64'h00000A0EF5F1FFFF;
defparam \Add0~137 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N51
cyclonev_lcell_comb \PC_FE[26]~feeder (
// Equation(s):
// \PC_FE[26]~feeder_combout  = ( \Add0~85_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[26]~feeder .extended_lut = "off";
defparam \PC_FE[26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N53
dffeas \PC_FE[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[26]~feeder_combout ),
	.asdata(PC_ID[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[26] .is_wysiwyg = "true";
defparam \PC_FE[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N50
dffeas \PC_ID[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[26] .is_wysiwyg = "true";
defparam \PC_ID[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N51
cyclonev_lcell_comb \aluout_EX_r[26]~123 (
// Equation(s):
// \aluout_EX_r[26]~123_combout  = ( PC_ID[26] & ( regval1_ID[26] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[26] & ( regval1_ID[26] & ( (\Equal19~0_combout  & (!op1_ID[1] $ 
// (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[26] & ( !regval1_ID[26] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[0] & op1_ID[1])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[1]) # (op1_ID[0])))) ) ) ) # ( 
// !PC_ID[26] & ( !regval1_ID[26] & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[0] $ (!op1_ID[1])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[0]),
	.datad(!op1_ID[1]),
	.datae(!PC_ID[26]),
	.dataf(!regval1_ID[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~123 .extended_lut = "off";
defparam \aluout_EX_r[26]~123 .lut_mask = 64'h0110ABBF1540BFEF;
defparam \aluout_EX_r[26]~123 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[26]~220 (
// Equation(s):
// \aluout_EX_r[26]~220_combout  = ( \Add3~85_sumout  & ( (\aluout_EX_r[26]~123_combout ) # (\always4~0_combout ) ) ) # ( !\Add3~85_sumout  & ( (!\always4~0_combout  & \aluout_EX_r[26]~123_combout ) ) )

	.dataa(gnd),
	.datab(!\always4~0_combout ),
	.datac(!\aluout_EX_r[26]~123_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add3~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~220 .extended_lut = "off";
defparam \aluout_EX_r[26]~220 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \aluout_EX_r[26]~220 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N51
cyclonev_lcell_comb \aluout_EX_r[26]~218 (
// Equation(s):
// \aluout_EX_r[26]~218_combout  = ( \regval1_ID[26]~DUPLICATE_q  & ( (!\aluout_EX[27]~3_combout  & ((!op2_ID[2] & (\Add1~85_sumout )) # (op2_ID[2] & ((\regval2_ID[26]~DUPLICATE_q ))))) # (\aluout_EX[27]~3_combout  & (((\regval2_ID[26]~DUPLICATE_q )))) ) ) # 
// ( !\regval1_ID[26]~DUPLICATE_q  & ( (!\aluout_EX[27]~3_combout  & (\Add1~85_sumout  & ((!op2_ID[2])))) # (\aluout_EX[27]~3_combout  & (((!\regval2_ID[26]~DUPLICATE_q )))) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(!\Add1~85_sumout ),
	.datac(!\regval2_ID[26]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!\regval1_ID[26]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~218 .extended_lut = "off";
defparam \aluout_EX_r[26]~218 .lut_mask = 64'h72507250270F270F;
defparam \aluout_EX_r[26]~218 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[26]~269 (
// Equation(s):
// \aluout_EX_r[26]~269_combout  = ( !\op2_ID[0]~DUPLICATE_q  & ( (!\op2_ID[3]~DUPLICATE_q  & (((\aluout_EX_r[26]~218_combout )))) # (\op2_ID[3]~DUPLICATE_q  & (((!op2_ID[2] & ((\Add2~85_sumout ))) # (op2_ID[2] & (!\aluout_EX_r[26]~218_combout ))))) ) ) # ( 
// \op2_ID[0]~DUPLICATE_q  & ( !\op2_ID[3]~DUPLICATE_q  $ (((!\regval2_ID[26]~DUPLICATE_q  & (!\regval1_ID[26]~DUPLICATE_q )))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!\regval2_ID[26]~DUPLICATE_q ),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(!\Add2~85_sumout ),
	.datag(!\aluout_EX_r[26]~218_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~269_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~269 .extended_lut = "on";
defparam \aluout_EX_r[26]~269 .lut_mask = 64'h0A5A6A6A5F5A6A6A;
defparam \aluout_EX_r[26]~269 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[26]~121 (
// Equation(s):
// \aluout_EX_r[26]~121_combout  = ( \ShiftLeft0~24_combout  & ( regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftLeft0~25_combout ) ) ) ) # ( !\ShiftLeft0~24_combout  & ( regval2_ID[3] & ( (regval2_ID[2] & \ShiftLeft0~25_combout ) ) ) ) # ( 
// \ShiftLeft0~24_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & (\ShiftLeft0~39_combout )) # (regval2_ID[2] & ((\ShiftLeft0~35_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & (\ShiftLeft0~39_combout )) # 
// (regval2_ID[2] & ((\ShiftLeft0~35_combout ))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~25_combout ),
	.datac(!\ShiftLeft0~39_combout ),
	.datad(!\ShiftLeft0~35_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~121 .extended_lut = "off";
defparam \aluout_EX_r[26]~121 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \aluout_EX_r[26]~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N6
cyclonev_lcell_comb \ShiftLeft0~11 (
// Equation(s):
// \ShiftLeft0~11_combout  = ( \ShiftLeft0~10_combout  & ( \ShiftLeft0~9_combout  & ( (!regval2_ID[2] & ((regval2_ID[3]) # (\ShiftLeft0~8_combout ))) # (regval2_ID[2] & ((!regval2_ID[3]))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( \ShiftLeft0~9_combout  & ( 
// (!regval2_ID[3] & ((regval2_ID[2]) # (\ShiftLeft0~8_combout ))) ) ) ) # ( \ShiftLeft0~10_combout  & ( !\ShiftLeft0~9_combout  & ( (!regval2_ID[2] & ((regval2_ID[3]) # (\ShiftLeft0~8_combout ))) ) ) ) # ( !\ShiftLeft0~10_combout  & ( !\ShiftLeft0~9_combout 
//  & ( (\ShiftLeft0~8_combout  & (!regval2_ID[2] & !regval2_ID[3])) ) ) )

	.dataa(!\ShiftLeft0~8_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(!\ShiftLeft0~10_combout ),
	.dataf(!\ShiftLeft0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~11 .extended_lut = "off";
defparam \ShiftLeft0~11 .lut_mask = 64'h40404C4C70707C7C;
defparam \ShiftLeft0~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N30
cyclonev_lcell_comb \ShiftRight0~23 (
// Equation(s):
// \ShiftRight0~23_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1]) # (\regval1_ID[29]~DUPLICATE_q ) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// ((regval1_ID[26]))) # (regval2_ID[1] & (regval1_ID[28])) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (\regval1_ID[29]~DUPLICATE_q  & regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & 
// ( (!regval2_ID[1] & ((regval1_ID[26]))) # (regval2_ID[1] & (regval1_ID[28])) ) ) )

	.dataa(!regval1_ID[28]),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[26]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~23 .extended_lut = "off";
defparam \ShiftRight0~23 .lut_mask = 64'h05F5030305F5F3F3;
defparam \ShiftRight0~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N21
cyclonev_lcell_comb \ShiftRight0~24 (
// Equation(s):
// \ShiftRight0~24_combout  = ( \ShiftRight0~23_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # ((\ShiftRight0~22_combout )))) # (regval2_ID[3] & (((regval1_ID[31])))) ) ) # ( !\ShiftRight0~23_combout  & ( (!regval2_ID[3] & (regval2_ID[2] & 
// (\ShiftRight0~22_combout ))) # (regval2_ID[3] & (((regval1_ID[31])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!regval1_ID[31]),
	.datae(gnd),
	.dataf(!\ShiftRight0~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~24 .extended_lut = "off";
defparam \ShiftRight0~24 .lut_mask = 64'h043704378CBF8CBF;
defparam \ShiftRight0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N12
cyclonev_lcell_comb \aluout_EX_r[26]~122 (
// Equation(s):
// \aluout_EX_r[26]~122_combout  = ( regval1_ID[31] & ( \ShiftRight0~24_combout  & ( (!\op2_ID[0]~DUPLICATE_q ) # ((!\aluout_EX[27]~4_combout  & ((\ShiftLeft0~11_combout ))) # (\aluout_EX[27]~4_combout  & (\aluout_EX_r[26]~121_combout ))) ) ) ) # ( 
// !regval1_ID[31] & ( \ShiftRight0~24_combout  & ( (!\aluout_EX[27]~4_combout  & (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~11_combout )))) # (\aluout_EX[27]~4_combout  & ((!\op2_ID[0]~DUPLICATE_q ) # ((\aluout_EX_r[26]~121_combout )))) ) ) ) # ( 
// regval1_ID[31] & ( !\ShiftRight0~24_combout  & ( (!\aluout_EX[27]~4_combout  & ((!\op2_ID[0]~DUPLICATE_q ) # ((\ShiftLeft0~11_combout )))) # (\aluout_EX[27]~4_combout  & (\op2_ID[0]~DUPLICATE_q  & (\aluout_EX_r[26]~121_combout ))) ) ) ) # ( 
// !regval1_ID[31] & ( !\ShiftRight0~24_combout  & ( (\op2_ID[0]~DUPLICATE_q  & ((!\aluout_EX[27]~4_combout  & ((\ShiftLeft0~11_combout ))) # (\aluout_EX[27]~4_combout  & (\aluout_EX_r[26]~121_combout )))) ) ) )

	.dataa(!\aluout_EX[27]~4_combout ),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[26]~121_combout ),
	.datad(!\ShiftLeft0~11_combout ),
	.datae(!regval1_ID[31]),
	.dataf(!\ShiftRight0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~122 .extended_lut = "off";
defparam \aluout_EX_r[26]~122 .lut_mask = 64'h012389AB4567CDEF;
defparam \aluout_EX_r[26]~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[26]~219 (
// Equation(s):
// \aluout_EX_r[26]~219_combout  = ( \aluout_EX_r[26]~122_combout  & ( (!\aluout_EX[27]~3_combout ) # (!\aluout_EX_r[26]~218_combout ) ) ) # ( !\aluout_EX_r[26]~122_combout  & ( (\aluout_EX[27]~3_combout  & !\aluout_EX_r[26]~218_combout ) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_EX_r[26]~218_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[26]~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~219 .extended_lut = "off";
defparam \aluout_EX_r[26]~219 .lut_mask = 64'h55005500FFAAFFAA;
defparam \aluout_EX_r[26]~219 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[26]~124 (
// Equation(s):
// \aluout_EX_r[26]~124_combout  = ( \aluout_EX[27]~3_combout  & ( \aluout_EX_r[26]~219_combout  & ( (!\Equal15~1_combout  & (\aluout_EX_r[26]~220_combout )) # (\Equal15~1_combout  & ((!\aluout_EX[27]~2_combout ))) ) ) ) # ( !\aluout_EX[27]~3_combout  & ( 
// \aluout_EX_r[26]~219_combout  & ( (!\Equal15~1_combout  & (\aluout_EX_r[26]~220_combout )) # (\Equal15~1_combout  & (((!\aluout_EX[27]~2_combout ) # (\aluout_EX_r[26]~269_combout )))) ) ) ) # ( \aluout_EX[27]~3_combout  & ( !\aluout_EX_r[26]~219_combout  
// & ( (!\Equal15~1_combout  & (\aluout_EX_r[26]~220_combout )) # (\Equal15~1_combout  & ((\aluout_EX[27]~2_combout ))) ) ) ) # ( !\aluout_EX[27]~3_combout  & ( !\aluout_EX_r[26]~219_combout  & ( (!\Equal15~1_combout  & (\aluout_EX_r[26]~220_combout )) # 
// (\Equal15~1_combout  & (((\aluout_EX[27]~2_combout  & \aluout_EX_r[26]~269_combout )))) ) ) )

	.dataa(!\Equal15~1_combout ),
	.datab(!\aluout_EX_r[26]~220_combout ),
	.datac(!\aluout_EX[27]~2_combout ),
	.datad(!\aluout_EX_r[26]~269_combout ),
	.datae(!\aluout_EX[27]~3_combout ),
	.dataf(!\aluout_EX_r[26]~219_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[26]~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[26]~124 .extended_lut = "off";
defparam \aluout_EX_r[26]~124 .lut_mask = 64'h2227272772777272;
defparam \aluout_EX_r[26]~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N37
dffeas \aluout_EX[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[26]~124_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[26]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[26] .is_wysiwyg = "true";
defparam \aluout_EX[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N14
dffeas \regval_MEM[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[26]~24_combout ),
	.asdata(aluout_EX[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[26] .is_wysiwyg = "true";
defparam \regval_MEM[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y10_N52
dffeas \regs[2][26] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][26] .is_wysiwyg = "true";
defparam \regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N24
cyclonev_lcell_comb \regval2_ID~52 (
// Equation(s):
// \regval2_ID~52_combout  = ( \regs[14][26]~q  & ( inst_FE[3] & ( (inst_FE[2]) # (\regs[10][26]~q ) ) ) ) # ( !\regs[14][26]~q  & ( inst_FE[3] & ( (\regs[10][26]~q  & !inst_FE[2]) ) ) ) # ( \regs[14][26]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][26]~q 
// )) # (inst_FE[2] & ((\regs[6][26]~q ))) ) ) ) # ( !\regs[14][26]~q  & ( !inst_FE[3] & ( (!inst_FE[2] & (\regs[2][26]~q )) # (inst_FE[2] & ((\regs[6][26]~q ))) ) ) )

	.dataa(!\regs[2][26]~q ),
	.datab(!\regs[6][26]~q ),
	.datac(!\regs[10][26]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[14][26]~q ),
	.dataf(!inst_FE[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~52 .extended_lut = "off";
defparam \regval2_ID~52 .lut_mask = 64'h553355330F000FFF;
defparam \regval2_ID~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N48
cyclonev_lcell_comb \regval2_ID~51 (
// Equation(s):
// \regval2_ID~51_combout  = ( \regs[13][26]~q  & ( \regs[1][26]~q  & ( (!inst_FE[3] & (((!inst_FE[2]) # (\regs[5][26]~q )))) # (inst_FE[3] & (((inst_FE[2])) # (\regs[9][26]~q ))) ) ) ) # ( !\regs[13][26]~q  & ( \regs[1][26]~q  & ( (!inst_FE[3] & 
// (((!inst_FE[2]) # (\regs[5][26]~q )))) # (inst_FE[3] & (\regs[9][26]~q  & ((!inst_FE[2])))) ) ) ) # ( \regs[13][26]~q  & ( !\regs[1][26]~q  & ( (!inst_FE[3] & (((\regs[5][26]~q  & inst_FE[2])))) # (inst_FE[3] & (((inst_FE[2])) # (\regs[9][26]~q ))) ) ) ) 
// # ( !\regs[13][26]~q  & ( !\regs[1][26]~q  & ( (!inst_FE[3] & (((\regs[5][26]~q  & inst_FE[2])))) # (inst_FE[3] & (\regs[9][26]~q  & ((!inst_FE[2])))) ) ) )

	.dataa(!\regs[9][26]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[5][26]~q ),
	.datad(!inst_FE[2]),
	.datae(!\regs[13][26]~q ),
	.dataf(!\regs[1][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~51 .extended_lut = "off";
defparam \regval2_ID~51 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval2_ID~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y4_N0
cyclonev_lcell_comb \regval2_ID~50 (
// Equation(s):
// \regval2_ID~50_combout  = ( \regs[4][26]~q  & ( \regs[0][26]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regs[8][26]~q )) # (inst_FE[2] & ((\regs[12][26]~q )))) ) ) ) # ( !\regs[4][26]~q  & ( \regs[0][26]~q  & ( (!inst_FE[3] & (((!inst_FE[2])))) # 
// (inst_FE[3] & ((!inst_FE[2] & (\regs[8][26]~q )) # (inst_FE[2] & ((\regs[12][26]~q ))))) ) ) ) # ( \regs[4][26]~q  & ( !\regs[0][26]~q  & ( (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regs[8][26]~q )) # (inst_FE[2] & 
// ((\regs[12][26]~q ))))) ) ) ) # ( !\regs[4][26]~q  & ( !\regs[0][26]~q  & ( (inst_FE[3] & ((!inst_FE[2] & (\regs[8][26]~q )) # (inst_FE[2] & ((\regs[12][26]~q ))))) ) ) )

	.dataa(!\regs[8][26]~q ),
	.datab(!inst_FE[3]),
	.datac(!inst_FE[2]),
	.datad(!\regs[12][26]~q ),
	.datae(!\regs[4][26]~q ),
	.dataf(!\regs[0][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~50 .extended_lut = "off";
defparam \regval2_ID~50 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval2_ID~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N30
cyclonev_lcell_comb \regval2_ID~53 (
// Equation(s):
// \regval2_ID~53_combout  = ( \regs[7][26]~q  & ( inst_FE[2] & ( (!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][26]~q ) ) ) ) # ( !\regs[7][26]~q  & ( inst_FE[2] & ( (\regs[15][26]~q  & \inst_FE[3]~DUPLICATE_q ) ) ) ) # ( \regs[7][26]~q  & ( !inst_FE[2] & ( 
// (!\inst_FE[3]~DUPLICATE_q  & ((\regs[3][26]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[11][26]~q )) ) ) ) # ( !\regs[7][26]~q  & ( !inst_FE[2] & ( (!\inst_FE[3]~DUPLICATE_q  & ((\regs[3][26]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (\regs[11][26]~q )) ) ) )

	.dataa(!\regs[11][26]~q ),
	.datab(!\regs[15][26]~q ),
	.datac(!\regs[3][26]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[7][26]~q ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~53 .extended_lut = "off";
defparam \regval2_ID~53 .lut_mask = 64'h0F550F550033FF33;
defparam \regval2_ID~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N42
cyclonev_lcell_comb \regval2_ID~54 (
// Equation(s):
// \regval2_ID~54_combout  = ( inst_FE[1] & ( \regval2_ID~53_combout  & ( (inst_FE[0]) # (\regval2_ID~52_combout ) ) ) ) # ( !inst_FE[1] & ( \regval2_ID~53_combout  & ( (!inst_FE[0] & ((\regval2_ID~50_combout ))) # (inst_FE[0] & (\regval2_ID~51_combout )) ) 
// ) ) # ( inst_FE[1] & ( !\regval2_ID~53_combout  & ( (\regval2_ID~52_combout  & !inst_FE[0]) ) ) ) # ( !inst_FE[1] & ( !\regval2_ID~53_combout  & ( (!inst_FE[0] & ((\regval2_ID~50_combout ))) # (inst_FE[0] & (\regval2_ID~51_combout )) ) ) )

	.dataa(!\regval2_ID~52_combout ),
	.datab(!inst_FE[0]),
	.datac(!\regval2_ID~51_combout ),
	.datad(!\regval2_ID~50_combout ),
	.datae(!inst_FE[1]),
	.dataf(!\regval2_ID~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~54 .extended_lut = "off";
defparam \regval2_ID~54 .lut_mask = 64'h03CF444403CF7777;
defparam \regval2_ID~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y9_N43
dffeas \regval2_ID[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~54_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[26]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[26] .is_wysiwyg = "true";
defparam \regval2_ID[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y9_N18
cyclonev_lcell_comb \ShiftRight0~1 (
// Equation(s):
// \ShiftRight0~1_combout  = ( !regval2_ID[25] & ( !regval2_ID[29] & ( (!regval2_ID[26] & (!regval2_ID[28] & (!\regval2_ID[30]~DUPLICATE_q  & !regval2_ID[27]))) ) ) )

	.dataa(!regval2_ID[26]),
	.datab(!regval2_ID[28]),
	.datac(!\regval2_ID[30]~DUPLICATE_q ),
	.datad(!regval2_ID[27]),
	.datae(!regval2_ID[25]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~1 .extended_lut = "off";
defparam \ShiftRight0~1 .lut_mask = 64'h8000000000000000;
defparam \ShiftRight0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N33
cyclonev_lcell_comb \ShiftRight0~0 (
// Equation(s):
// \ShiftRight0~0_combout  = ( !\regval2_ID[22]~DUPLICATE_q  & ( (!regval2_ID[24] & !regval2_ID[23]) ) )

	.dataa(!regval2_ID[24]),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[23]),
	.datae(gnd),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~0 .extended_lut = "off";
defparam \ShiftRight0~0 .lut_mask = 64'hAA00AA0000000000;
defparam \ShiftRight0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N50
dffeas \regval2_ID[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~139_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[11] .is_wysiwyg = "true";
defparam \regval2_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N36
cyclonev_lcell_comb \ShiftRight0~4 (
// Equation(s):
// \ShiftRight0~4_combout  = ( !regval2_ID[14] & ( (!regval2_ID[10] & (!\regval2_ID[12]~DUPLICATE_q  & (!regval2_ID[11] & !\regval2_ID[13]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[10]),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(!regval2_ID[11]),
	.datad(!\regval2_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~4 .extended_lut = "off";
defparam \ShiftRight0~4 .lut_mask = 64'h8000800000000000;
defparam \ShiftRight0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N48
cyclonev_lcell_comb \ShiftRight0~5 (
// Equation(s):
// \ShiftRight0~5_combout  = ( \ShiftRight0~0_combout  & ( \ShiftRight0~4_combout  & ( (!\ShiftRight0~2_combout ) # ((!\ShiftRight0~3_combout ) # ((!\ShiftRight0~1_combout ) # (regval2_ID[9]))) ) ) ) # ( !\ShiftRight0~0_combout  & ( \ShiftRight0~4_combout  ) 
// ) # ( \ShiftRight0~0_combout  & ( !\ShiftRight0~4_combout  ) ) # ( !\ShiftRight0~0_combout  & ( !\ShiftRight0~4_combout  ) )

	.dataa(!\ShiftRight0~2_combout ),
	.datab(!\ShiftRight0~3_combout ),
	.datac(!regval2_ID[9]),
	.datad(!\ShiftRight0~1_combout ),
	.datae(!\ShiftRight0~0_combout ),
	.dataf(!\ShiftRight0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~5 .extended_lut = "off";
defparam \ShiftRight0~5 .lut_mask = 64'hFFFFFFFFFFFFFFEF;
defparam \ShiftRight0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N57
cyclonev_lcell_comb \aluout_EX[27]~4 (
// Equation(s):
// \aluout_EX[27]~4_combout  = ( !regval2_ID[4] & ( (!\ShiftRight0~5_combout ) # (\op2_ID[0]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[27]~4 .extended_lut = "off";
defparam \aluout_EX[27]~4 .lut_mask = 64'hCFCFCFCF00000000;
defparam \aluout_EX[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[16]~87 (
// Equation(s):
// \aluout_EX_r[16]~87_combout  = ( \aluout_EX[27]~4_combout  & ( \ShiftRight0~44_combout  & ( (!\op2_ID[0]~DUPLICATE_q ) # (\aluout_EX_r[16]~86_combout ) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( \ShiftRight0~44_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~31_combout ))) ) ) ) # ( \aluout_EX[27]~4_combout  & ( !\ShiftRight0~44_combout  & ( (\aluout_EX_r[16]~86_combout  & \op2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( 
// !\ShiftRight0~44_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~31_combout ))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\aluout_EX_r[16]~86_combout ),
	.datac(!\ShiftLeft0~31_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\aluout_EX[27]~4_combout ),
	.dataf(!\ShiftRight0~44_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~87 .extended_lut = "off";
defparam \aluout_EX_r[16]~87 .lut_mask = 64'h550F0033550FFF33;
defparam \aluout_EX_r[16]~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[16]~301 (
// Equation(s):
// \aluout_EX_r[16]~301_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~53_sumout )))) # (op2_ID[2] & (regval2_ID[16] & (\regval1_ID[16]~DUPLICATE_q ))))) # (\op2_ID[0]~DUPLICATE_q  & 
// (((\regval1_ID[16]~DUPLICATE_q )) # (regval2_ID[16]))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~53_sumout )))) # (op2_ID[2] & ((!regval2_ID[16]) # ((!\regval1_ID[16]~DUPLICATE_q )))))) # 
// (\op2_ID[0]~DUPLICATE_q  & (!regval2_ID[16] & (!\regval1_ID[16]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[16]),
	.datab(!\regval1_ID[16]~DUPLICATE_q ),
	.datac(!\Add2~53_sumout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!op2_ID[2]),
	.datag(!\Add1~53_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~301_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~301 .extended_lut = "on";
defparam \aluout_EX_r[16]~301 .lut_mask = 64'h0F770F881177EE88;
defparam \aluout_EX_r[16]~301 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[16]~88 (
// Equation(s):
// \aluout_EX_r[16]~88_combout  = ( \aluout_EX_r[16]~301_combout  & ( regval2_ID[16] & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout )) # (\aluout_EX_r[16]~87_combout ))) # (\aluout_EX[27]~3_combout  & ((!\aluout_EX[27]~2_combout  $ 
// (\regval1_ID[16]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[16]~301_combout  & ( regval2_ID[16] & ( (!\aluout_EX[27]~3_combout  & (\aluout_EX_r[16]~87_combout  & (!\aluout_EX[27]~2_combout ))) # (\aluout_EX[27]~3_combout  & ((!\aluout_EX[27]~2_combout  $ 
// (\regval1_ID[16]~DUPLICATE_q )))) ) ) ) # ( \aluout_EX_r[16]~301_combout  & ( !regval2_ID[16] & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout )) # (\aluout_EX_r[16]~87_combout ))) # (\aluout_EX[27]~3_combout  & ((!\aluout_EX[27]~2_combout  $ 
// (!\regval1_ID[16]~DUPLICATE_q )))) ) ) ) # ( !\aluout_EX_r[16]~301_combout  & ( !regval2_ID[16] & ( (!\aluout_EX[27]~3_combout  & (\aluout_EX_r[16]~87_combout  & (!\aluout_EX[27]~2_combout ))) # (\aluout_EX[27]~3_combout  & ((!\aluout_EX[27]~2_combout  $ 
// (!\regval1_ID[16]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(!\aluout_EX_r[16]~87_combout ),
	.datac(!\aluout_EX[27]~2_combout ),
	.datad(!\regval1_ID[16]~DUPLICATE_q ),
	.datae(!\aluout_EX_r[16]~301_combout ),
	.dataf(!regval2_ID[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~88 .extended_lut = "off";
defparam \aluout_EX_r[16]~88 .lut_mask = 64'h25702F7A70257A2F;
defparam \aluout_EX_r[16]~88 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N9
cyclonev_lcell_comb \aluout_EX_r[16]~90 (
// Equation(s):
// \aluout_EX_r[16]~90_combout  = ( \aluout_EX_r[16]~88_combout  & ( ((!\always4~0_combout  & (\aluout_EX_r[16]~89_combout )) # (\always4~0_combout  & ((\Add3~53_sumout )))) # (\Equal15~1_combout ) ) ) # ( !\aluout_EX_r[16]~88_combout  & ( 
// (!\Equal15~1_combout  & ((!\always4~0_combout  & (\aluout_EX_r[16]~89_combout )) # (\always4~0_combout  & ((\Add3~53_sumout ))))) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal15~1_combout ),
	.datac(!\aluout_EX_r[16]~89_combout ),
	.datad(!\Add3~53_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[16]~88_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[16]~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[16]~90 .extended_lut = "off";
defparam \aluout_EX_r[16]~90 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \aluout_EX_r[16]~90 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N10
dffeas \aluout_EX[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~90_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[16]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16] .is_wysiwyg = "true";
defparam \aluout_EX[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N14
dffeas \regval_MEM[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[16]~46_combout ),
	.asdata(aluout_EX[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[16]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[16] .is_wysiwyg = "true";
defparam \regval_MEM[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y11_N21
cyclonev_lcell_comb \regs[2][16]~feeder (
// Equation(s):
// \regs[2][16]~feeder_combout  = ( regval_MEM[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][16]~feeder .extended_lut = "off";
defparam \regs[2][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y11_N22
dffeas \regs[2][16] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][16] .is_wysiwyg = "true";
defparam \regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N38
dffeas \regs[0][16]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][16]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[0][16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N3
cyclonev_lcell_comb \regval1_ID~135 (
// Equation(s):
// \regval1_ID~135_combout  = ( \regs[1][16]~q  & ( \regs[0][16]~DUPLICATE_q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[2][16]~q )) # (inst_FE[4] & ((\regs[3][16]~q )))) ) ) ) # ( !\regs[1][16]~q  & ( \regs[0][16]~DUPLICATE_q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[2][16]~q )) # (inst_FE[4] & ((\regs[3][16]~q ))))) ) ) ) # ( \regs[1][16]~q  & ( !\regs[0][16]~DUPLICATE_q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[2][16]~q )) # (inst_FE[4] & ((\regs[3][16]~q ))))) ) ) ) # ( !\regs[1][16]~q  & ( !\regs[0][16]~DUPLICATE_q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[2][16]~q )) # 
// (inst_FE[4] & ((\regs[3][16]~q ))))) ) ) )

	.dataa(!\regs[2][16]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[3][16]~q ),
	.datae(!\regs[1][16]~q ),
	.dataf(!\regs[0][16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~135 .extended_lut = "off";
defparam \regval1_ID~135 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~135 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N48
cyclonev_lcell_comb \regval1_ID~138 (
// Equation(s):
// \regval1_ID~138_combout  = ( \regs[15][16]~q  & ( \regs[13][16]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][16]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][16]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[15][16]~q  & ( \regs[13][16]~q  & ( (!inst_FE[4] 
// & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][16]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][16]~q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[15][16]~q  & ( !\regs[13][16]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// ((\regs[12][16]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][16]~q )))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][16]~q  & ( !\regs[13][16]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][16]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[14][16]~q )))) ) ) )

	.dataa(!\regs[14][16]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[12][16]~q ),
	.datae(!\regs[15][16]~q ),
	.dataf(!\regs[13][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~138_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~138 .extended_lut = "off";
defparam \regval1_ID~138 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~138 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N18
cyclonev_lcell_comb \regval1_ID~136 (
// Equation(s):
// \regval1_ID~136_combout  = ( \regs[5][16]~q  & ( \regs[6][16]~q  & ( (!inst_FE[4] & (((\regs[4][16]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][16]~q )))) ) ) ) # ( !\regs[5][16]~q  & ( \regs[6][16]~q  & ( 
// (!inst_FE[4] & (((\regs[4][16]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][16]~q )))) ) ) ) # ( \regs[5][16]~q  & ( !\regs[6][16]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][16]~q ))) # 
// (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][16]~q )))) ) ) ) # ( !\regs[5][16]~q  & ( !\regs[6][16]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][16]~q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][16]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[4][16]~q ),
	.datad(!\regs[7][16]~q ),
	.datae(!\regs[5][16]~q ),
	.dataf(!\regs[6][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~136 .extended_lut = "off";
defparam \regval1_ID~136 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval1_ID~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N6
cyclonev_lcell_comb \regval1_ID~137 (
// Equation(s):
// \regval1_ID~137_combout  = ( \regs[11][16]~q  & ( \regs[8][16]~q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[10][16]~q )))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[9][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( \regs[8][16]~q  
// & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[10][16]~q )))) # (inst_FE[4] & (\regs[9][16]~q  & (!\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( \regs[11][16]~q  & ( !\regs[8][16]~q  & ( (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[10][16]~q )))) 
// # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[9][16]~q ))) ) ) ) # ( !\regs[11][16]~q  & ( !\regs[8][16]~q  & ( (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[10][16]~q )))) # (inst_FE[4] & (\regs[9][16]~q  & (!\inst_FE[5]~DUPLICATE_q ))) ) ) 
// )

	.dataa(!\regs[9][16]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[10][16]~q ),
	.datae(!\regs[11][16]~q ),
	.dataf(!\regs[8][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~137 .extended_lut = "off";
defparam \regval1_ID~137 .lut_mask = 64'h101C131FD0DCD3DF;
defparam \regval1_ID~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N6
cyclonev_lcell_comb \regval1_ID~139 (
// Equation(s):
// \regval1_ID~139_combout  = ( \regval1_ID~137_combout  & ( inst_FE[7] & ( (!inst_FE[6]) # (\regval1_ID~138_combout ) ) ) ) # ( !\regval1_ID~137_combout  & ( inst_FE[7] & ( (\regval1_ID~138_combout  & inst_FE[6]) ) ) ) # ( \regval1_ID~137_combout  & ( 
// !inst_FE[7] & ( (!inst_FE[6] & (\regval1_ID~135_combout )) # (inst_FE[6] & ((\regval1_ID~136_combout ))) ) ) ) # ( !\regval1_ID~137_combout  & ( !inst_FE[7] & ( (!inst_FE[6] & (\regval1_ID~135_combout )) # (inst_FE[6] & ((\regval1_ID~136_combout ))) ) ) )

	.dataa(!\regval1_ID~135_combout ),
	.datab(!\regval1_ID~138_combout ),
	.datac(!inst_FE[6]),
	.datad(!\regval1_ID~136_combout ),
	.datae(!\regval1_ID~137_combout ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~139 .extended_lut = "off";
defparam \regval1_ID~139 .lut_mask = 64'h505F505F0303F3F3;
defparam \regval1_ID~139 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N7
dffeas \regval1_ID[16]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~139_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[16]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N42
cyclonev_lcell_comb \Add0~133 (
// Equation(s):
// \Add0~133_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( \regval1_ID[16]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\Equal20~0_combout  & (((\regval1_ID[16]~DUPLICATE_q )))) # (\Equal20~0_combout  & 
// ((!\pctarget_EX_w~0_combout  & ((\regval1_ID[16]~DUPLICATE_q ))) # (\pctarget_EX_w~0_combout  & (\PC_ID[16]~DUPLICATE_q )))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((\regval1_ID[16]~DUPLICATE_q ))) # 
// (\pctarget_EX_w~0_combout  & (\PC_ID[16]~DUPLICATE_q )) ) ) ) # ( !\LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((\regval1_ID[16]~DUPLICATE_q ))) # (\pctarget_EX_w~0_combout  & (\PC_ID[16]~DUPLICATE_q )) ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!\PC_ID[16]~DUPLICATE_q ),
	.datad(!\regval1_ID[16]~DUPLICATE_q ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~133 .extended_lut = "off";
defparam \Add0~133 .lut_mask = 64'h03CF03CF01EF00FF;
defparam \Add0~133 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N15
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( (\Add0~132_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[17]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( 
// \Add0~54  ))
// \Add0~50  = CARRY(( (\Add0~132_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[17]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( 
// \Add0~54  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\Add0~132_combout ),
	.datae(gnd),
	.dataf(!PC_FE[17]),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000F87000000077;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N39
cyclonev_lcell_comb \PC_FE[17]~feeder (
// Equation(s):
// \PC_FE[17]~feeder_combout  = ( \Add0~49_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[17]~feeder .extended_lut = "off";
defparam \PC_FE[17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N41
dffeas \PC_FE[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[17]~feeder_combout ),
	.asdata(PC_ID[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[17] .is_wysiwyg = "true";
defparam \PC_FE[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N23
dffeas \PC_ID[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[17] .is_wysiwyg = "true";
defparam \PC_ID[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[17]~84 (
// Equation(s):
// \aluout_EX_r[17]~84_combout  = ( PC_ID[17] & ( regval1_ID[17] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[17] & ( regval1_ID[17] & ( (\Equal19~0_combout  & (!op1_ID[1] $ 
// (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[17] & ( !regval1_ID[17] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[1] & op1_ID[0])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[0]) # (op1_ID[1])))) ) ) ) # ( 
// !PC_ID[17] & ( !regval1_ID[17] & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[1] $ (!op1_ID[0])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[0]),
	.datae(!PC_ID[17]),
	.dataf(!regval1_ID[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~84 .extended_lut = "off";
defparam \aluout_EX_r[17]~84 .lut_mask = 64'h0110ABBF1450BEFF;
defparam \aluout_EX_r[17]~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N51
cyclonev_lcell_comb \Add3~49 (
// Equation(s):
// \Add3~49_sumout  = SUM(( regval1_ID[17] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~54  ))
// \Add3~50  = CARRY(( regval1_ID[17] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~54  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~49_sumout ),
	.cout(\Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \Add3~49 .extended_lut = "off";
defparam \Add3~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[17]~305 (
// Equation(s):
// \aluout_EX_r[17]~305_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~49_sumout )))) # (op2_ID[2] & (regval1_ID[17] & ((regval2_ID[17])))))) # (\op2_ID[0]~DUPLICATE_q  & ((((regval2_ID[17]))) # 
// (regval1_ID[17]))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~49_sumout )))) # (op2_ID[2] & ((!regval1_ID[17]) # ((!regval2_ID[17])))))) # (\op2_ID[0]~DUPLICATE_q  & (!regval1_ID[17] & (((!regval2_ID[17]))))) ) 
// )

	.dataa(!regval1_ID[17]),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\Add2~49_sumout ),
	.datad(!op2_ID[2]),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!regval2_ID[17]),
	.datag(!\Add1~49_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~305_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~305 .extended_lut = "on";
defparam \aluout_EX_r[17]~305 .lut_mask = 64'h1D112EEE3F770C88;
defparam \aluout_EX_r[17]~305 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N15
cyclonev_lcell_comb \ShiftLeft0~28 (
// Equation(s):
// \ShiftLeft0~28_combout  = ( \ShiftLeft0~1_combout  & ( (!regval2_ID[3] & !regval2_ID[2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~28 .extended_lut = "off";
defparam \ShiftLeft0~28 .lut_mask = 64'h00000000F000F000;
defparam \ShiftLeft0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N30
cyclonev_lcell_comb \ShiftRight0~6 (
// Equation(s):
// \ShiftRight0~6_combout  = ( regval2_ID[1] & ( regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[21] & ( 
// (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[22]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[23]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[24])) ) ) ) # ( !regval2_ID[1] & 
// ( !regval1_ID[21] & ( (\regval1_ID[22]~DUPLICATE_q  & \regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[22]~DUPLICATE_q ),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[24]),
	.datad(!\regval1_ID[23]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~6 .extended_lut = "off";
defparam \ShiftRight0~6 .lut_mask = 64'h111103CFDDDD03CF;
defparam \ShiftRight0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N21
cyclonev_lcell_comb \ShiftRight0~13 (
// Equation(s):
// \ShiftRight0~13_combout  = ( regval1_ID[17] & ( regval1_ID[18] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[20]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[17] & ( 
// regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q  & ((regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1]) # (\regval1_ID[20]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[17] & ( !regval1_ID[18] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])) # (\regval1_ID[19]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (((\regval1_ID[20]~DUPLICATE_q  & regval2_ID[1])))) ) ) ) # ( !regval1_ID[17] & ( !regval1_ID[18] & ( (regval2_ID[1] & 
// ((!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[19]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[20]~DUPLICATE_q ))))) ) ) )

	.dataa(!\regval1_ID[19]~DUPLICATE_q ),
	.datab(!\regval1_ID[20]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[17]),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~13 .extended_lut = "off";
defparam \ShiftRight0~13 .lut_mask = 64'h0053F0530F53FF53;
defparam \ShiftRight0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N54
cyclonev_lcell_comb \ShiftRight0~43 (
// Equation(s):
// \ShiftRight0~43_combout  = ( \ShiftRight0~8_combout  & ( \ShiftRight0~7_combout  & ( ((!regval2_ID[2] & ((\ShiftRight0~13_combout ))) # (regval2_ID[2] & (\ShiftRight0~6_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftRight0~8_combout  & ( 
// \ShiftRight0~7_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~13_combout ))) # (regval2_ID[2] & (\ShiftRight0~6_combout )))) # (regval2_ID[3] & (!regval2_ID[2])) ) ) ) # ( \ShiftRight0~8_combout  & ( !\ShiftRight0~7_combout  & ( 
// (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~13_combout ))) # (regval2_ID[2] & (\ShiftRight0~6_combout )))) # (regval2_ID[3] & (regval2_ID[2])) ) ) ) # ( !\ShiftRight0~8_combout  & ( !\ShiftRight0~7_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & 
// ((\ShiftRight0~13_combout ))) # (regval2_ID[2] & (\ShiftRight0~6_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~13_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!\ShiftRight0~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~43 .extended_lut = "off";
defparam \ShiftRight0~43 .lut_mask = 64'h028A139B46CE57DF;
defparam \ShiftRight0~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[17]~81 (
// Equation(s):
// \aluout_EX_r[17]~81_combout  = ( \ShiftLeft0~12_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & ((\ShiftLeft0~27_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )) ) ) ) # ( !\ShiftLeft0~12_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// ((\ShiftLeft0~27_combout ))) # (regval2_ID[3] & (\ShiftLeft0~0_combout )) ) ) ) # ( \ShiftLeft0~12_combout  & ( !regval2_ID[2] & ( (regval2_ID[3]) # (\ShiftLeft0~26_combout ) ) ) ) # ( !\ShiftLeft0~12_combout  & ( !regval2_ID[2] & ( 
// (\ShiftLeft0~26_combout  & !regval2_ID[3]) ) ) )

	.dataa(!\ShiftLeft0~0_combout ),
	.datab(!\ShiftLeft0~27_combout ),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~12_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~81 .extended_lut = "off";
defparam \aluout_EX_r[17]~81 .lut_mask = 64'h0F000FFF33553355;
defparam \aluout_EX_r[17]~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[17]~82 (
// Equation(s):
// \aluout_EX_r[17]~82_combout  = ( \op2_ID[0]~DUPLICATE_q  & ( \aluout_EX[27]~4_combout  & ( \aluout_EX_r[17]~81_combout  ) ) ) # ( !\op2_ID[0]~DUPLICATE_q  & ( \aluout_EX[27]~4_combout  & ( \ShiftRight0~43_combout  ) ) ) # ( \op2_ID[0]~DUPLICATE_q  & ( 
// !\aluout_EX[27]~4_combout  & ( \ShiftLeft0~28_combout  ) ) ) # ( !\op2_ID[0]~DUPLICATE_q  & ( !\aluout_EX[27]~4_combout  & ( regval1_ID[31] ) ) )

	.dataa(!\ShiftLeft0~28_combout ),
	.datab(!\ShiftRight0~43_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\aluout_EX_r[17]~81_combout ),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(!\aluout_EX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~82 .extended_lut = "off";
defparam \aluout_EX_r[17]~82 .lut_mask = 64'h0F0F5555333300FF;
defparam \aluout_EX_r[17]~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[17]~83 (
// Equation(s):
// \aluout_EX_r[17]~83_combout  = ( \aluout_EX_r[17]~305_combout  & ( \aluout_EX_r[17]~82_combout  & ( (!\aluout_EX[27]~3_combout ) # (!regval1_ID[17] $ (!\aluout_EX[27]~2_combout  $ (regval2_ID[17]))) ) ) ) # ( !\aluout_EX_r[17]~305_combout  & ( 
// \aluout_EX_r[17]~82_combout  & ( !\aluout_EX[27]~2_combout  $ (((\aluout_EX[27]~3_combout  & (!regval1_ID[17] $ (regval2_ID[17]))))) ) ) ) # ( \aluout_EX_r[17]~305_combout  & ( !\aluout_EX_r[17]~82_combout  & ( !\aluout_EX[27]~2_combout  $ 
// (((!\aluout_EX[27]~3_combout ) # (!regval1_ID[17] $ (regval2_ID[17])))) ) ) ) # ( !\aluout_EX_r[17]~305_combout  & ( !\aluout_EX_r[17]~82_combout  & ( (\aluout_EX[27]~3_combout  & (!regval1_ID[17] $ (!\aluout_EX[27]~2_combout  $ (regval2_ID[17])))) ) ) )

	.dataa(!regval1_ID[17]),
	.datab(!\aluout_EX[27]~2_combout ),
	.datac(!regval2_ID[17]),
	.datad(!\aluout_EX[27]~3_combout ),
	.datae(!\aluout_EX_r[17]~305_combout ),
	.dataf(!\aluout_EX_r[17]~82_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~83 .extended_lut = "off";
defparam \aluout_EX_r[17]~83 .lut_mask = 64'h00693369CC69FF69;
defparam \aluout_EX_r[17]~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[17]~85 (
// Equation(s):
// \aluout_EX_r[17]~85_combout  = ( \aluout_EX_r[17]~83_combout  & ( ((!\always4~0_combout  & (\aluout_EX_r[17]~84_combout )) # (\always4~0_combout  & ((\Add3~49_sumout )))) # (\Equal15~1_combout ) ) ) # ( !\aluout_EX_r[17]~83_combout  & ( 
// (!\Equal15~1_combout  & ((!\always4~0_combout  & (\aluout_EX_r[17]~84_combout )) # (\always4~0_combout  & ((\Add3~49_sumout ))))) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal15~1_combout ),
	.datac(!\aluout_EX_r[17]~84_combout ),
	.datad(!\Add3~49_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[17]~83_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[17]~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[17]~85 .extended_lut = "off";
defparam \aluout_EX_r[17]~85 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \aluout_EX_r[17]~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \aluout_EX[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[17]~85_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[17]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[17] .is_wysiwyg = "true";
defparam \aluout_EX[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N37
dffeas \regval_MEM[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[17]~44_combout ),
	.asdata(aluout_EX[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[17] .is_wysiwyg = "true";
defparam \regval_MEM[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N22
dffeas \regs[3][17] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[17]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][17] .is_wysiwyg = "true";
defparam \regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N54
cyclonev_lcell_comb \regval1_ID~143 (
// Equation(s):
// \regval1_ID~143_combout  = ( \regs[15][17]~q  & ( \regs[11][17]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][17]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][17]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[15][17]~q  & ( \regs[11][17]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[3][17]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & \regs[7][17]~q )))) ) ) ) # ( \regs[15][17]~q  & ( !\regs[11][17]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[3][17]~q  & (!inst_FE[7]))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((\regs[7][17]~q ) # (inst_FE[7])))) ) ) ) # ( !\regs[15][17]~q  & ( !\regs[11][17]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][17]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][17]~q ))))) ) ) )

	.dataa(!\regs[3][17]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[7][17]~q ),
	.datae(!\regs[15][17]~q ),
	.dataf(!\regs[11][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~143 .extended_lut = "off";
defparam \regval1_ID~143 .lut_mask = 64'h407043734C7C4F7F;
defparam \regval1_ID~143 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N54
cyclonev_lcell_comb \regval1_ID~140 (
// Equation(s):
// \regval1_ID~140_combout  = ( \regs[4][17]~q  & ( \regs[12][17]~q  & ( ((!inst_FE[7] & (\regs[0][17]~q )) # (inst_FE[7] & ((\regs[8][17]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[4][17]~q  & ( \regs[12][17]~q  & ( (!inst_FE[7] & (\regs[0][17]~q  
// & (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[8][17]~q ) # (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[4][17]~q  & ( !\regs[12][17]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[0][17]~q ))) # (inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q  & \regs[8][17]~q )))) ) ) ) # ( !\regs[4][17]~q  & ( !\regs[12][17]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[0][17]~q )) # (inst_FE[7] & ((\regs[8][17]~q ))))) ) ) )

	.dataa(!\regs[0][17]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[8][17]~q ),
	.datae(!\regs[4][17]~q ),
	.dataf(!\regs[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~140_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~140 .extended_lut = "off";
defparam \regval1_ID~140 .lut_mask = 64'h40704C7C43734F7F;
defparam \regval1_ID~140 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N54
cyclonev_lcell_comb \regval1_ID~142 (
// Equation(s):
// \regval1_ID~142_combout  = ( \regs[14][17]~q  & ( \regs[10][17]~q  & ( ((!inst_FE[6] & ((\regs[2][17]~q ))) # (inst_FE[6] & (\regs[6][17]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[14][17]~q  & ( \regs[10][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & 
// ((\regs[2][17]~q ))) # (inst_FE[6] & (\regs[6][17]~q )))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[14][17]~q  & ( !\regs[10][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[2][17]~q ))) # (inst_FE[6] & (\regs[6][17]~q )))) # (inst_FE[7] & 
// (((inst_FE[6])))) ) ) ) # ( !\regs[14][17]~q  & ( !\regs[10][17]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & ((\regs[2][17]~q ))) # (inst_FE[6] & (\regs[6][17]~q )))) ) ) )

	.dataa(!\regs[6][17]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[2][17]~q ),
	.datae(!\regs[14][17]~q ),
	.dataf(!\regs[10][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~142 .extended_lut = "off";
defparam \regval1_ID~142 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~142 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N48
cyclonev_lcell_comb \regval1_ID~141 (
// Equation(s):
// \regval1_ID~141_combout  = ( \regs[5][17]~q  & ( \regs[1][17]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & (\regs[9][17]~q )) # (inst_FE[6] & ((\regs[13][17]~q )))) ) ) ) # ( !\regs[5][17]~q  & ( \regs[1][17]~q  & ( (!inst_FE[7] & (((!inst_FE[6])))) # 
// (inst_FE[7] & ((!inst_FE[6] & (\regs[9][17]~q )) # (inst_FE[6] & ((\regs[13][17]~q ))))) ) ) ) # ( \regs[5][17]~q  & ( !\regs[1][17]~q  & ( (!inst_FE[7] & (((inst_FE[6])))) # (inst_FE[7] & ((!inst_FE[6] & (\regs[9][17]~q )) # (inst_FE[6] & 
// ((\regs[13][17]~q ))))) ) ) ) # ( !\regs[5][17]~q  & ( !\regs[1][17]~q  & ( (inst_FE[7] & ((!inst_FE[6] & (\regs[9][17]~q )) # (inst_FE[6] & ((\regs[13][17]~q ))))) ) ) )

	.dataa(!\regs[9][17]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[13][17]~q ),
	.datae(!\regs[5][17]~q ),
	.dataf(!\regs[1][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~141 .extended_lut = "off";
defparam \regval1_ID~141 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N12
cyclonev_lcell_comb \regval1_ID~144 (
// Equation(s):
// \regval1_ID~144_combout  = ( inst_FE[4] & ( \regval1_ID~141_combout  & ( (!\inst_FE[5]~DUPLICATE_q ) # (\regval1_ID~143_combout ) ) ) ) # ( !inst_FE[4] & ( \regval1_ID~141_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~140_combout )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~142_combout ))) ) ) ) # ( inst_FE[4] & ( !\regval1_ID~141_combout  & ( (\regval1_ID~143_combout  & \inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !inst_FE[4] & ( !\regval1_ID~141_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (\regval1_ID~140_combout )) # (\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~142_combout ))) ) ) )

	.dataa(!\regval1_ID~143_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~140_combout ),
	.datad(!\regval1_ID~142_combout ),
	.datae(!inst_FE[4]),
	.dataf(!\regval1_ID~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~144 .extended_lut = "off";
defparam \regval1_ID~144 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \regval1_ID~144 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N14
dffeas \regval1_ID[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~144_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[17]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[17] .is_wysiwyg = "true";
defparam \regval1_ID[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N21
cyclonev_lcell_comb \Add0~132 (
// Equation(s):
// \Add0~132_combout  = ( PC_ID[17] & ( \pctarget_EX_w~0_combout  & ( ((!\Selector0~3_combout ) # ((\Equal20~0_combout  & !\LessThan6~23_combout ))) # (regval1_ID[17]) ) ) ) # ( !PC_ID[17] & ( \pctarget_EX_w~0_combout  & ( (regval1_ID[17] & 
// (\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) ) # ( PC_ID[17] & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[17] ) ) ) # ( !PC_ID[17] & ( !\pctarget_EX_w~0_combout  & ( regval1_ID[17] ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!regval1_ID[17]),
	.datac(!\LessThan6~23_combout ),
	.datad(!\Selector0~3_combout ),
	.datae(!PC_ID[17]),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~132 .extended_lut = "off";
defparam \Add0~132 .lut_mask = 64'h333333330023FF73;
defparam \Add0~132 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N18
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[18]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( (\Add0~131_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( 
// \Add0~50  ))
// \Add0~46  = CARRY(( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[18]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( (\Add0~131_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( 
// \Add0~50  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!PC_FE[18]),
	.datae(gnd),
	.dataf(!\Add0~131_combout ),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FF880000078F;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N36
cyclonev_lcell_comb \PC_FE[18]~feeder (
// Equation(s):
// \PC_FE[18]~feeder_combout  = \Add0~45_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~45_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[18]~feeder .extended_lut = "off";
defparam \PC_FE[18]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N38
dffeas \PC_FE[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[18]~feeder_combout ),
	.asdata(PC_ID[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[18] .is_wysiwyg = "true";
defparam \PC_FE[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N47
dffeas \PC_ID[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[18] .is_wysiwyg = "true";
defparam \PC_ID[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[18]~79 (
// Equation(s):
// \aluout_EX_r[18]~79_combout  = ( op1_ID[0] & ( op1_ID[1] & ( PC_ID[18] ) ) ) # ( !op1_ID[0] & ( op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[18])) # (\Equal19~0_combout  & ((!\immval_ID[15]~DUPLICATE_q  $ (!regval1_ID[18])))) ) ) ) # ( op1_ID[0] & ( 
// !op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[18])) # (\Equal19~0_combout  & (((regval1_ID[18]) # (\immval_ID[15]~DUPLICATE_q )))) ) ) ) # ( !op1_ID[0] & ( !op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[18])) # (\Equal19~0_combout  & 
// (((\immval_ID[15]~DUPLICATE_q  & regval1_ID[18])))) ) ) )

	.dataa(!PC_ID[18]),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!regval1_ID[18]),
	.datad(!\Equal19~0_combout ),
	.datae(!op1_ID[0]),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~79 .extended_lut = "off";
defparam \aluout_EX_r[18]~79 .lut_mask = 64'h5503553F553C5555;
defparam \aluout_EX_r[18]~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N54
cyclonev_lcell_comb \Add3~45 (
// Equation(s):
// \Add3~45_sumout  = SUM(( regval1_ID[18] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~50  ))
// \Add3~46  = CARRY(( regval1_ID[18] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~50  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!regval1_ID[18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~45_sumout ),
	.cout(\Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \Add3~45 .extended_lut = "off";
defparam \Add3~45 .lut_mask = 64'h0000AAAA00003333;
defparam \Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[18]~309 (
// Equation(s):
// \aluout_EX_r[18]~309_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~45_sumout )))) # (op2_ID[2] & (regval1_ID[18] & ((regval2_ID[18])))))) # (\op2_ID[0]~DUPLICATE_q  & ((((regval2_ID[18])) # 
// (regval1_ID[18])))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~45_sumout )))) # (op2_ID[2] & ((!regval1_ID[18]) # ((!regval2_ID[18])))))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval1_ID[18] & 
// ((!regval2_ID[18])))))) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[18]),
	.datac(!\Add2~45_sumout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!regval2_ID[18]),
	.datag(!\Add1~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~309_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~309 .extended_lut = "on";
defparam \aluout_EX_r[18]~309 .lut_mask = 64'h0A335FCC1BFF4E00;
defparam \aluout_EX_r[18]~309 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N6
cyclonev_lcell_comb \ShiftRight0~28 (
// Equation(s):
// \ShiftRight0~28_combout  = ( regval1_ID[25] & ( regval2_ID[1] & ( (\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[24]) ) ) ) # ( !regval1_ID[25] & ( regval2_ID[1] & ( (regval1_ID[24] & !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( regval1_ID[25] & ( !regval2_ID[1] 
// & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[22]~DUPLICATE_q ))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[23]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[25] & ( !regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[22]~DUPLICATE_q ))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[23]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!regval1_ID[24]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[25]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~28 .extended_lut = "off";
defparam \ShiftRight0~28 .lut_mask = 64'h335533550F000FFF;
defparam \ShiftRight0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N30
cyclonev_lcell_comb \ShiftRight0~27 (
// Equation(s):
// \ShiftRight0~27_combout  = ( \regval1_ID[20]~DUPLICATE_q  & ( regval1_ID[18] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & (\regval1_ID[19]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[21])))) ) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( 
// regval1_ID[18] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q )) # (\regval1_ID[19]~DUPLICATE_q ))) # (regval2_ID[1] & (((regval1_ID[21] & \regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] 
// & (\regval1_ID[19]~DUPLICATE_q  & ((\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[21])))) ) ) ) # ( !\regval1_ID[20]~DUPLICATE_q  & ( !regval1_ID[18] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// (\regval1_ID[19]~DUPLICATE_q )) # (regval2_ID[1] & ((regval1_ID[21]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!regval1_ID[21]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!\regval1_ID[20]~DUPLICATE_q ),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~27 .extended_lut = "off";
defparam \ShiftRight0~27 .lut_mask = 64'h00275527AA27FF27;
defparam \ShiftRight0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N12
cyclonev_lcell_comb \ShiftRight0~42 (
// Equation(s):
// \ShiftRight0~42_combout  = ( \ShiftRight0~23_combout  & ( regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftRight0~22_combout ) ) ) ) # ( !\ShiftRight0~23_combout  & ( regval2_ID[3] & ( (regval2_ID[2] & \ShiftRight0~22_combout ) ) ) ) # ( 
// \ShiftRight0~23_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftRight0~27_combout ))) # (regval2_ID[2] & (\ShiftRight0~28_combout )) ) ) ) # ( !\ShiftRight0~23_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftRight0~27_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~28_combout )) ) ) )

	.dataa(!\ShiftRight0~28_combout ),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~22_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~23_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~42 .extended_lut = "off";
defparam \ShiftRight0~42 .lut_mask = 64'h11DD11DD0303CFCF;
defparam \ShiftRight0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N9
cyclonev_lcell_comb \ShiftLeft0~21 (
// Equation(s):
// \ShiftLeft0~21_combout  = ( !regval2_ID[3] & ( (!regval2_ID[2] & \ShiftLeft0~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~10_combout ),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~21 .extended_lut = "off";
defparam \ShiftLeft0~21 .lut_mask = 64'h00F000F000000000;
defparam \ShiftLeft0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N30
cyclonev_lcell_comb \aluout_EX_r[18]~76 (
// Equation(s):
// \aluout_EX_r[18]~76_combout  = ( \ShiftLeft0~9_combout  & ( \ShiftLeft0~25_combout  & ( ((!regval2_ID[3] & (\ShiftLeft0~24_combout )) # (regval2_ID[3] & ((\ShiftLeft0~8_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftLeft0~9_combout  & ( 
// \ShiftLeft0~25_combout  & ( (!regval2_ID[3] & (((regval2_ID[2])) # (\ShiftLeft0~24_combout ))) # (regval2_ID[3] & (((!regval2_ID[2] & \ShiftLeft0~8_combout )))) ) ) ) # ( \ShiftLeft0~9_combout  & ( !\ShiftLeft0~25_combout  & ( (!regval2_ID[3] & 
// (\ShiftLeft0~24_combout  & (!regval2_ID[2]))) # (regval2_ID[3] & (((\ShiftLeft0~8_combout ) # (regval2_ID[2])))) ) ) ) # ( !\ShiftLeft0~9_combout  & ( !\ShiftLeft0~25_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftLeft0~24_combout )) # 
// (regval2_ID[3] & ((\ShiftLeft0~8_combout ))))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftLeft0~24_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftLeft0~8_combout ),
	.datae(!\ShiftLeft0~9_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~76 .extended_lut = "off";
defparam \aluout_EX_r[18]~76 .lut_mask = 64'h207025752A7A2F7F;
defparam \aluout_EX_r[18]~76 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N6
cyclonev_lcell_comb \aluout_EX_r[18]~77 (
// Equation(s):
// \aluout_EX_r[18]~77_combout  = ( \ShiftLeft0~21_combout  & ( \aluout_EX_r[18]~76_combout  & ( ((!\aluout_EX[27]~4_combout  & ((regval1_ID[31]))) # (\aluout_EX[27]~4_combout  & (\ShiftRight0~42_combout ))) # (\op2_ID[0]~DUPLICATE_q ) ) ) ) # ( 
// !\ShiftLeft0~21_combout  & ( \aluout_EX_r[18]~76_combout  & ( (!\aluout_EX[27]~4_combout  & (((regval1_ID[31] & !\op2_ID[0]~DUPLICATE_q )))) # (\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q )) # (\ShiftRight0~42_combout ))) ) ) ) # ( 
// \ShiftLeft0~21_combout  & ( !\aluout_EX_r[18]~76_combout  & ( (!\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q ) # (regval1_ID[31])))) # (\aluout_EX[27]~4_combout  & (\ShiftRight0~42_combout  & ((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\ShiftLeft0~21_combout  & ( !\aluout_EX_r[18]~76_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\aluout_EX[27]~4_combout  & ((regval1_ID[31]))) # (\aluout_EX[27]~4_combout  & (\ShiftRight0~42_combout )))) ) ) )

	.dataa(!\aluout_EX[27]~4_combout ),
	.datab(!\ShiftRight0~42_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\ShiftLeft0~21_combout ),
	.dataf(!\aluout_EX_r[18]~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~77 .extended_lut = "off";
defparam \aluout_EX_r[18]~77 .lut_mask = 64'h1B001BAA1B551BFF;
defparam \aluout_EX_r[18]~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N12
cyclonev_lcell_comb \aluout_EX_r[18]~78 (
// Equation(s):
// \aluout_EX_r[18]~78_combout  = ( regval1_ID[18] & ( \aluout_EX_r[18]~77_combout  & ( (!\aluout_EX[27]~3_combout  & (((!\aluout_EX[27]~2_combout ) # (\aluout_EX_r[18]~309_combout )))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[18] $ 
// ((\aluout_EX[27]~2_combout )))) ) ) ) # ( !regval1_ID[18] & ( \aluout_EX_r[18]~77_combout  & ( (!\aluout_EX[27]~3_combout  & (((!\aluout_EX[27]~2_combout ) # (\aluout_EX_r[18]~309_combout )))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[18] $ 
// ((!\aluout_EX[27]~2_combout )))) ) ) ) # ( regval1_ID[18] & ( !\aluout_EX_r[18]~77_combout  & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout  & \aluout_EX_r[18]~309_combout )))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[18] $ 
// ((\aluout_EX[27]~2_combout )))) ) ) ) # ( !regval1_ID[18] & ( !\aluout_EX_r[18]~77_combout  & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout  & \aluout_EX_r[18]~309_combout )))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[18] $ 
// ((!\aluout_EX[27]~2_combout )))) ) ) )

	.dataa(!regval2_ID[18]),
	.datab(!\aluout_EX[27]~2_combout ),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(!\aluout_EX_r[18]~309_combout ),
	.datae(!regval1_ID[18]),
	.dataf(!\aluout_EX_r[18]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~78 .extended_lut = "off";
defparam \aluout_EX_r[18]~78 .lut_mask = 64'h06360939C6F6C9F9;
defparam \aluout_EX_r[18]~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N3
cyclonev_lcell_comb \aluout_EX_r[18]~80 (
// Equation(s):
// \aluout_EX_r[18]~80_combout  = ( \aluout_EX_r[18]~78_combout  & ( ((!\always4~0_combout  & (\aluout_EX_r[18]~79_combout )) # (\always4~0_combout  & ((\Add3~45_sumout )))) # (\Equal15~1_combout ) ) ) # ( !\aluout_EX_r[18]~78_combout  & ( 
// (!\Equal15~1_combout  & ((!\always4~0_combout  & (\aluout_EX_r[18]~79_combout )) # (\always4~0_combout  & ((\Add3~45_sumout ))))) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal15~1_combout ),
	.datac(!\aluout_EX_r[18]~79_combout ),
	.datad(!\Add3~45_sumout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[18]~78_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[18]~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[18]~80 .extended_lut = "off";
defparam \aluout_EX_r[18]~80 .lut_mask = 64'h084C084C3B7F3B7F;
defparam \aluout_EX_r[18]~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N4
dffeas \aluout_EX[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~80_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18] .is_wysiwyg = "true";
defparam \aluout_EX[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y10_N31
dffeas \regval_MEM[18]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[18]~34_combout ),
	.asdata(aluout_EX[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval_MEM[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18]~DUPLICATE .is_wysiwyg = "true";
defparam \regval_MEM[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N19
dffeas \regs[3][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][18] .is_wysiwyg = "true";
defparam \regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N38
dffeas \regs[15][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][18] .is_wysiwyg = "true";
defparam \regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y5_N31
dffeas \regs[7][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][18] .is_wysiwyg = "true";
defparam \regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \regs[11][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][18] .is_wysiwyg = "true";
defparam \regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N30
cyclonev_lcell_comb \regval2_ID~83 (
// Equation(s):
// \regval2_ID~83_combout  = ( \regs[7][18]~q  & ( \regs[11][18]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[3][18]~q ))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][18]~q )))) ) ) ) # ( !\regs[7][18]~q  & ( \regs[11][18]~q  & 
// ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[3][18]~q ))) # (inst_FE[2] & (((\regs[15][18]~q  & \inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( \regs[7][18]~q  & ( !\regs[11][18]~q  & ( (!inst_FE[2] & (\regs[3][18]~q  & ((!\inst_FE[3]~DUPLICATE_q )))) # 
// (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][18]~q )))) ) ) ) # ( !\regs[7][18]~q  & ( !\regs[11][18]~q  & ( (!inst_FE[2] & (\regs[3][18]~q  & ((!\inst_FE[3]~DUPLICATE_q )))) # (inst_FE[2] & (((\regs[15][18]~q  & \inst_FE[3]~DUPLICATE_q )))) ) 
// ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[3][18]~q ),
	.datac(!\regs[15][18]~q ),
	.datad(!\inst_FE[3]~DUPLICATE_q ),
	.datae(!\regs[7][18]~q ),
	.dataf(!\regs[11][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~83 .extended_lut = "off";
defparam \regval2_ID~83 .lut_mask = 64'h2205770522AF77AF;
defparam \regval2_ID~83 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N13
dffeas \regs[0][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][18] .is_wysiwyg = "true";
defparam \regs[0][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N21
cyclonev_lcell_comb \regs[8][18]~feeder (
// Equation(s):
// \regs[8][18]~feeder_combout  = ( \regval_MEM[18]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][18]~feeder .extended_lut = "off";
defparam \regs[8][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N22
dffeas \regs[8][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][18] .is_wysiwyg = "true";
defparam \regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y8_N55
dffeas \regs[4][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][18] .is_wysiwyg = "true";
defparam \regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N54
cyclonev_lcell_comb \regval2_ID~80 (
// Equation(s):
// \regval2_ID~80_combout  = ( \regs[4][18]~q  & ( \regs[12][18]~q  & ( ((!inst_FE[3] & (\regs[0][18]~q )) # (inst_FE[3] & ((\regs[8][18]~q )))) # (inst_FE[2]) ) ) ) # ( !\regs[4][18]~q  & ( \regs[12][18]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][18]~q 
// )) # (inst_FE[3] & ((\regs[8][18]~q ))))) # (inst_FE[2] & (((inst_FE[3])))) ) ) ) # ( \regs[4][18]~q  & ( !\regs[12][18]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][18]~q )) # (inst_FE[3] & ((\regs[8][18]~q ))))) # (inst_FE[2] & (((!inst_FE[3])))) ) ) 
// ) # ( !\regs[4][18]~q  & ( !\regs[12][18]~q  & ( (!inst_FE[2] & ((!inst_FE[3] & (\regs[0][18]~q )) # (inst_FE[3] & ((\regs[8][18]~q ))))) ) ) )

	.dataa(!\regs[0][18]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[8][18]~q ),
	.datad(!inst_FE[3]),
	.datae(!\regs[4][18]~q ),
	.dataf(!\regs[12][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~80 .extended_lut = "off";
defparam \regval2_ID~80 .lut_mask = 64'h440C770C443F773F;
defparam \regval2_ID~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N19
dffeas \regs[2][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][18] .is_wysiwyg = "true";
defparam \regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N31
dffeas \regs[14][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][18] .is_wysiwyg = "true";
defparam \regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N8
dffeas \regs[10][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval_MEM[18]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][18] .is_wysiwyg = "true";
defparam \regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N36
cyclonev_lcell_comb \regs[6][18]~feeder (
// Equation(s):
// \regs[6][18]~feeder_combout  = ( regval_MEM[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][18]~feeder .extended_lut = "off";
defparam \regs[6][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y7_N38
dffeas \regs[6][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][18] .is_wysiwyg = "true";
defparam \regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N33
cyclonev_lcell_comb \regval2_ID~82 (
// Equation(s):
// \regval2_ID~82_combout  = ( \regs[10][18]~q  & ( \regs[6][18]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[2][18]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[14][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( \regs[6][18]~q  & 
// ( (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regs[2][18]~q ))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2] & \regs[14][18]~q )))) ) ) ) # ( \regs[10][18]~q  & ( !\regs[6][18]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (\regs[2][18]~q  & (!inst_FE[2]))) # 
// (\inst_FE[3]~DUPLICATE_q  & (((!inst_FE[2]) # (\regs[14][18]~q )))) ) ) ) # ( !\regs[10][18]~q  & ( !\regs[6][18]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & (\regs[2][18]~q  & (!inst_FE[2]))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2] & \regs[14][18]~q )))) ) ) 
// )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regs[2][18]~q ),
	.datac(!inst_FE[2]),
	.datad(!\regs[14][18]~q ),
	.datae(!\regs[10][18]~q ),
	.dataf(!\regs[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~82 .extended_lut = "off";
defparam \regval2_ID~82 .lut_mask = 64'h202570752A2F7A7F;
defparam \regval2_ID~82 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y7_N26
dffeas \regs[1][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][18] .is_wysiwyg = "true";
defparam \regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y6_N21
cyclonev_lcell_comb \regs[9][18]~feeder (
// Equation(s):
// \regs[9][18]~feeder_combout  = ( \regval_MEM[18]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval_MEM[18]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[9][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[9][18]~feeder .extended_lut = "off";
defparam \regs[9][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[9][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N22
dffeas \regs[9][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[9][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][18] .is_wysiwyg = "true";
defparam \regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N32
dffeas \regs[5][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][18] .is_wysiwyg = "true";
defparam \regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y4_N37
dffeas \regs[13][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][18] .is_wysiwyg = "true";
defparam \regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N36
cyclonev_lcell_comb \regval2_ID~81 (
// Equation(s):
// \regval2_ID~81_combout  = ( \regs[13][18]~q  & ( inst_FE[2] & ( (\regs[5][18]~q ) # (inst_FE[3]) ) ) ) # ( !\regs[13][18]~q  & ( inst_FE[2] & ( (!inst_FE[3] & \regs[5][18]~q ) ) ) ) # ( \regs[13][18]~q  & ( !inst_FE[2] & ( (!inst_FE[3] & (\regs[1][18]~q 
// )) # (inst_FE[3] & ((\regs[9][18]~q ))) ) ) ) # ( !\regs[13][18]~q  & ( !inst_FE[2] & ( (!inst_FE[3] & (\regs[1][18]~q )) # (inst_FE[3] & ((\regs[9][18]~q ))) ) ) )

	.dataa(!\regs[1][18]~q ),
	.datab(!inst_FE[3]),
	.datac(!\regs[9][18]~q ),
	.datad(!\regs[5][18]~q ),
	.datae(!\regs[13][18]~q ),
	.dataf(!inst_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~81 .extended_lut = "off";
defparam \regval2_ID~81 .lut_mask = 64'h4747474700CC33FF;
defparam \regval2_ID~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N6
cyclonev_lcell_comb \regval2_ID~84 (
// Equation(s):
// \regval2_ID~84_combout  = ( \regval2_ID~82_combout  & ( \regval2_ID~81_combout  & ( (!inst_FE[0] & (((inst_FE[1]) # (\regval2_ID~80_combout )))) # (inst_FE[0] & (((!inst_FE[1])) # (\regval2_ID~83_combout ))) ) ) ) # ( !\regval2_ID~82_combout  & ( 
// \regval2_ID~81_combout  & ( (!inst_FE[0] & (((\regval2_ID~80_combout  & !inst_FE[1])))) # (inst_FE[0] & (((!inst_FE[1])) # (\regval2_ID~83_combout ))) ) ) ) # ( \regval2_ID~82_combout  & ( !\regval2_ID~81_combout  & ( (!inst_FE[0] & (((inst_FE[1]) # 
// (\regval2_ID~80_combout )))) # (inst_FE[0] & (\regval2_ID~83_combout  & ((inst_FE[1])))) ) ) ) # ( !\regval2_ID~82_combout  & ( !\regval2_ID~81_combout  & ( (!inst_FE[0] & (((\regval2_ID~80_combout  & !inst_FE[1])))) # (inst_FE[0] & 
// (\regval2_ID~83_combout  & ((inst_FE[1])))) ) ) )

	.dataa(!\regval2_ID~83_combout ),
	.datab(!inst_FE[0]),
	.datac(!\regval2_ID~80_combout ),
	.datad(!inst_FE[1]),
	.datae(!\regval2_ID~82_combout ),
	.dataf(!\regval2_ID~81_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~84 .extended_lut = "off";
defparam \regval2_ID~84 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \regval2_ID~84 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N7
dffeas \regval2_ID[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~84_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[18] .is_wysiwyg = "true";
defparam \regval2_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y9_N11
dffeas \regval2_EX[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[18] .is_wysiwyg = "true";
defparam \regval2_EX[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[65]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[65]~feeder_combout  = ( regval2_EX[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[65]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[65]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[65]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N26
dffeas \dmem_rtl_0_bypass[65] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[65]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[65]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[65] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[65] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[66]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[66]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[66]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N1
dffeas \dmem_rtl_0_bypass[66] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[66]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[66]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[66] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[66] .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a50 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a50 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N44
dffeas \dmem~19 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~19 .is_wysiwyg = "true";
defparam \dmem~19 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[18]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_first_bit_number = 18;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010400000240008000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N42
cyclonev_lcell_comb \rd_val_MEM_w[18]~33 (
// Equation(s):
// \rd_val_MEM_w[18]~33_combout  = ( \dmem~19_q  & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )) ) ) ) # ( !\dmem~19_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ))) ) ) ) # ( \dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a50~portbdataout )) ) ) ) # ( !\dmem~19_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a50~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~19_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a18~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~33 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~33 .lut_mask = 64'h0101F1F10B0BFBFB;
defparam \rd_val_MEM_w[18]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N30
cyclonev_lcell_comb \rd_val_MEM_w[18]~34 (
// Equation(s):
// \rd_val_MEM_w[18]~34_combout  = ( \Equal23~6_combout  & ( \rd_val_MEM_w[18]~33_combout  & ( (!\Equal23~7_combout  & (((dmem_rtl_0_bypass[66] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[65]))) ) ) ) # ( !\Equal23~6_combout  & ( \rd_val_MEM_w[18]~33_combout 
//  & ( ((dmem_rtl_0_bypass[66] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[65]) ) ) ) # ( \Equal23~6_combout  & ( !\rd_val_MEM_w[18]~33_combout  & ( (dmem_rtl_0_bypass[65] & (!\Equal23~7_combout  & ((!dmem_rtl_0_bypass[66]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~6_combout  & ( !\rd_val_MEM_w[18]~33_combout  & ( (dmem_rtl_0_bypass[65] & ((!dmem_rtl_0_bypass[66]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[65]),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[66]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal23~6_combout ),
	.dataf(!\rd_val_MEM_w[18]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[18]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[18]~34 .extended_lut = "off";
defparam \rd_val_MEM_w[18]~34 .lut_mask = 64'h505540445F554C44;
defparam \rd_val_MEM_w[18]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N32
dffeas \regval_MEM[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[18]~34_combout ),
	.asdata(aluout_EX[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[18] .is_wysiwyg = "true";
defparam \regval_MEM[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N7
dffeas \regs[12][18] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[18]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][18] .is_wysiwyg = "true";
defparam \regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y5_N36
cyclonev_lcell_comb \regval1_ID~148 (
// Equation(s):
// \regval1_ID~148_combout  = ( \regs[15][18]~q  & ( \regs[14][18]~q  & ( ((!inst_FE[4] & (\regs[12][18]~q )) # (inst_FE[4] & ((\regs[13][18]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][18]~q  & ( \regs[14][18]~q  & ( (!inst_FE[4] & 
// (((\regs[12][18]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regs[13][18]~q )))) ) ) ) # ( \regs[15][18]~q  & ( !\regs[14][18]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[12][18]~q ))) # (inst_FE[4] & 
// (((\regs[13][18]~q )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][18]~q  & ( !\regs[14][18]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][18]~q )) # (inst_FE[4] & ((\regs[13][18]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[12][18]~q ),
	.datad(!\regs[13][18]~q ),
	.datae(!\regs[15][18]~q ),
	.dataf(!\regs[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~148 .extended_lut = "off";
defparam \regval1_ID~148 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regval1_ID~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N12
cyclonev_lcell_comb \regval1_ID~147 (
// Equation(s):
// \regval1_ID~147_combout  = ( \regs[11][18]~q  & ( \regs[10][18]~q  & ( ((!inst_FE[4] & ((\regs[8][18]~q ))) # (inst_FE[4] & (\regs[9][18]~q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[11][18]~q  & ( \regs[10][18]~q  & ( (!inst_FE[4] & 
// (((\regs[8][18]~q ) # (\inst_FE[5]~DUPLICATE_q )))) # (inst_FE[4] & (\regs[9][18]~q  & (!\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( \regs[11][18]~q  & ( !\regs[10][18]~q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q  & \regs[8][18]~q )))) # (inst_FE[4] & 
// (((\inst_FE[5]~DUPLICATE_q )) # (\regs[9][18]~q ))) ) ) ) # ( !\regs[11][18]~q  & ( !\regs[10][18]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[8][18]~q ))) # (inst_FE[4] & (\regs[9][18]~q )))) ) ) )

	.dataa(!\regs[9][18]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[8][18]~q ),
	.datae(!\regs[11][18]~q ),
	.dataf(!\regs[10][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~147 .extended_lut = "off";
defparam \regval1_ID~147 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N24
cyclonev_lcell_comb \regval1_ID~145 (
// Equation(s):
// \regval1_ID~145_combout  = ( \regs[1][18]~q  & ( \regs[3][18]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[0][18]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[2][18]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[1][18]~q  & ( \regs[3][18]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (\regs[0][18]~q  & ((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4]) # (\regs[2][18]~q )))) ) ) ) # ( \regs[1][18]~q  & ( !\regs[3][18]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[0][18]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((\regs[2][18]~q  & !inst_FE[4])))) ) ) ) # ( !\regs[1][18]~q  & ( !\regs[3][18]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[0][18]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[2][18]~q ))))) ) ) )

	.dataa(!\regs[0][18]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[2][18]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[1][18]~q ),
	.dataf(!\regs[3][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~145 .extended_lut = "off";
defparam \regval1_ID~145 .lut_mask = 64'h470047CC473347FF;
defparam \regval1_ID~145 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N30
cyclonev_lcell_comb \regval1_ID~146 (
// Equation(s):
// \regval1_ID~146_combout  = ( \regs[5][18]~q  & ( \regs[6][18]~q  & ( (!inst_FE[4] & (((\regs[4][18]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][18]~q )))) ) ) ) # ( !\regs[5][18]~q  & ( \regs[6][18]~q  & ( 
// (!inst_FE[4] & (((\regs[4][18]~q )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][18]~q )))) ) ) ) # ( \regs[5][18]~q  & ( !\regs[6][18]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][18]~q ))) # 
// (inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[7][18]~q )))) ) ) ) # ( !\regs[5][18]~q  & ( !\regs[6][18]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][18]~q ))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[7][18]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[4][18]~q ),
	.datad(!\regs[7][18]~q ),
	.datae(!\regs[5][18]~q ),
	.dataf(!\regs[6][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~146 .extended_lut = "off";
defparam \regval1_ID~146 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \regval1_ID~146 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y9_N30
cyclonev_lcell_comb \regval1_ID~149 (
// Equation(s):
// \regval1_ID~149_combout  = ( \regval1_ID~145_combout  & ( \regval1_ID~146_combout  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~147_combout ))) # (\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~148_combout ))) ) ) ) # ( 
// !\regval1_ID~145_combout  & ( \regval1_ID~146_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7] & \regval1_ID~147_combout )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])) # (\regval1_ID~148_combout ))) ) ) ) # ( \regval1_ID~145_combout  & ( 
// !\regval1_ID~146_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regval1_ID~147_combout )))) # (\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~148_combout  & (inst_FE[7]))) ) ) ) # ( !\regval1_ID~145_combout  & ( !\regval1_ID~146_combout  & ( 
// (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~147_combout ))) # (\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~148_combout )))) ) ) )

	.dataa(!\regval1_ID~148_combout ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regval1_ID~147_combout ),
	.datae(!\regval1_ID~145_combout ),
	.dataf(!\regval1_ID~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~149 .extended_lut = "off";
defparam \regval1_ID~149 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \regval1_ID~149 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \regval1_ID[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~149_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[18]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[18] .is_wysiwyg = "true";
defparam \regval1_ID[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N8
dffeas \PC_ID[19]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[19]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N27
cyclonev_lcell_comb \Add0~130 (
// Equation(s):
// \Add0~130_combout  = ( \regval1_ID[19]~DUPLICATE_q  & ( \PC_ID[19]~DUPLICATE_q  ) ) # ( !\regval1_ID[19]~DUPLICATE_q  & ( \PC_ID[19]~DUPLICATE_q  & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout 
// )))) ) ) ) # ( \regval1_ID[19]~DUPLICATE_q  & ( !\PC_ID[19]~DUPLICATE_q  & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) )

	.dataa(!\Selector0~3_combout ),
	.datab(!\LessThan6~23_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\Equal20~0_combout ),
	.datae(!\regval1_ID[19]~DUPLICATE_q ),
	.dataf(!\PC_ID[19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~130 .extended_lut = "off";
defparam \Add0~130 .lut_mask = 64'h0000F5F10A0EFFFF;
defparam \Add0~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N21
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( (\Add0~130_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[19]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( 
// \Add0~46  ))
// \Add0~42  = CARRY(( (\Add0~130_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((PC_FE[19]))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (((\immval_ID[15]~DUPLICATE_q )))) ) + ( 
// \Add0~46  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!ctrlsig_ID[3]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\Add0~130_combout ),
	.datae(gnd),
	.dataf(!PC_FE[19]),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000F87000000077;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N30
cyclonev_lcell_comb \PC_FE[19]~feeder (
// Equation(s):
// \PC_FE[19]~feeder_combout  = \Add0~41_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~41_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[19]~feeder .extended_lut = "off";
defparam \PC_FE[19]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N32
dffeas \PC_FE[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[19]~feeder_combout ),
	.asdata(PC_ID[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[19] .is_wysiwyg = "true";
defparam \PC_FE[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N7
dffeas \PC_ID[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[19] .is_wysiwyg = "true";
defparam \PC_ID[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N0
cyclonev_lcell_comb \aluout_EX_r[19]~74 (
// Equation(s):
// \aluout_EX_r[19]~74_combout  = ( op1_ID[0] & ( op1_ID[1] & ( PC_ID[19] ) ) ) # ( !op1_ID[0] & ( op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[19])) # (\Equal19~0_combout  & ((!\immval_ID[15]~DUPLICATE_q  $ (!\regval1_ID[19]~DUPLICATE_q )))) ) ) ) # ( 
// op1_ID[0] & ( !op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[19])) # (\Equal19~0_combout  & (((\regval1_ID[19]~DUPLICATE_q ) # (\immval_ID[15]~DUPLICATE_q )))) ) ) ) # ( !op1_ID[0] & ( !op1_ID[1] & ( (!\Equal19~0_combout  & (PC_ID[19])) # 
// (\Equal19~0_combout  & (((\immval_ID[15]~DUPLICATE_q  & \regval1_ID[19]~DUPLICATE_q )))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!PC_ID[19]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(!op1_ID[0]),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~74 .extended_lut = "off";
defparam \aluout_EX_r[19]~74 .lut_mask = 64'h2227277727723333;
defparam \aluout_EX_r[19]~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \ShiftLeft0~20 (
// Equation(s):
// \ShiftLeft0~20_combout  = ( !regval2_ID[2] & ( (\ShiftLeft0~4_combout  & !regval2_ID[3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~20 .extended_lut = "off";
defparam \ShiftLeft0~20 .lut_mask = 64'h0F000F0000000000;
defparam \ShiftLeft0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[19]~71 (
// Equation(s):
// \aluout_EX_r[19]~71_combout  = ( regval2_ID[2] & ( \ShiftLeft0~22_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~23_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftLeft0~22_combout  & ( (!regval2_ID[3]) # 
// (\ShiftLeft0~6_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftLeft0~22_combout  & ( (!regval2_ID[3] & (\ShiftLeft0~23_combout )) # (regval2_ID[3] & ((\ShiftLeft0~3_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftLeft0~22_combout  & ( (\ShiftLeft0~6_combout  
// & regval2_ID[3]) ) ) )

	.dataa(!\ShiftLeft0~6_combout ),
	.datab(!\ShiftLeft0~23_combout ),
	.datac(!\ShiftLeft0~3_combout ),
	.datad(!regval2_ID[3]),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftLeft0~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~71 .extended_lut = "off";
defparam \aluout_EX_r[19]~71 .lut_mask = 64'h0055330FFF55330F;
defparam \aluout_EX_r[19]~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N42
cyclonev_lcell_comb \ShiftRight0~14 (
// Equation(s):
// \ShiftRight0~14_combout  = ( regval1_ID[24] & ( regval2_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[24] & ( regval2_ID[1] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[25])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[26]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[24] & ( !regval2_ID[1] & ( (\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[23]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[24] & 
// ( !regval2_ID[1] & ( (\regval1_ID[23]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!regval1_ID[25]),
	.datac(!\regval1_ID[26]~DUPLICATE_q ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[24]),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~14 .extended_lut = "off";
defparam \ShiftRight0~14 .lut_mask = 64'h550055FF330F330F;
defparam \ShiftRight0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N44
dffeas \regval1_ID[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~159_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20] .is_wysiwyg = "true";
defparam \regval1_ID[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N36
cyclonev_lcell_comb \ShiftRight0~20 (
// Equation(s):
// \ShiftRight0~20_combout  = ( \regval1_ID[19]~DUPLICATE_q  & ( regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & (regval1_ID[20])) # (regval2_ID[1] & ((\regval1_ID[22]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[19]~DUPLICATE_q  & ( 
// regval1_ID[21] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[20])) # (regval2_ID[1] & ((\regval1_ID[22]~DUPLICATE_q ))))) ) ) ) # ( \regval1_ID[19]~DUPLICATE_q  & ( !regval1_ID[21] 
// & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[20])) # (regval2_ID[1] & ((\regval1_ID[22]~DUPLICATE_q ))))) ) ) ) # ( !\regval1_ID[19]~DUPLICATE_q  & ( !regval1_ID[21] & ( 
// (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[20])) # (regval2_ID[1] & ((\regval1_ID[22]~DUPLICATE_q ))))) ) ) )

	.dataa(!regval1_ID[20]),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(!\regval1_ID[19]~DUPLICATE_q ),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~20 .extended_lut = "off";
defparam \ShiftRight0~20 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ShiftRight0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N24
cyclonev_lcell_comb \ShiftRight0~41 (
// Equation(s):
// \ShiftRight0~41_combout  = ( \ShiftRight0~15_combout  & ( \ShiftRight0~20_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~14_combout ))) # (regval2_ID[3] & (regval1_ID[31]))) ) ) ) # ( !\ShiftRight0~15_combout  & ( 
// \ShiftRight0~20_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftRight0~14_combout )))) # (regval2_ID[3] & (regval1_ID[31] & (regval2_ID[2]))) ) ) ) # ( \ShiftRight0~15_combout  & ( !\ShiftRight0~20_combout  & ( (!regval2_ID[3] & 
// (((regval2_ID[2] & \ShiftRight0~14_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])) # (regval1_ID[31]))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !\ShiftRight0~20_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~14_combout ))) # 
// (regval2_ID[3] & (regval1_ID[31])))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!\ShiftRight0~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~41 .extended_lut = "off";
defparam \ShiftRight0~41 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \ShiftRight0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N24
cyclonev_lcell_comb \aluout_EX_r[19]~72 (
// Equation(s):
// \aluout_EX_r[19]~72_combout  = ( \op2_ID[0]~DUPLICATE_q  & ( \aluout_EX[27]~4_combout  & ( \aluout_EX_r[19]~71_combout  ) ) ) # ( !\op2_ID[0]~DUPLICATE_q  & ( \aluout_EX[27]~4_combout  & ( \ShiftRight0~41_combout  ) ) ) # ( \op2_ID[0]~DUPLICATE_q  & ( 
// !\aluout_EX[27]~4_combout  & ( \ShiftLeft0~20_combout  ) ) ) # ( !\op2_ID[0]~DUPLICATE_q  & ( !\aluout_EX[27]~4_combout  & ( regval1_ID[31] ) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\aluout_EX_r[19]~71_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~41_combout ),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(!\aluout_EX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~72 .extended_lut = "off";
defparam \aluout_EX_r[19]~72 .lut_mask = 64'h0F0F555500FF3333;
defparam \aluout_EX_r[19]~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N48
cyclonev_lcell_comb \aluout_EX_r[19]~313 (
// Equation(s):
// \aluout_EX_r[19]~313_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~41_sumout )))) # (op2_ID[2] & (regval2_ID[19] & ((\regval1_ID[19]~DUPLICATE_q )))))) # (\op2_ID[0]~DUPLICATE_q  & 
// ((((\regval1_ID[19]~DUPLICATE_q ))) # (regval2_ID[19]))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~41_sumout )))) # (op2_ID[2] & ((!regval2_ID[19]) # ((!\regval1_ID[19]~DUPLICATE_q )))))) # 
// (\op2_ID[0]~DUPLICATE_q  & (!regval2_ID[19] & (((!\regval1_ID[19]~DUPLICATE_q ))))) ) )

	.dataa(!regval2_ID[19]),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\Add2~41_sumout ),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!op2_ID[2]),
	.datag(!\Add1~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~313_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~313 .extended_lut = "on";
defparam \aluout_EX_r[19]~313 .lut_mask = 64'h1D3F2E0C1177EE88;
defparam \aluout_EX_r[19]~313 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N0
cyclonev_lcell_comb \aluout_EX_r[19]~73 (
// Equation(s):
// \aluout_EX_r[19]~73_combout  = ( regval2_ID[19] & ( \aluout_EX_r[19]~313_combout  & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout )) # (\aluout_EX_r[19]~72_combout ))) # (\aluout_EX[27]~3_combout  & ((!\regval1_ID[19]~DUPLICATE_q  $ 
// (\aluout_EX[27]~2_combout )))) ) ) ) # ( !regval2_ID[19] & ( \aluout_EX_r[19]~313_combout  & ( (!\aluout_EX[27]~3_combout  & (((\aluout_EX[27]~2_combout )) # (\aluout_EX_r[19]~72_combout ))) # (\aluout_EX[27]~3_combout  & ((!\regval1_ID[19]~DUPLICATE_q  $ 
// (!\aluout_EX[27]~2_combout )))) ) ) ) # ( regval2_ID[19] & ( !\aluout_EX_r[19]~313_combout  & ( (!\aluout_EX[27]~3_combout  & (\aluout_EX_r[19]~72_combout  & ((!\aluout_EX[27]~2_combout )))) # (\aluout_EX[27]~3_combout  & ((!\regval1_ID[19]~DUPLICATE_q  $ 
// (\aluout_EX[27]~2_combout )))) ) ) ) # ( !regval2_ID[19] & ( !\aluout_EX_r[19]~313_combout  & ( (!\aluout_EX[27]~3_combout  & (\aluout_EX_r[19]~72_combout  & ((!\aluout_EX[27]~2_combout )))) # (\aluout_EX[27]~3_combout  & ((!\regval1_ID[19]~DUPLICATE_q  $ 
// (!\aluout_EX[27]~2_combout )))) ) ) )

	.dataa(!\aluout_EX_r[19]~72_combout ),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(!\aluout_EX[27]~2_combout ),
	.datae(!regval2_ID[19]),
	.dataf(!\aluout_EX_r[19]~313_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~73 .extended_lut = "off";
defparam \aluout_EX_r[19]~73 .lut_mask = 64'h530C5C0353FC5CF3;
defparam \aluout_EX_r[19]~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[19]~75 (
// Equation(s):
// \aluout_EX_r[19]~75_combout  = ( \aluout_EX_r[19]~73_combout  & ( ((!\always4~0_combout  & ((\aluout_EX_r[19]~74_combout ))) # (\always4~0_combout  & (\Add3~41_sumout ))) # (\Equal15~1_combout ) ) ) # ( !\aluout_EX_r[19]~73_combout  & ( 
// (!\Equal15~1_combout  & ((!\always4~0_combout  & ((\aluout_EX_r[19]~74_combout ))) # (\always4~0_combout  & (\Add3~41_sumout )))) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Equal15~1_combout ),
	.datac(!\Add3~41_sumout ),
	.datad(!\aluout_EX_r[19]~74_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[19]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[19]~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[19]~75 .extended_lut = "off";
defparam \aluout_EX_r[19]~75 .lut_mask = 64'h048C048C37BF37BF;
defparam \aluout_EX_r[19]~75 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N1
dffeas \aluout_EX[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~75_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[19]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19] .is_wysiwyg = "true";
defparam \aluout_EX[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y10_N7
dffeas \regval_MEM[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[19]~42_combout ),
	.asdata(aluout_EX[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[19] .is_wysiwyg = "true";
defparam \regval_MEM[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N55
dffeas \regs[1][19] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][19] .is_wysiwyg = "true";
defparam \regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y6_N34
dffeas \regs[9][19]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[19]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][19]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N24
cyclonev_lcell_comb \regval1_ID~151 (
// Equation(s):
// \regval1_ID~151_combout  = ( \regs[5][19]~q  & ( \regs[9][19]~DUPLICATE_q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[1][19]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[13][19]~q )))) ) ) ) # ( !\regs[5][19]~q  & ( 
// \regs[9][19]~DUPLICATE_q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[1][19]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((\regs[13][19]~q  & inst_FE[7])))) ) ) ) # ( \regs[5][19]~q  & ( !\regs[9][19]~DUPLICATE_q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// (\regs[1][19]~q  & ((!inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[13][19]~q )))) ) ) ) # ( !\regs[5][19]~q  & ( !\regs[9][19]~DUPLICATE_q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[1][19]~q  & ((!inst_FE[7])))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((\regs[13][19]~q  & inst_FE[7])))) ) ) )

	.dataa(!\regs[1][19]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[13][19]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[5][19]~q ),
	.dataf(!\regs[9][19]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~151 .extended_lut = "off";
defparam \regval1_ID~151 .lut_mask = 64'h4403770344CF77CF;
defparam \regval1_ID~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N48
cyclonev_lcell_comb \regval1_ID~150 (
// Equation(s):
// \regval1_ID~150_combout  = ( \regs[4][19]~q  & ( \regs[0][19]~q  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[8][19]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[12][19]~q ))) ) ) ) # ( !\regs[4][19]~q  & ( \regs[0][19]~q  & ( (!inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[8][19]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[12][19]~q )))) ) ) ) # ( \regs[4][19]~q  & ( !\regs[0][19]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[8][19]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[12][19]~q )))) ) ) ) # ( !\regs[4][19]~q  & ( !\regs[0][19]~q  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[8][19]~q ))) # 
// (\inst_FE[6]~DUPLICATE_q  & (\regs[12][19]~q )))) ) ) )

	.dataa(!\regs[12][19]~q ),
	.datab(!\regs[8][19]~q ),
	.datac(!inst_FE[7]),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[4][19]~q ),
	.dataf(!\regs[0][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~150 .extended_lut = "off";
defparam \regval1_ID~150 .lut_mask = 64'h030503F5F305F3F5;
defparam \regval1_ID~150 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y4_N32
dffeas \regs[3][19]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[3][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][19]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[3][19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N18
cyclonev_lcell_comb \regval1_ID~153 (
// Equation(s):
// \regval1_ID~153_combout  = ( \regs[15][19]~q  & ( \regs[11][19]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][19]~DUPLICATE_q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][19]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[15][19]~q  & ( \regs[11][19]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[3][19]~DUPLICATE_q ) # (inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][19]~q  & (!inst_FE[7]))) ) ) ) # ( \regs[15][19]~q  & ( !\regs[11][19]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & 
// \regs[3][19]~DUPLICATE_q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[7][19]~q ))) ) ) ) # ( !\regs[15][19]~q  & ( !\regs[11][19]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][19]~DUPLICATE_q ))) # (\inst_FE[6]~DUPLICATE_q  
// & (\regs[7][19]~q )))) ) ) )

	.dataa(!\regs[7][19]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[3][19]~DUPLICATE_q ),
	.datae(!\regs[15][19]~q ),
	.dataf(!\regs[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~153 .extended_lut = "off";
defparam \regval1_ID~153 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N42
cyclonev_lcell_comb \regval1_ID~152 (
// Equation(s):
// \regval1_ID~152_combout  = ( \regs[14][19]~q  & ( \regs[6][19]~q  & ( ((!inst_FE[7] & (\regs[2][19]~q )) # (inst_FE[7] & ((\regs[10][19]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][19]~q  & ( \regs[6][19]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & (\regs[2][19]~q )) # (inst_FE[7] & ((\regs[10][19]~q ))))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[14][19]~q  & ( !\regs[6][19]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[2][19]~q )) # (inst_FE[7] & 
// ((\regs[10][19]~q ))))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[14][19]~q  & ( !\regs[6][19]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[2][19]~q )) # (inst_FE[7] & ((\regs[10][19]~q ))))) ) ) )

	.dataa(!\regs[2][19]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[10][19]~q ),
	.datae(!\regs[14][19]~q ),
	.dataf(!\regs[6][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~152 .extended_lut = "off";
defparam \regval1_ID~152 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N48
cyclonev_lcell_comb \regval1_ID~154 (
// Equation(s):
// \regval1_ID~154_combout  = ( \regval1_ID~153_combout  & ( \regval1_ID~152_combout  & ( ((!inst_FE[4] & ((\regval1_ID~150_combout ))) # (inst_FE[4] & (\regval1_ID~151_combout ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID~153_combout  & ( 
// \regval1_ID~152_combout  & ( (!inst_FE[4] & (((\regval1_ID~150_combout )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~151_combout ))) ) ) ) # ( \regval1_ID~153_combout  & ( !\regval1_ID~152_combout  & ( 
// (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~150_combout )))) # (inst_FE[4] & (((\regval1_ID~151_combout )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID~153_combout  & ( !\regval1_ID~152_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & ((\regval1_ID~150_combout ))) # (inst_FE[4] & (\regval1_ID~151_combout )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~151_combout ),
	.datad(!\regval1_ID~150_combout ),
	.datae(!\regval1_ID~153_combout ),
	.dataf(!\regval1_ID~152_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~154 .extended_lut = "off";
defparam \regval1_ID~154 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval1_ID~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N49
dffeas \regval1_ID[19]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~154_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[20]~277 (
// Equation(s):
// \aluout_EX_r[20]~277_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~77_sumout )))) # (op2_ID[2] & (regval2_ID[20] & ((regval1_ID[20])))))) # (\op2_ID[0]~DUPLICATE_q  & ((((regval1_ID[20]))) # 
// (regval2_ID[20]))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~77_sumout )))) # (op2_ID[2] & ((!regval2_ID[20]) # ((!regval1_ID[20])))))) # (\op2_ID[0]~DUPLICATE_q  & (!regval2_ID[20] & (((!regval1_ID[20]))))) ) 
// )

	.dataa(!regval2_ID[20]),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\Add2~77_sumout ),
	.datad(!regval1_ID[20]),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!op2_ID[2]),
	.datag(!\Add1~77_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~277_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~277 .extended_lut = "on";
defparam \aluout_EX_r[20]~277 .lut_mask = 64'h1D3F2E0C1177EE88;
defparam \aluout_EX_r[20]~277 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[20]~112 (
// Equation(s):
// \aluout_EX_r[20]~112_combout  = ( \ShiftLeft0~30_combout  & ( \ShiftLeft0~33_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~14_combout ))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( 
// \ShiftLeft0~33_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~14_combout )))) ) ) ) # ( \ShiftLeft0~30_combout  & ( !\ShiftLeft0~33_combout  & ( 
// (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~14_combout )))) ) ) ) # ( !\ShiftLeft0~30_combout  & ( !\ShiftLeft0~33_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] 
// & ((\ShiftLeft0~29_combout ))) # (regval2_ID[3] & (\ShiftLeft0~14_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~14_combout ),
	.datac(!\ShiftLeft0~29_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftLeft0~30_combout ),
	.dataf(!\ShiftLeft0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~112 .extended_lut = "off";
defparam \aluout_EX_r[20]~112 .lut_mask = 64'h051105BBAF11AFBB;
defparam \aluout_EX_r[20]~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N48
cyclonev_lcell_comb \ShiftRight0~39 (
// Equation(s):
// \ShiftRight0~39_combout  = ( regval2_ID[2] & ( regval2_ID[3] & ( regval1_ID[31] ) ) ) # ( !regval2_ID[2] & ( regval2_ID[3] & ( \ShiftRight0~30_combout  ) ) ) # ( regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftRight0~31_combout  ) ) ) # ( !regval2_ID[2] & ( 
// !regval2_ID[3] & ( \ShiftRight0~36_combout  ) ) )

	.dataa(!\ShiftRight0~36_combout ),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~30_combout ),
	.datad(!\ShiftRight0~31_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~39 .extended_lut = "off";
defparam \ShiftRight0~39 .lut_mask = 64'h555500FF0F0F3333;
defparam \ShiftRight0~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N24
cyclonev_lcell_comb \ShiftLeft0~19 (
// Equation(s):
// \ShiftLeft0~19_combout  = ( !regval2_ID[3] & ( regval2_ID[2] & ( \ShiftLeft0~16_combout  ) ) ) # ( !regval2_ID[3] & ( !regval2_ID[2] & ( \ShiftLeft0~15_combout  ) ) )

	.dataa(!\ShiftLeft0~16_combout ),
	.datab(gnd),
	.datac(!\ShiftLeft0~15_combout ),
	.datad(gnd),
	.datae(!regval2_ID[3]),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~19 .extended_lut = "off";
defparam \ShiftLeft0~19 .lut_mask = 64'h0F0F000055550000;
defparam \ShiftLeft0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[20]~113 (
// Equation(s):
// \aluout_EX_r[20]~113_combout  = ( \aluout_EX[27]~4_combout  & ( \ShiftLeft0~19_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((\ShiftRight0~39_combout ))) # (\op2_ID[0]~DUPLICATE_q  & (\aluout_EX_r[20]~112_combout )) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( 
// \ShiftLeft0~19_combout  & ( (regval1_ID[31]) # (\op2_ID[0]~DUPLICATE_q ) ) ) ) # ( \aluout_EX[27]~4_combout  & ( !\ShiftLeft0~19_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((\ShiftRight0~39_combout ))) # (\op2_ID[0]~DUPLICATE_q  & 
// (\aluout_EX_r[20]~112_combout )) ) ) ) # ( !\aluout_EX[27]~4_combout  & ( !\ShiftLeft0~19_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & regval1_ID[31]) ) ) )

	.dataa(!\aluout_EX_r[20]~112_combout ),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~39_combout ),
	.datad(!regval1_ID[31]),
	.datae(!\aluout_EX[27]~4_combout ),
	.dataf(!\ShiftLeft0~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~113 .extended_lut = "off";
defparam \aluout_EX_r[20]~113 .lut_mask = 64'h00CC1D1D33FF1D1D;
defparam \aluout_EX_r[20]~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N48
cyclonev_lcell_comb \aluout_EX_r[20]~114 (
// Equation(s):
// \aluout_EX_r[20]~114_combout  = ( regval1_ID[20] & ( \aluout_EX[27]~2_combout  & ( (!\aluout_EX[27]~3_combout  & ((\aluout_EX_r[20]~277_combout ))) # (\aluout_EX[27]~3_combout  & (regval2_ID[20])) ) ) ) # ( !regval1_ID[20] & ( \aluout_EX[27]~2_combout  & 
// ( (!\aluout_EX[27]~3_combout  & ((\aluout_EX_r[20]~277_combout ))) # (\aluout_EX[27]~3_combout  & (!regval2_ID[20])) ) ) ) # ( regval1_ID[20] & ( !\aluout_EX[27]~2_combout  & ( (!\aluout_EX[27]~3_combout  & ((\aluout_EX_r[20]~113_combout ))) # 
// (\aluout_EX[27]~3_combout  & (!regval2_ID[20])) ) ) ) # ( !regval1_ID[20] & ( !\aluout_EX[27]~2_combout  & ( (!\aluout_EX[27]~3_combout  & ((\aluout_EX_r[20]~113_combout ))) # (\aluout_EX[27]~3_combout  & (regval2_ID[20])) ) ) )

	.dataa(!regval2_ID[20]),
	.datab(!\aluout_EX_r[20]~277_combout ),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(!\aluout_EX_r[20]~113_combout ),
	.datae(!regval1_ID[20]),
	.dataf(!\aluout_EX[27]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~114 .extended_lut = "off";
defparam \aluout_EX_r[20]~114 .lut_mask = 64'h05F50AFA3A3A3535;
defparam \aluout_EX_r[20]~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N50
dffeas \PC_FE[20]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[20]~feeder_combout ),
	.asdata(PC_ID[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[20]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N24
cyclonev_lcell_comb \Add0~77 (
// Equation(s):
// \Add0~77_sumout  = SUM(( (\Add0~139_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((\PC_FE[20]~DUPLICATE_q ))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q 
// )) ) + ( \Add0~42  ))
// \Add0~78  = CARRY(( (\Add0~139_combout  & ((ctrlsig_ID[3]) # (ctrlsig_ID[4]))) ) + ( (!ctrlsig_ID[4] & ((!ctrlsig_ID[3] & ((\PC_FE[20]~DUPLICATE_q ))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )) ) 
// + ( \Add0~42  ))

	.dataa(!ctrlsig_ID[4]),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!ctrlsig_ID[3]),
	.datad(!\Add0~139_combout ),
	.datae(gnd),
	.dataf(!\PC_FE[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~77_sumout ),
	.cout(\Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \Add0~77 .extended_lut = "off";
defparam \Add0~77 .lut_mask = 64'h0000EC4C0000005F;
defparam \Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N48
cyclonev_lcell_comb \PC_FE[20]~feeder (
// Equation(s):
// \PC_FE[20]~feeder_combout  = ( \Add0~77_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[20]~feeder .extended_lut = "off";
defparam \PC_FE[20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N49
dffeas \PC_FE[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[20]~feeder_combout ),
	.asdata(PC_ID[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[20] .is_wysiwyg = "true";
defparam \PC_FE[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N44
dffeas \PC_ID[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[20]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[20] .is_wysiwyg = "true";
defparam \PC_ID[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N45
cyclonev_lcell_comb \aluout_EX_r[20]~115 (
// Equation(s):
// \aluout_EX_r[20]~115_combout  = ( PC_ID[20] & ( \regval1_ID[20]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[20] & ( \regval1_ID[20]~DUPLICATE_q  & ( (\Equal19~0_combout  & 
// (!op1_ID[1] $ (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[20] & ( !\regval1_ID[20]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[0] & op1_ID[1])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[1]) # 
// (op1_ID[0])))) ) ) ) # ( !PC_ID[20] & ( !\regval1_ID[20]~DUPLICATE_q  & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[0] $ (!op1_ID[1])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[0]),
	.datad(!op1_ID[1]),
	.datae(!PC_ID[20]),
	.dataf(!\regval1_ID[20]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~115 .extended_lut = "off";
defparam \aluout_EX_r[20]~115 .lut_mask = 64'h0110ABBF1540BFEF;
defparam \aluout_EX_r[20]~115 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N57
cyclonev_lcell_comb \aluout_EX_r[20]~116 (
// Equation(s):
// \aluout_EX_r[20]~116_combout  = ( \Equal15~1_combout  & ( \aluout_EX_r[20]~114_combout  ) ) # ( !\Equal15~1_combout  & ( (!\always4~0_combout  & (\aluout_EX_r[20]~115_combout )) # (\always4~0_combout  & ((\Add3~77_sumout ))) ) )

	.dataa(!\aluout_EX_r[20]~114_combout ),
	.datab(!\aluout_EX_r[20]~115_combout ),
	.datac(!\always4~0_combout ),
	.datad(!\Add3~77_sumout ),
	.datae(gnd),
	.dataf(!\Equal15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[20]~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[20]~116 .extended_lut = "off";
defparam \aluout_EX_r[20]~116 .lut_mask = 64'h303F303F55555555;
defparam \aluout_EX_r[20]~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N59
dffeas \aluout_EX[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[20]~116_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[20]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[20] .is_wysiwyg = "true";
defparam \aluout_EX[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y14_N1
dffeas \regval_MEM[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[20]~40_combout ),
	.asdata(aluout_EX[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[20]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[20] .is_wysiwyg = "true";
defparam \regval_MEM[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y5_N37
dffeas \regs[3][20] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[20]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][20] .is_wysiwyg = "true";
defparam \regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N54
cyclonev_lcell_comb \regval1_ID~155 (
// Equation(s):
// \regval1_ID~155_combout  = ( \regs[1][20]~q  & ( \regs[2][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][20]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][20]~q ))) ) ) ) # ( !\regs[1][20]~q  & ( \regs[2][20]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][20]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][20]~q ))) ) ) ) # ( \regs[1][20]~q  & ( !\regs[2][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][20]~q ) # (inst_FE[4])))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[3][20]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[1][20]~q  & ( !\regs[2][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][20]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[3][20]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[3][20]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][20]~q ),
	.datae(!\regs[1][20]~q ),
	.dataf(!\regs[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~155 .extended_lut = "off";
defparam \regval1_ID~155 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N6
cyclonev_lcell_comb \regval1_ID~156 (
// Equation(s):
// \regval1_ID~156_combout  = ( \regs[5][20]~q  & ( \regs[6][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[4][20]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regs[7][20]~q )))) ) ) ) # ( !\regs[5][20]~q  & ( \regs[6][20]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][20]~q  & ((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regs[7][20]~q )))) ) ) ) # ( \regs[5][20]~q  & ( !\regs[6][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[4][20]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((\regs[7][20]~q  & inst_FE[4])))) ) ) ) # ( !\regs[5][20]~q  & ( !\regs[6][20]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (\regs[4][20]~q  & ((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((\regs[7][20]~q  & inst_FE[4])))) ) ) )

	.dataa(!\regs[4][20]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[7][20]~q ),
	.datad(!inst_FE[4]),
	.datae(!\regs[5][20]~q ),
	.dataf(!\regs[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~156 .extended_lut = "off";
defparam \regval1_ID~156 .lut_mask = 64'h440344CF770377CF;
defparam \regval1_ID~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N0
cyclonev_lcell_comb \regval1_ID~158 (
// Equation(s):
// \regval1_ID~158_combout  = ( \regs[15][20]~q  & ( \regs[13][20]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][20]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][20]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[15][20]~q  & ( \regs[13][20]~q  & ( (!inst_FE[4] 
// & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][20]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][20]~q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[15][20]~q  & ( !\regs[13][20]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// ((\regs[12][20]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][20]~q )))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][20]~q  & ( !\regs[13][20]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][20]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[14][20]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[14][20]~q ),
	.datac(!\regs[12][20]~q ),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!\regs[15][20]~q ),
	.dataf(!\regs[13][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~158 .extended_lut = "off";
defparam \regval1_ID~158 .lut_mask = 64'h0A220A775F225F77;
defparam \regval1_ID~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N30
cyclonev_lcell_comb \regval1_ID~157 (
// Equation(s):
// \regval1_ID~157_combout  = ( \regs[11][20]~q  & ( \regs[9][20]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][20]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][20]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[11][20]~q  & ( \regs[9][20]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][20]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][20]~q ))))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( \regs[11][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// (\regs[8][20]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][20]~q ))))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( !\regs[11][20]~q  & ( !\regs[9][20]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[8][20]~q )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][20]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[8][20]~q ),
	.datad(!\regs[10][20]~q ),
	.datae(!\regs[11][20]~q ),
	.dataf(!\regs[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~157 .extended_lut = "off";
defparam \regval1_ID~157 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regval1_ID~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N42
cyclonev_lcell_comb \regval1_ID~159 (
// Equation(s):
// \regval1_ID~159_combout  = ( \regval1_ID~158_combout  & ( \regval1_ID~157_combout  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~155_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~156_combout )))) # (inst_FE[7]) ) ) ) # ( !\regval1_ID~158_combout 
//  & ( \regval1_ID~157_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regval1_ID~155_combout ))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & \regval1_ID~156_combout )))) ) ) ) # ( \regval1_ID~158_combout  & ( !\regval1_ID~157_combout  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~155_combout  & (!inst_FE[7]))) # (\inst_FE[6]~DUPLICATE_q  & (((\regval1_ID~156_combout ) # (inst_FE[7])))) ) ) ) # ( !\regval1_ID~158_combout  & ( !\regval1_ID~157_combout  & ( (!inst_FE[7] & 
// ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~155_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~156_combout ))))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regval1_ID~155_combout ),
	.datac(!inst_FE[7]),
	.datad(!\regval1_ID~156_combout ),
	.datae(!\regval1_ID~158_combout ),
	.dataf(!\regval1_ID~157_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~159 .extended_lut = "off";
defparam \regval1_ID~159 .lut_mask = 64'h207025752A7A2F7F;
defparam \regval1_ID~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N43
dffeas \regval1_ID[20]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~159_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[20]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N33
cyclonev_lcell_comb \Add0~139 (
// Equation(s):
// \Add0~139_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( \regval1_ID[20]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[20]~DUPLICATE_q )) # 
// (\pctarget_EX_w~0_combout  & ((!\Equal20~0_combout  & (\regval1_ID[20]~DUPLICATE_q )) # (\Equal20~0_combout  & ((PC_ID[20]))))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[20]~DUPLICATE_q )) # 
// (\pctarget_EX_w~0_combout  & ((PC_ID[20]))) ) ) ) # ( !\LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[20]~DUPLICATE_q )) # (\pctarget_EX_w~0_combout  & ((PC_ID[20]))) ) ) )

	.dataa(!\regval1_ID[20]~DUPLICATE_q ),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!PC_ID[20]),
	.datad(!\Equal20~0_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~139_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~139 .extended_lut = "off";
defparam \Add0~139 .lut_mask = 64'h4747474755475555;
defparam \Add0~139 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N42
cyclonev_lcell_comb \PC_FE[21]~feeder (
// Equation(s):
// \PC_FE[21]~feeder_combout  = \Add0~73_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~73_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[21]~feeder .extended_lut = "off";
defparam \PC_FE[21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N43
dffeas \PC_FE[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[21]~feeder_combout ),
	.asdata(PC_ID[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[21] .is_wysiwyg = "true";
defparam \PC_FE[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N17
dffeas \PC_ID[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[21] .is_wysiwyg = "true";
defparam \PC_ID[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[21]~110 (
// Equation(s):
// \aluout_EX_r[21]~110_combout  = ( PC_ID[21] & ( regval1_ID[21] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[21] & ( regval1_ID[21] & ( (\Equal19~0_combout  & (!op1_ID[1] $ 
// (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[21] & ( !regval1_ID[21] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[1] & op1_ID[0])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[0]) # (op1_ID[1])))) ) ) ) # ( 
// !PC_ID[21] & ( !regval1_ID[21] & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[1] $ (!op1_ID[0])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[1]),
	.datad(!op1_ID[0]),
	.datae(!PC_ID[21]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~110 .extended_lut = "off";
defparam \aluout_EX_r[21]~110 .lut_mask = 64'h0110ABBF1450BEFF;
defparam \aluout_EX_r[21]~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \aluout_EX_r[21]~281 (
// Equation(s):
// \aluout_EX_r[21]~281_combout  = ( !\op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add1~73_sumout )))) # (op2_ID[2] & (regval1_ID[21] & ((regval2_ID[21])))))) # (\op2_ID[0]~DUPLICATE_q  & ((((regval2_ID[21])) # 
// (regval1_ID[21])))) ) ) # ( \op2_ID[3]~DUPLICATE_q  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!op2_ID[2] & (((\Add2~73_sumout )))) # (op2_ID[2] & ((!regval1_ID[21]) # ((!regval2_ID[21])))))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval1_ID[21] & 
// ((!regval2_ID[21])))))) ) )

	.dataa(!op2_ID[2]),
	.datab(!regval1_ID[21]),
	.datac(!\Add2~73_sumout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!regval2_ID[21]),
	.datag(!\Add1~73_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~281_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~281 .extended_lut = "on";
defparam \aluout_EX_r[21]~281 .lut_mask = 64'h0A335FCC1BFF4E00;
defparam \aluout_EX_r[21]~281 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N36
cyclonev_lcell_comb \ShiftRight0~9 (
// Equation(s):
// \ShiftRight0~9_combout  = ( \ShiftRight0~8_combout  & ( regval2_ID[3] & ( (!regval2_ID[2]) # (regval1_ID[31]) ) ) ) # ( !\ShiftRight0~8_combout  & ( regval2_ID[3] & ( (regval1_ID[31] & regval2_ID[2]) ) ) ) # ( \ShiftRight0~8_combout  & ( !regval2_ID[3] & 
// ( (!regval2_ID[2] & (\ShiftRight0~6_combout )) # (regval2_ID[2] & ((\ShiftRight0~7_combout ))) ) ) ) # ( !\ShiftRight0~8_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & (\ShiftRight0~6_combout )) # (regval2_ID[2] & ((\ShiftRight0~7_combout ))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval2_ID[2]),
	.datac(!\ShiftRight0~6_combout ),
	.datad(!\ShiftRight0~7_combout ),
	.datae(!\ShiftRight0~8_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~9 .extended_lut = "off";
defparam \ShiftRight0~9 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \ShiftRight0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N39
cyclonev_lcell_comb \ShiftLeft0~2 (
// Equation(s):
// \ShiftLeft0~2_combout  = ( \ShiftLeft0~1_combout  & ( (!regval2_ID[3] & ((\ShiftLeft0~0_combout ) # (regval2_ID[2]))) ) ) # ( !\ShiftLeft0~1_combout  & ( (!regval2_ID[2] & (!regval2_ID[3] & \ShiftLeft0~0_combout )) ) )

	.dataa(gnd),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~0_combout ),
	.datae(gnd),
	.dataf(!\ShiftLeft0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~2 .extended_lut = "off";
defparam \ShiftLeft0~2 .lut_mask = 64'h00C000C030F030F0;
defparam \ShiftLeft0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y7_N18
cyclonev_lcell_comb \aluout_EX_r[21]~107 (
// Equation(s):
// \aluout_EX_r[21]~107_combout  = ( \ShiftLeft0~37_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftLeft0~26_combout )) # (regval2_ID[3] & ((\ShiftLeft0~12_combout ))) ) ) ) # ( !\ShiftLeft0~37_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftLeft0~26_combout )) # (regval2_ID[3] & ((\ShiftLeft0~12_combout ))) ) ) ) # ( \ShiftLeft0~37_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftLeft0~27_combout ) ) ) ) # ( !\ShiftLeft0~37_combout  & ( !regval2_ID[2] & ( 
// (\ShiftLeft0~27_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftLeft0~27_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~26_combout ),
	.datad(!\ShiftLeft0~12_combout ),
	.datae(!\ShiftLeft0~37_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~107 .extended_lut = "off";
defparam \aluout_EX_r[21]~107 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \aluout_EX_r[21]~107 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[21]~108 (
// Equation(s):
// \aluout_EX_r[21]~108_combout  = ( \aluout_EX_r[21]~107_combout  & ( \aluout_EX[27]~4_combout  & ( (\ShiftRight0~9_combout ) # (\op2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\aluout_EX_r[21]~107_combout  & ( \aluout_EX[27]~4_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// \ShiftRight0~9_combout ) ) ) ) # ( \aluout_EX_r[21]~107_combout  & ( !\aluout_EX[27]~4_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~2_combout ))) ) ) ) # ( !\aluout_EX_r[21]~107_combout  & ( 
// !\aluout_EX[27]~4_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~2_combout ))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!\ShiftRight0~9_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\aluout_EX_r[21]~107_combout ),
	.dataf(!\aluout_EX[27]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~108 .extended_lut = "off";
defparam \aluout_EX_r[21]~108 .lut_mask = 64'h447744770C0C3F3F;
defparam \aluout_EX_r[21]~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \aluout_EX_r[21]~109 (
// Equation(s):
// \aluout_EX_r[21]~109_combout  = ( \aluout_EX_r[21]~281_combout  & ( \aluout_EX_r[21]~108_combout  & ( (!\aluout_EX[27]~3_combout ) # (!\aluout_EX[27]~2_combout  $ (!regval1_ID[21] $ (regval2_ID[21]))) ) ) ) # ( !\aluout_EX_r[21]~281_combout  & ( 
// \aluout_EX_r[21]~108_combout  & ( !\aluout_EX[27]~2_combout  $ (((\aluout_EX[27]~3_combout  & (!regval1_ID[21] $ (regval2_ID[21]))))) ) ) ) # ( \aluout_EX_r[21]~281_combout  & ( !\aluout_EX_r[21]~108_combout  & ( !\aluout_EX[27]~2_combout  $ 
// (((!\aluout_EX[27]~3_combout ) # (!regval1_ID[21] $ (regval2_ID[21])))) ) ) ) # ( !\aluout_EX_r[21]~281_combout  & ( !\aluout_EX_r[21]~108_combout  & ( (\aluout_EX[27]~3_combout  & (!\aluout_EX[27]~2_combout  $ (!regval1_ID[21] $ (regval2_ID[21])))) ) ) )

	.dataa(!\aluout_EX[27]~2_combout ),
	.datab(!\aluout_EX[27]~3_combout ),
	.datac(!regval1_ID[21]),
	.datad(!regval2_ID[21]),
	.datae(!\aluout_EX_r[21]~281_combout ),
	.dataf(!\aluout_EX_r[21]~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~109 .extended_lut = "off";
defparam \aluout_EX_r[21]~109 .lut_mask = 64'h122156659AA9DEED;
defparam \aluout_EX_r[21]~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[21]~111 (
// Equation(s):
// \aluout_EX_r[21]~111_combout  = ( \Add3~73_sumout  & ( \aluout_EX_r[21]~109_combout  & ( ((\always4~0_combout ) # (\Equal15~1_combout )) # (\aluout_EX_r[21]~110_combout ) ) ) ) # ( !\Add3~73_sumout  & ( \aluout_EX_r[21]~109_combout  & ( 
// ((\aluout_EX_r[21]~110_combout  & !\always4~0_combout )) # (\Equal15~1_combout ) ) ) ) # ( \Add3~73_sumout  & ( !\aluout_EX_r[21]~109_combout  & ( (!\Equal15~1_combout  & ((\always4~0_combout ) # (\aluout_EX_r[21]~110_combout ))) ) ) ) # ( 
// !\Add3~73_sumout  & ( !\aluout_EX_r[21]~109_combout  & ( (\aluout_EX_r[21]~110_combout  & (!\Equal15~1_combout  & !\always4~0_combout )) ) ) )

	.dataa(!\aluout_EX_r[21]~110_combout ),
	.datab(gnd),
	.datac(!\Equal15~1_combout ),
	.datad(!\always4~0_combout ),
	.datae(!\Add3~73_sumout ),
	.dataf(!\aluout_EX_r[21]~109_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[21]~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[21]~111 .extended_lut = "off";
defparam \aluout_EX_r[21]~111 .lut_mask = 64'h500050F05F0F5FFF;
defparam \aluout_EX_r[21]~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N50
dffeas \aluout_EX[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[21]~111_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[21]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[21] .is_wysiwyg = "true";
defparam \aluout_EX[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N43
dffeas \regval_MEM[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[21]~38_combout ),
	.asdata(aluout_EX[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[21] .is_wysiwyg = "true";
defparam \regval_MEM[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N9
cyclonev_lcell_comb \regs[12][21]~feeder (
// Equation(s):
// \regs[12][21]~feeder_combout  = regval_MEM[21]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval_MEM[21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][21]~feeder .extended_lut = "off";
defparam \regs[12][21]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \regs[12][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N10
dffeas \regs[12][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][21] .is_wysiwyg = "true";
defparam \regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y13_N39
cyclonev_lcell_comb \regval1_ID~35 (
// Equation(s):
// \regval1_ID~35_combout  = ( \regs[4][21]~q  & ( \inst_FE[6]~DUPLICATE_q  & ( (!inst_FE[7]) # (\regs[12][21]~q ) ) ) ) # ( !\regs[4][21]~q  & ( \inst_FE[6]~DUPLICATE_q  & ( (inst_FE[7] & \regs[12][21]~q ) ) ) ) # ( \regs[4][21]~q  & ( 
// !\inst_FE[6]~DUPLICATE_q  & ( (!inst_FE[7] & (\regs[0][21]~q )) # (inst_FE[7] & ((\regs[8][21]~q ))) ) ) ) # ( !\regs[4][21]~q  & ( !\inst_FE[6]~DUPLICATE_q  & ( (!inst_FE[7] & (\regs[0][21]~q )) # (inst_FE[7] & ((\regs[8][21]~q ))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[12][21]~q ),
	.datac(!\regs[0][21]~q ),
	.datad(!\regs[8][21]~q ),
	.datae(!\regs[4][21]~q ),
	.dataf(!\inst_FE[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~35 .extended_lut = "off";
defparam \regval1_ID~35 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \regval1_ID~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N6
cyclonev_lcell_comb \regval1_ID~38 (
// Equation(s):
// \regval1_ID~38_combout  = ( \regs[15][21]~q  & ( \regs[7][21]~q  & ( ((!inst_FE[7] & ((\regs[3][21]~q ))) # (inst_FE[7] & (\regs[11][21]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[15][21]~q  & ( \regs[7][21]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[3][21]~q ))) # (inst_FE[7] & (\regs[11][21]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (!inst_FE[7])) ) ) ) # ( \regs[15][21]~q  & ( !\regs[7][21]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][21]~q ))) # (inst_FE[7] & 
// (\regs[11][21]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (inst_FE[7])) ) ) ) # ( !\regs[15][21]~q  & ( !\regs[7][21]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][21]~q ))) # (inst_FE[7] & (\regs[11][21]~q )))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[11][21]~q ),
	.datad(!\regs[3][21]~q ),
	.datae(!\regs[15][21]~q ),
	.dataf(!\regs[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~38 .extended_lut = "off";
defparam \regval1_ID~38 .lut_mask = 64'h028A139B46CE57DF;
defparam \regval1_ID~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N40
dffeas \regs[13][21]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][21]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N4
dffeas \regs[9][21] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[21]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][21] .is_wysiwyg = "true";
defparam \regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N54
cyclonev_lcell_comb \regval1_ID~36 (
// Equation(s):
// \regval1_ID~36_combout  = ( \regs[5][21]~q  & ( \regs[1][21]~q  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[9][21]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[13][21]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][21]~q  & ( \regs[1][21]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[9][21]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[13][21]~DUPLICATE_q  & (inst_FE[7]))) ) ) ) # ( \regs[5][21]~q  & ( !\regs[1][21]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7] & \regs[9][21]~q 
// )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])) # (\regs[13][21]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][21]~q  & ( !\regs[1][21]~q  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[9][21]~q ))) # (\inst_FE[6]~DUPLICATE_q  & 
// (\regs[13][21]~DUPLICATE_q )))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regs[13][21]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[9][21]~q ),
	.datae(!\regs[5][21]~q ),
	.dataf(!\regs[1][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~36 .extended_lut = "off";
defparam \regval1_ID~36 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \regval1_ID~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N48
cyclonev_lcell_comb \regval1_ID~37 (
// Equation(s):
// \regval1_ID~37_combout  = ( \regs[14][21]~q  & ( \regs[2][21]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[6][21]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[10][21]~q ))) ) ) ) # ( !\regs[14][21]~q  & ( \regs[2][21]~q  & 
// ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[6][21]~q )))) # (inst_FE[7] & (\regs[10][21]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][21]~q  & ( !\regs[2][21]~q  & ( (!inst_FE[7] & (((\regs[6][21]~q  & \inst_FE[6]~DUPLICATE_q )))) 
// # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[10][21]~q ))) ) ) ) # ( !\regs[14][21]~q  & ( !\regs[2][21]~q  & ( (!inst_FE[7] & (((\regs[6][21]~q  & \inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (\regs[10][21]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) 
// ) ) )

	.dataa(!\regs[10][21]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][21]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][21]~q ),
	.dataf(!\regs[2][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~37 .extended_lut = "off";
defparam \regval1_ID~37 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval1_ID~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N36
cyclonev_lcell_comb \regval1_ID~39 (
// Equation(s):
// \regval1_ID~39_combout  = ( \regval1_ID~36_combout  & ( \regval1_ID~37_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regval1_ID~35_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regval1_ID~38_combout )))) ) ) ) # ( 
// !\regval1_ID~36_combout  & ( \regval1_ID~37_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~35_combout  & ((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4]) # (\regval1_ID~38_combout )))) ) ) ) # ( \regval1_ID~36_combout  & ( 
// !\regval1_ID~37_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regval1_ID~35_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (((\regval1_ID~38_combout  & inst_FE[4])))) ) ) ) # ( !\regval1_ID~36_combout  & ( !\regval1_ID~37_combout  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~35_combout  & ((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((\regval1_ID~38_combout  & inst_FE[4])))) ) ) )

	.dataa(!\regval1_ID~35_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~38_combout ),
	.datad(!inst_FE[4]),
	.datae(!\regval1_ID~36_combout ),
	.dataf(!\regval1_ID~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~39 .extended_lut = "off";
defparam \regval1_ID~39 .lut_mask = 64'h440344CF770377CF;
defparam \regval1_ID~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N37
dffeas \regval1_ID[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~39_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[21]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[21] .is_wysiwyg = "true";
defparam \regval1_ID[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N15
cyclonev_lcell_comb \Equal14~1 (
// Equation(s):
// \Equal14~1_combout  = ( \regval2_ID[23]~DUPLICATE_q  & ( !\regval1_ID[23]~DUPLICATE_q  ) ) # ( !\regval2_ID[23]~DUPLICATE_q  & ( \regval1_ID[23]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~1 .extended_lut = "off";
defparam \Equal14~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N54
cyclonev_lcell_comb \aluout_EX_r[23]~224 (
// Equation(s):
// \aluout_EX_r[23]~224_combout  = ( \regval1_ID[23]~DUPLICATE_q  & ( \Add1~61_sumout  & ( (!\aluout_EX[27]~3_combout  & ((!op2_ID[2]) # ((\regval2_ID[23]~DUPLICATE_q )))) # (\aluout_EX[27]~3_combout  & (((!\Equal14~1_combout )))) ) ) ) # ( 
// !\regval1_ID[23]~DUPLICATE_q  & ( \Add1~61_sumout  & ( (!\aluout_EX[27]~3_combout  & (!op2_ID[2])) # (\aluout_EX[27]~3_combout  & ((!\Equal14~1_combout ))) ) ) ) # ( \regval1_ID[23]~DUPLICATE_q  & ( !\Add1~61_sumout  & ( (!\aluout_EX[27]~3_combout  & 
// (op2_ID[2] & (\regval2_ID[23]~DUPLICATE_q ))) # (\aluout_EX[27]~3_combout  & (((!\Equal14~1_combout )))) ) ) ) # ( !\regval1_ID[23]~DUPLICATE_q  & ( !\Add1~61_sumout  & ( (!\Equal14~1_combout  & \aluout_EX[27]~3_combout ) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\regval2_ID[23]~DUPLICATE_q ),
	.datac(!\Equal14~1_combout ),
	.datad(!\aluout_EX[27]~3_combout ),
	.datae(!\regval1_ID[23]~DUPLICATE_q ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~224 .extended_lut = "off";
defparam \aluout_EX_r[23]~224 .lut_mask = 64'h00F011F0AAF0BBF0;
defparam \aluout_EX_r[23]~224 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N42
cyclonev_lcell_comb \aluout_EX_r[23]~293 (
// Equation(s):
// \aluout_EX_r[23]~293_combout  = ( !\op2_ID[0]~DUPLICATE_q  & ( (!\op2_ID[3]~DUPLICATE_q  & (((\aluout_EX_r[23]~224_combout )))) # (\op2_ID[3]~DUPLICATE_q  & (((!op2_ID[2] & ((\Add2~61_sumout ))) # (op2_ID[2] & (!\aluout_EX_r[23]~224_combout ))))) ) ) # ( 
// \op2_ID[0]~DUPLICATE_q  & ( !\op2_ID[3]~DUPLICATE_q  $ (((!\regval2_ID[23]~DUPLICATE_q  & (!\regval1_ID[23]~DUPLICATE_q )))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!\regval2_ID[23]~DUPLICATE_q ),
	.datac(!\regval1_ID[23]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(!\Add2~61_sumout ),
	.datag(!\aluout_EX_r[23]~224_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~293_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~293 .extended_lut = "on";
defparam \aluout_EX_r[23]~293 .lut_mask = 64'h0A5A6A6A5F5A6A6A;
defparam \aluout_EX_r[23]~293 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N57
cyclonev_lcell_comb \aluout_EX_r[23]~97 (
// Equation(s):
// \aluout_EX_r[23]~97_combout  = ( PC_ID[23] & ( \regval1_ID[23]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  $ (!op1_ID[1])) # (op1_ID[0])) ) ) ) # ( !PC_ID[23] & ( \regval1_ID[23]~DUPLICATE_q  & ( (\Equal19~0_combout  & 
// (!op1_ID[1] $ (((!\immval_ID[15]~DUPLICATE_q  & !op1_ID[0]))))) ) ) ) # ( PC_ID[23] & ( !\regval1_ID[23]~DUPLICATE_q  & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & (op1_ID[0] & op1_ID[1])) # (\immval_ID[15]~DUPLICATE_q  & ((op1_ID[1]) # 
// (op1_ID[0])))) ) ) ) # ( !PC_ID[23] & ( !\regval1_ID[23]~DUPLICATE_q  & ( (\Equal19~0_combout  & (\immval_ID[15]~DUPLICATE_q  & (!op1_ID[0] $ (!op1_ID[1])))) ) ) )

	.dataa(!\Equal19~0_combout ),
	.datab(!\immval_ID[15]~DUPLICATE_q ),
	.datac(!op1_ID[0]),
	.datad(!op1_ID[1]),
	.datae(!PC_ID[23]),
	.dataf(!\regval1_ID[23]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~97 .extended_lut = "off";
defparam \aluout_EX_r[23]~97 .lut_mask = 64'h0110ABBF1540BFEF;
defparam \aluout_EX_r[23]~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N9
cyclonev_lcell_comb \aluout_EX_r[23]~226 (
// Equation(s):
// \aluout_EX_r[23]~226_combout  = ( \Add3~61_sumout  & ( (\always4~0_combout ) # (\aluout_EX_r[23]~97_combout ) ) ) # ( !\Add3~61_sumout  & ( (\aluout_EX_r[23]~97_combout  & !\always4~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX_r[23]~97_combout ),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!\Add3~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~226 .extended_lut = "off";
defparam \aluout_EX_r[23]~226 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \aluout_EX_r[23]~226 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N24
cyclonev_lcell_comb \ShiftLeft0~5 (
// Equation(s):
// \ShiftLeft0~5_combout  = ( \ShiftLeft0~3_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2]) # (\ShiftLeft0~4_combout ))) ) ) # ( !\ShiftLeft0~3_combout  & ( (regval2_ID[2] & (!regval2_ID[3] & \ShiftLeft0~4_combout )) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~5 .extended_lut = "off";
defparam \ShiftLeft0~5 .lut_mask = 64'h040404048C8C8C8C;
defparam \ShiftLeft0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N18
cyclonev_lcell_comb \ShiftRight0~16 (
// Equation(s):
// \ShiftRight0~16_combout  = ( regval2_ID[3] & ( regval1_ID[31] ) ) # ( !regval2_ID[3] & ( regval1_ID[31] & ( (!regval2_ID[2] & ((\ShiftRight0~14_combout ))) # (regval2_ID[2] & (\ShiftRight0~15_combout )) ) ) ) # ( !regval2_ID[3] & ( !regval1_ID[31] & ( 
// (!regval2_ID[2] & ((\ShiftRight0~14_combout ))) # (regval2_ID[2] & (\ShiftRight0~15_combout )) ) ) )

	.dataa(!\ShiftRight0~15_combout ),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!regval2_ID[3]),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~16 .extended_lut = "off";
defparam \ShiftRight0~16 .lut_mask = 64'h05F5000005F5FFFF;
defparam \ShiftRight0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[23]~95 (
// Equation(s):
// \aluout_EX_r[23]~95_combout  = ( \ShiftLeft0~23_combout  & ( \ShiftLeft0~6_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~34_combout ))) # (regval2_ID[2] & (\ShiftLeft0~22_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~23_combout  & ( 
// \ShiftLeft0~6_combout  & ( (!regval2_ID[2] & (!regval2_ID[3] & ((\ShiftLeft0~34_combout )))) # (regval2_ID[2] & (((\ShiftLeft0~22_combout )) # (regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~23_combout  & ( !\ShiftLeft0~6_combout  & ( (!regval2_ID[2] & 
// (((\ShiftLeft0~34_combout )) # (regval2_ID[3]))) # (regval2_ID[2] & (!regval2_ID[3] & (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~23_combout  & ( !\ShiftLeft0~6_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~34_combout ))) # 
// (regval2_ID[2] & (\ShiftLeft0~22_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~22_combout ),
	.datad(!\ShiftLeft0~34_combout ),
	.datae(!\ShiftLeft0~23_combout ),
	.dataf(!\ShiftLeft0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~95 .extended_lut = "off";
defparam \aluout_EX_r[23]~95 .lut_mask = 64'h048C26AE159D37BF;
defparam \aluout_EX_r[23]~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N6
cyclonev_lcell_comb \aluout_EX_r[23]~96 (
// Equation(s):
// \aluout_EX_r[23]~96_combout  = ( \ShiftRight0~16_combout  & ( \aluout_EX_r[23]~95_combout  & ( ((!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~5_combout )))) # (\aluout_EX[27]~4_combout ) ) ) ) # ( 
// !\ShiftRight0~16_combout  & ( \aluout_EX_r[23]~95_combout  & ( (!\aluout_EX[27]~4_combout  & ((!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~5_combout ))))) # (\aluout_EX[27]~4_combout  & (\op2_ID[0]~DUPLICATE_q 
// )) ) ) ) # ( \ShiftRight0~16_combout  & ( !\aluout_EX_r[23]~95_combout  & ( (!\aluout_EX[27]~4_combout  & ((!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~5_combout ))))) # (\aluout_EX[27]~4_combout  & 
// (!\op2_ID[0]~DUPLICATE_q )) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\aluout_EX_r[23]~95_combout  & ( (!\aluout_EX[27]~4_combout  & ((!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31])) # (\op2_ID[0]~DUPLICATE_q  & ((\ShiftLeft0~5_combout ))))) ) ) )

	.dataa(!\aluout_EX[27]~4_combout ),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftLeft0~5_combout ),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\aluout_EX_r[23]~95_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~96 .extended_lut = "off";
defparam \aluout_EX_r[23]~96 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \aluout_EX_r[23]~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N18
cyclonev_lcell_comb \aluout_EX_r[23]~225 (
// Equation(s):
// \aluout_EX_r[23]~225_combout  = ( \aluout_EX_r[23]~224_combout  & ( \aluout_EX_r[23]~96_combout  & ( !\aluout_EX[27]~3_combout  ) ) ) # ( !\aluout_EX_r[23]~224_combout  & ( \aluout_EX_r[23]~96_combout  ) ) # ( !\aluout_EX_r[23]~224_combout  & ( 
// !\aluout_EX_r[23]~96_combout  & ( \aluout_EX[27]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[23]~224_combout ),
	.dataf(!\aluout_EX_r[23]~96_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~225 .extended_lut = "off";
defparam \aluout_EX_r[23]~225 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \aluout_EX_r[23]~225 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N6
cyclonev_lcell_comb \aluout_EX_r[23]~98 (
// Equation(s):
// \aluout_EX_r[23]~98_combout  = ( \aluout_EX_r[23]~225_combout  & ( \Equal15~1_combout  & ( (!\aluout_EX[27]~2_combout ) # ((!\aluout_EX[27]~3_combout  & \aluout_EX_r[23]~293_combout )) ) ) ) # ( !\aluout_EX_r[23]~225_combout  & ( \Equal15~1_combout  & ( 
// (\aluout_EX[27]~2_combout  & ((\aluout_EX_r[23]~293_combout ) # (\aluout_EX[27]~3_combout ))) ) ) ) # ( \aluout_EX_r[23]~225_combout  & ( !\Equal15~1_combout  & ( \aluout_EX_r[23]~226_combout  ) ) ) # ( !\aluout_EX_r[23]~225_combout  & ( 
// !\Equal15~1_combout  & ( \aluout_EX_r[23]~226_combout  ) ) )

	.dataa(!\aluout_EX[27]~2_combout ),
	.datab(!\aluout_EX[27]~3_combout ),
	.datac(!\aluout_EX_r[23]~293_combout ),
	.datad(!\aluout_EX_r[23]~226_combout ),
	.datae(!\aluout_EX_r[23]~225_combout ),
	.dataf(!\Equal15~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[23]~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[23]~98 .extended_lut = "off";
defparam \aluout_EX_r[23]~98 .lut_mask = 64'h00FF00FF1515AEAE;
defparam \aluout_EX_r[23]~98 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N8
dffeas \aluout_EX[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[23]~98_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[23]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[23] .is_wysiwyg = "true";
defparam \aluout_EX[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y12_N37
dffeas \regval_MEM[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[23]~12_combout ),
	.asdata(aluout_EX[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[23] .is_wysiwyg = "true";
defparam \regval_MEM[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y7_N10
dffeas \regs[6][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][23] .is_wysiwyg = "true";
defparam \regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N0
cyclonev_lcell_comb \regval1_ID~47 (
// Equation(s):
// \regval1_ID~47_combout  = ( \regs[14][23]~q  & ( \regs[10][23]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[2][23]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][23]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[14][23]~q  & ( \regs[10][23]~q  & ( (!inst_FE[7] & 
// ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[2][23]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][23]~q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][23]~q  & ( !\regs[10][23]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & 
// ((\regs[2][23]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][23]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][23]~q  & ( !\regs[10][23]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[2][23]~q ))) # 
// (\inst_FE[6]~DUPLICATE_q  & (\regs[6][23]~q )))) ) ) )

	.dataa(!\regs[6][23]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[2][23]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][23]~q ),
	.dataf(!\regs[10][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~47 .extended_lut = "off";
defparam \regval1_ID~47 .lut_mask = 64'h0C440C773F443F77;
defparam \regval1_ID~47 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N44
dffeas \regs[0][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[0][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][23] .is_wysiwyg = "true";
defparam \regs[0][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N20
dffeas \regs[8][23] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[23]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][23] .is_wysiwyg = "true";
defparam \regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N42
cyclonev_lcell_comb \regval1_ID~45 (
// Equation(s):
// \regval1_ID~45_combout  = ( \regs[4][23]~q  & ( \regs[8][23]~q  & ( (!inst_FE[7] & (((inst_FE[6])) # (\regs[0][23]~q ))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[12][23]~q )))) ) ) ) # ( !\regs[4][23]~q  & ( \regs[8][23]~q  & ( (!inst_FE[7] & 
// (\regs[0][23]~q  & ((!inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6]) # (\regs[12][23]~q )))) ) ) ) # ( \regs[4][23]~q  & ( !\regs[8][23]~q  & ( (!inst_FE[7] & (((inst_FE[6])) # (\regs[0][23]~q ))) # (inst_FE[7] & (((\regs[12][23]~q  & inst_FE[6])))) ) ) ) 
// # ( !\regs[4][23]~q  & ( !\regs[8][23]~q  & ( (!inst_FE[7] & (\regs[0][23]~q  & ((!inst_FE[6])))) # (inst_FE[7] & (((\regs[12][23]~q  & inst_FE[6])))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[0][23]~q ),
	.datac(!\regs[12][23]~q ),
	.datad(!inst_FE[6]),
	.datae(!\regs[4][23]~q ),
	.dataf(!\regs[8][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~45 .extended_lut = "off";
defparam \regval1_ID~45 .lut_mask = 64'h220522AF770577AF;
defparam \regval1_ID~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N36
cyclonev_lcell_comb \regval1_ID~46 (
// Equation(s):
// \regval1_ID~46_combout  = ( \regs[5][23]~q  & ( \regs[1][23]~q  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][23]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][23]~q )))) ) ) ) # ( !\regs[5][23]~q  & ( \regs[1][23]~q  & ( (!inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][23]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][23]~q ))))) ) ) ) # ( \regs[5][23]~q  & ( !\regs[1][23]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][23]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][23]~q ))))) ) ) ) # ( !\regs[5][23]~q  & ( !\regs[1][23]~q  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][23]~q )) # 
// (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][23]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[9][23]~q ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[13][23]~q ),
	.datae(!\regs[5][23]~q ),
	.dataf(!\regs[1][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~46 .extended_lut = "off";
defparam \regval1_ID~46 .lut_mask = 64'h10151A1FB0B5BABF;
defparam \regval1_ID~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N6
cyclonev_lcell_comb \regval1_ID~48 (
// Equation(s):
// \regval1_ID~48_combout  = ( \regs[15][23]~q  & ( \regs[7][23]~q  & ( ((!inst_FE[7] & ((\regs[3][23]~q ))) # (inst_FE[7] & (\regs[11][23]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[15][23]~q  & ( \regs[7][23]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[3][23]~q ))) # (inst_FE[7] & (\regs[11][23]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[15][23]~q  & ( !\regs[7][23]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][23]~q ))) # (inst_FE[7] 
// & (\regs[11][23]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[15][23]~q  & ( !\regs[7][23]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[3][23]~q ))) # (inst_FE[7] & (\regs[11][23]~q )))) ) ) )

	.dataa(!\regs[11][23]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[3][23]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][23]~q ),
	.dataf(!\regs[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~48 .extended_lut = "off";
defparam \regval1_ID~48 .lut_mask = 64'h0C440C773F443F77;
defparam \regval1_ID~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N51
cyclonev_lcell_comb \regval1_ID~49 (
// Equation(s):
// \regval1_ID~49_combout  = ( \regval1_ID~46_combout  & ( \regval1_ID~48_combout  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~45_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~47_combout ))) # (inst_FE[4]) ) ) ) # ( !\regval1_ID~46_combout  & ( 
// \regval1_ID~48_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~45_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~47_combout )))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID~46_combout  & ( 
// !\regval1_ID~48_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~45_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~47_combout )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID~46_combout  & ( 
// !\regval1_ID~48_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~45_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~47_combout )))) ) ) )

	.dataa(!\regval1_ID~47_combout ),
	.datab(!\regval1_ID~45_combout ),
	.datac(!inst_FE[4]),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!\regval1_ID~46_combout ),
	.dataf(!\regval1_ID~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~49 .extended_lut = "off";
defparam \regval1_ID~49 .lut_mask = 64'h30503F50305F3F5F;
defparam \regval1_ID~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N52
dffeas \regval1_ID[23]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~49_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N6
cyclonev_lcell_comb \ShiftRight0~36 (
// Equation(s):
// \ShiftRight0~36_combout  = ( \regval1_ID[22]~DUPLICATE_q  & ( regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[23]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[22]~DUPLICATE_q  & ( 
// regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[23]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[22]~DUPLICATE_q  & ( 
// !regval1_ID[20] & ( (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[23]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[22]~DUPLICATE_q  & ( 
// !regval1_ID[20] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((regval1_ID[21]))) # (regval2_ID[1] & (\regval1_ID[23]~DUPLICATE_q )))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval1_ID[23]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[21]),
	.datae(!\regval1_ID[22]~DUPLICATE_q ),
	.dataf(!regval1_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~36 .extended_lut = "off";
defparam \ShiftRight0~36 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \ShiftRight0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y10_N50
dffeas \regval1_ID[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~154_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[19]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[19] .is_wysiwyg = "true";
defparam \regval1_ID[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N36
cyclonev_lcell_comb \ShiftRight0~35 (
// Equation(s):
// \ShiftRight0~35_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (regval2_ID[1]) # (regval1_ID[16]) ) ) 
// ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] & ((regval1_ID[17]))) # (regval2_ID[1] & (regval1_ID[19])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (regval1_ID[16] & !regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[19]),
	.datab(!regval1_ID[16]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[17]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~35 .extended_lut = "off";
defparam \ShiftRight0~35 .lut_mask = 64'h303005F53F3F05F5;
defparam \ShiftRight0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N54
cyclonev_lcell_comb \ShiftRight0~44 (
// Equation(s):
// \ShiftRight0~44_combout  = ( \ShiftRight0~35_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & (\ShiftRight0~31_combout )) # (regval2_ID[2] & ((\ShiftRight0~30_combout ))) ) ) ) # ( !\ShiftRight0~35_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// (\ShiftRight0~31_combout )) # (regval2_ID[2] & ((\ShiftRight0~30_combout ))) ) ) ) # ( \ShiftRight0~35_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftRight0~36_combout ) ) ) ) # ( !\ShiftRight0~35_combout  & ( !regval2_ID[3] & ( 
// (\ShiftRight0~36_combout  & regval2_ID[2]) ) ) )

	.dataa(!\ShiftRight0~36_combout ),
	.datab(!\ShiftRight0~31_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~30_combout ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~44 .extended_lut = "off";
defparam \ShiftRight0~44 .lut_mask = 64'h0505F5F5303F303F;
defparam \ShiftRight0~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N18
cyclonev_lcell_comb \ShiftRight0~51 (
// Equation(s):
// \ShiftRight0~51_combout  = ( regval1_ID[0] & ( regval1_ID[1] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[2])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[3])))) ) ) ) # ( !regval1_ID[0] & ( regval1_ID[1] & ( (!regval2_ID[1] & 
// (((\regval2_ID[0]~DUPLICATE_q )))) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[2])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[3]))))) ) ) ) # ( regval1_ID[0] & ( !regval1_ID[1] & ( (!regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q 
// )))) # (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[2])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[3]))))) ) ) ) # ( !regval1_ID[0] & ( !regval1_ID[1] & ( (regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[2])) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[3]))))) ) ) )

	.dataa(!regval1_ID[2]),
	.datab(!regval1_ID[3]),
	.datac(!regval2_ID[1]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval1_ID[0]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~51 .extended_lut = "off";
defparam \ShiftRight0~51 .lut_mask = 64'h0503F50305F3F5F3;
defparam \ShiftRight0~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N48
cyclonev_lcell_comb \ShiftRight0~33 (
// Equation(s):
// \ShiftRight0~33_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( \regval1_ID[11]~DUPLICATE_q  & ( ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10])))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( 
// \regval1_ID[11]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[8] & (!\regval2_ID[0]~DUPLICATE_q ))) # (regval2_ID[1] & (((regval1_ID[10]) # (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( !\regval1_ID[11]~DUPLICATE_q  & ( 
// (!regval2_ID[1] & (((\regval2_ID[0]~DUPLICATE_q )) # (regval1_ID[8]))) # (regval2_ID[1] & (((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[10])))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( !\regval1_ID[11]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((!regval2_ID[1] & (regval1_ID[8])) # (regval2_ID[1] & ((regval1_ID[10]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[8]),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[10]),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!\regval1_ID[11]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~33 .extended_lut = "off";
defparam \ShiftRight0~33 .lut_mask = 64'h20702A7A25752F7F;
defparam \ShiftRight0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N54
cyclonev_lcell_comb \ShiftRight0~34 (
// Equation(s):
// \ShiftRight0~34_combout  = ( regval1_ID[14] & ( regval1_ID[15] & ( ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13])))) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[14] & ( regval1_ID[15] & ( (!regval2_ID[1] 
// & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13]))))) # (regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q )) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[15] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  
// & (regval1_ID[12])) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13]))))) # (regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q )) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[15] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12])) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13]))))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[12]),
	.datad(!regval1_ID[13]),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~34 .extended_lut = "off";
defparam \ShiftRight0~34 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \ShiftRight0~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N9
cyclonev_lcell_comb \ShiftRight0~40 (
// Equation(s):
// \ShiftRight0~40_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( (\regval1_ID[5]~DUPLICATE_q ) # (regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( \regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & 
// ((\regval1_ID[4]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[6])) ) ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !\regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & \regval1_ID[5]~DUPLICATE_q ) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( 
// !\regval1_ID[7]~DUPLICATE_q  & ( (!regval2_ID[1] & ((\regval1_ID[4]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[6])) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[6]),
	.datac(!\regval1_ID[5]~DUPLICATE_q ),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!\regval1_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~40 .extended_lut = "off";
defparam \ShiftRight0~40 .lut_mask = 64'h11BB0A0A11BB5F5F;
defparam \ShiftRight0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y9_N54
cyclonev_lcell_comb \ShiftRight0~52 (
// Equation(s):
// \ShiftRight0~52_combout  = ( \ShiftRight0~34_combout  & ( \ShiftRight0~40_combout  & ( ((!regval2_ID[3] & (\ShiftRight0~51_combout )) # (regval2_ID[3] & ((\ShiftRight0~33_combout )))) # (regval2_ID[2]) ) ) ) # ( !\ShiftRight0~34_combout  & ( 
// \ShiftRight0~40_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~51_combout )) # (regval2_ID[3] & ((\ShiftRight0~33_combout ))))) # (regval2_ID[2] & (((!regval2_ID[3])))) ) ) ) # ( \ShiftRight0~34_combout  & ( !\ShiftRight0~40_combout  & ( 
// (!regval2_ID[2] & ((!regval2_ID[3] & (\ShiftRight0~51_combout )) # (regval2_ID[3] & ((\ShiftRight0~33_combout ))))) # (regval2_ID[2] & (((regval2_ID[3])))) ) ) ) # ( !\ShiftRight0~34_combout  & ( !\ShiftRight0~40_combout  & ( (!regval2_ID[2] & 
// ((!regval2_ID[3] & (\ShiftRight0~51_combout )) # (regval2_ID[3] & ((\ShiftRight0~33_combout ))))) ) ) )

	.dataa(!\ShiftRight0~51_combout ),
	.datab(!\ShiftRight0~33_combout ),
	.datac(!regval2_ID[2]),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~34_combout ),
	.dataf(!\ShiftRight0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~52 .extended_lut = "off";
defparam \ShiftRight0~52 .lut_mask = 64'h5030503F5F305F3F;
defparam \ShiftRight0~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y10_N0
cyclonev_lcell_comb \Selector32~6 (
// Equation(s):
// \Selector32~6_combout  = ( !\ShiftRight0~5_combout  & ( (!regval2_ID[4] & (((!\op2_ID[0]~DUPLICATE_q  & ((\ShiftRight0~52_combout ))) # (\op2_ID[0]~DUPLICATE_q  & (\ShiftLeft0~31_combout ))))) # (regval2_ID[4] & (((\ShiftRight0~44_combout  & 
// (!\op2_ID[0]~DUPLICATE_q ))))) ) ) # ( \ShiftRight0~5_combout  & ( (((regval1_ID[31] & (!\op2_ID[0]~DUPLICATE_q )))) ) )

	.dataa(!\ShiftLeft0~31_combout ),
	.datab(!\ShiftRight0~44_combout ),
	.datac(!regval1_ID[31]),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftRight0~52_combout ),
	.datag(!regval2_ID[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~6 .extended_lut = "on";
defparam \Selector32~6 .lut_mask = 64'h03500F00F3500F00;
defparam \Selector32~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N9
cyclonev_lcell_comb \Selector32~4 (
// Equation(s):
// \Selector32~4_combout  = ( op2_ID[2] & ( (op2_ID[0] & (!\op2_ID[3]~DUPLICATE_q  $ (((!\regval1_ID[0]~DUPLICATE_q  & !\regval2_ID[0]~DUPLICATE_q ))))) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!op2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~4 .extended_lut = "off";
defparam \Selector32~4 .lut_mask = 64'h00000000006C006C;
defparam \Selector32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \Add1~125 (
// Equation(s):
// \Add1~125_sumout  = SUM(( \regval2_ID[0]~DUPLICATE_q  ) + ( \regval1_ID[0]~DUPLICATE_q  ) + ( !VCC ))
// \Add1~126  = CARRY(( \regval2_ID[0]~DUPLICATE_q  ) + ( \regval1_ID[0]~DUPLICATE_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\regval1_ID[0]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~125_sumout ),
	.cout(\Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \Add1~125 .extended_lut = "off";
defparam \Add1~125 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N45
cyclonev_lcell_comb \Selector32~3 (
// Equation(s):
// \Selector32~3_combout  = ( \Add1~125_sumout  & ( (!op2_ID[0] & (!op2_ID[2] & ((!\op2_ID[3]~DUPLICATE_q ) # (\Add2~125_sumout )))) ) ) # ( !\Add1~125_sumout  & ( (\op2_ID[3]~DUPLICATE_q  & (!op2_ID[0] & (!op2_ID[2] & \Add2~125_sumout ))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!op2_ID[2]),
	.datad(!\Add2~125_sumout ),
	.datae(gnd),
	.dataf(!\Add1~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~3 .extended_lut = "off";
defparam \Selector32~3 .lut_mask = 64'h0040004080C080C0;
defparam \Selector32~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N6
cyclonev_lcell_comb \Selector32~2 (
// Equation(s):
// \Selector32~2_combout  = ( op2_ID[1] & ( !\op2_ID[3]~DUPLICATE_q  $ (!\Add1~125_sumout ) ) ) # ( !op2_ID[1] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!\regval1_ID[0]~DUPLICATE_q ) # (!\regval2_ID[0]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_ID[0]~DUPLICATE_q ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\Add1~125_sumout ),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!op2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~2 .extended_lut = "off";
defparam \Selector32~2 .lut_mask = 64'h336633663C3C3C3C;
defparam \Selector32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N54
cyclonev_lcell_comb \Selector32~5 (
// Equation(s):
// \Selector32~5_combout  = ( \Selector32~2_combout  & ( (!\Selector32~0_combout  & (((!\Selector32~4_combout  & !\Selector32~3_combout )) # (op2_ID[1]))) ) ) # ( !\Selector32~2_combout  & ( ((!\Selector32~4_combout  & !\Selector32~3_combout )) # (op2_ID[1]) 
// ) )

	.dataa(!op2_ID[1]),
	.datab(!\Selector32~0_combout ),
	.datac(!\Selector32~4_combout ),
	.datad(!\Selector32~3_combout ),
	.datae(gnd),
	.dataf(!\Selector32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~5 .extended_lut = "off";
defparam \Selector32~5 .lut_mask = 64'hF555F555C444C444;
defparam \Selector32~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N21
cyclonev_lcell_comb \aluout_EX_r[0]~186 (
// Equation(s):
// \aluout_EX_r[0]~186_combout  = ( op2_ID[4] & ( (\aluout_EX_r[31]~125_combout  & (op2_ID[5] & \Selector32~6_combout )) ) ) # ( !op2_ID[4] & ( (op2_ID[5] & ((!\Selector32~5_combout ) # ((\aluout_EX_r[31]~125_combout  & \Selector32~6_combout )))) ) )

	.dataa(!\aluout_EX_r[31]~125_combout ),
	.datab(!op2_ID[5]),
	.datac(!\Selector32~6_combout ),
	.datad(!\Selector32~5_combout ),
	.datae(gnd),
	.dataf(!op2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~186 .extended_lut = "off";
defparam \aluout_EX_r[0]~186 .lut_mask = 64'h3301330101010101;
defparam \aluout_EX_r[0]~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N8
dffeas \regval2_ID[8]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~64_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[8]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N48
cyclonev_lcell_comb \LessThan6~0 (
// Equation(s):
// \LessThan6~0_combout  = ( \regval2_ID[8]~DUPLICATE_q  & ( (regval1_ID[8] & (!regval1_ID[9] $ (regval2_ID[9]))) ) ) # ( !\regval2_ID[8]~DUPLICATE_q  & ( (!regval1_ID[8] & (!regval1_ID[9] $ (regval2_ID[9]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[9]),
	.datac(!regval1_ID[8]),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(!\regval2_ID[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~0 .extended_lut = "off";
defparam \LessThan6~0 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N12
cyclonev_lcell_comb \Equal14~5 (
// Equation(s):
// \Equal14~5_combout  = ( regval2_ID[4] & ( (\regval1_ID[4]~DUPLICATE_q  & (!regval1_ID[5] $ (\regval2_ID[5]~DUPLICATE_q ))) ) ) # ( !regval2_ID[4] & ( (!\regval1_ID[4]~DUPLICATE_q  & (!regval1_ID[5] $ (\regval2_ID[5]~DUPLICATE_q ))) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(!\regval2_ID[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~5 .extended_lut = "off";
defparam \Equal14~5 .lut_mask = 64'h8484848421212121;
defparam \Equal14~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N48
cyclonev_lcell_comb \Equal14~4 (
// Equation(s):
// \Equal14~4_combout  = ( regval1_ID[6] & ( (\regval2_ID[6]~DUPLICATE_q  & (!regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ))) ) ) # ( !regval1_ID[6] & ( (!\regval2_ID[6]~DUPLICATE_q  & (!regval1_ID[7] $ (\regval2_ID[7]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[6]~DUPLICATE_q ),
	.datac(!regval1_ID[7]),
	.datad(!\regval2_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~4 .extended_lut = "off";
defparam \Equal14~4 .lut_mask = 64'hC00CC00C30033003;
defparam \Equal14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N51
cyclonev_lcell_comb \Equal14~6 (
// Equation(s):
// \Equal14~6_combout  = ( \Equal14~4_combout  & ( (\LessThan6~0_combout  & \Equal14~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\LessThan6~0_combout ),
	.datad(!\Equal14~5_combout ),
	.datae(gnd),
	.dataf(!\Equal14~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~6 .extended_lut = "off";
defparam \Equal14~6 .lut_mask = 64'h00000000000F000F;
defparam \Equal14~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N24
cyclonev_lcell_comb \Equal14~2 (
// Equation(s):
// \Equal14~2_combout  = ( !\regval1_ID[22]~DUPLICATE_q  & ( \regval2_ID[22]~DUPLICATE_q  ) ) # ( \regval1_ID[22]~DUPLICATE_q  & ( !\regval2_ID[22]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\regval1_ID[22]~DUPLICATE_q ),
	.dataf(!\regval2_ID[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~2 .extended_lut = "off";
defparam \Equal14~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal14~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N24
cyclonev_lcell_comb \LessThan6~1 (
// Equation(s):
// \LessThan6~1_combout  = ( \regval2_ID[26]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (\regval2_ID[27]~DUPLICATE_q  & (regval1_ID[26] & (!regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q )))) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  & ( 
// \regval1_ID[27]~DUPLICATE_q  & ( (\regval2_ID[27]~DUPLICATE_q  & (!regval1_ID[26] & (!regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q )))) ) ) ) # ( \regval2_ID[26]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & 
// (regval1_ID[26] & (!regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q )))) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & (!regval1_ID[26] & (!regval1_ID[28] $ (\regval2_ID[28]~DUPLICATE_q )))) ) 
// ) )

	.dataa(!\regval2_ID[27]~DUPLICATE_q ),
	.datab(!regval1_ID[26]),
	.datac(!regval1_ID[28]),
	.datad(!\regval2_ID[28]~DUPLICATE_q ),
	.datae(!\regval2_ID[26]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~1 .extended_lut = "off";
defparam \LessThan6~1 .lut_mask = 64'h8008200240041001;
defparam \LessThan6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N12
cyclonev_lcell_comb \Equal14~10 (
// Equation(s):
// \Equal14~10_combout  = ( \LessThan6~1_combout  & ( (!\Equal14~3_combout  & (!\Equal14~0_combout  & (!\Equal14~2_combout  & !\Equal14~1_combout ))) ) )

	.dataa(!\Equal14~3_combout ),
	.datab(!\Equal14~0_combout ),
	.datac(!\Equal14~2_combout ),
	.datad(!\Equal14~1_combout ),
	.datae(gnd),
	.dataf(!\LessThan6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~10 .extended_lut = "off";
defparam \Equal14~10 .lut_mask = 64'h0000000080008000;
defparam \Equal14~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N42
cyclonev_lcell_comb \Equal14~12 (
// Equation(s):
// \Equal14~12_combout  = ( regval1_ID[31] & ( \regval2_ID[30]~DUPLICATE_q  & ( (\regval1_ID[30]~DUPLICATE_q  & (regval2_ID[31] & (!regval2_ID[29] $ (\regval1_ID[29]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[31] & ( \regval2_ID[30]~DUPLICATE_q  & ( 
// (\regval1_ID[30]~DUPLICATE_q  & (!regval2_ID[31] & (!regval2_ID[29] $ (\regval1_ID[29]~DUPLICATE_q )))) ) ) ) # ( regval1_ID[31] & ( !\regval2_ID[30]~DUPLICATE_q  & ( (!\regval1_ID[30]~DUPLICATE_q  & (regval2_ID[31] & (!regval2_ID[29] $ 
// (\regval1_ID[29]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[31] & ( !\regval2_ID[30]~DUPLICATE_q  & ( (!\regval1_ID[30]~DUPLICATE_q  & (!regval2_ID[31] & (!regval2_ID[29] $ (\regval1_ID[29]~DUPLICATE_q )))) ) ) )

	.dataa(!regval2_ID[29]),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!\regval1_ID[30]~DUPLICATE_q ),
	.datad(!regval2_ID[31]),
	.datae(!regval1_ID[31]),
	.dataf(!\regval2_ID[30]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~12 .extended_lut = "off";
defparam \Equal14~12 .lut_mask = 64'h9000009009000009;
defparam \Equal14~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N48
cyclonev_lcell_comb \Equal14~11 (
// Equation(s):
// \Equal14~11_combout  = ( regval2_ID[3] & ( (regval1_ID[3] & (!regval2_ID[2] $ (regval1_ID[2]))) ) ) # ( !regval2_ID[3] & ( (!regval1_ID[3] & (!regval2_ID[2] $ (regval1_ID[2]))) ) )

	.dataa(!regval1_ID[3]),
	.datab(gnd),
	.datac(!regval2_ID[2]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~11 .extended_lut = "off";
defparam \Equal14~11 .lut_mask = 64'hA00AA00A50055005;
defparam \Equal14~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y8_N18
cyclonev_lcell_comb \Equal14~13 (
// Equation(s):
// \Equal14~13_combout  = ( regval2_ID[1] & ( \Equal14~11_combout  & ( (regval1_ID[1] & (\Equal14~12_combout  & (!regval1_ID[0] $ (\regval2_ID[0]~DUPLICATE_q )))) ) ) ) # ( !regval2_ID[1] & ( \Equal14~11_combout  & ( (!regval1_ID[1] & (\Equal14~12_combout  & 
// (!regval1_ID[0] $ (\regval2_ID[0]~DUPLICATE_q )))) ) ) )

	.dataa(!regval1_ID[1]),
	.datab(!\Equal14~12_combout ),
	.datac(!regval1_ID[0]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!\Equal14~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~13 .extended_lut = "off";
defparam \Equal14~13 .lut_mask = 64'h0000000020021001;
defparam \Equal14~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N30
cyclonev_lcell_comb \LessThan5~2 (
// Equation(s):
// \LessThan5~2_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (regval2_ID[16] & (!regval1_ID[17] $ (regval2_ID[17]))) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (!regval2_ID[16] & (!regval1_ID[17] $ (regval2_ID[17]))) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[16]),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~2 .extended_lut = "off";
defparam \LessThan5~2 .lut_mask = 64'hC030C0300C030C03;
defparam \LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y6_N38
dffeas \regval1_ID[14]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~129_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[14]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N48
cyclonev_lcell_comb \Equal14~7 (
// Equation(s):
// \Equal14~7_combout  = ( regval2_ID[15] & ( regval1_ID[15] & ( !\regval1_ID[14]~DUPLICATE_q  $ (\regval2_ID[14]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[15] & ( !regval1_ID[15] & ( !\regval1_ID[14]~DUPLICATE_q  $ (\regval2_ID[14]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval2_ID[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval2_ID[15]),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~7 .extended_lut = "off";
defparam \Equal14~7 .lut_mask = 64'hA5A500000000A5A5;
defparam \Equal14~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N27
cyclonev_lcell_comb \LessThan5~0 (
// Equation(s):
// \LessThan5~0_combout  = ( regval1_ID[21] & ( (regval2_ID[21] & (!\regval1_ID[20]~DUPLICATE_q  $ (regval2_ID[20]))) ) ) # ( !regval1_ID[21] & ( (!regval2_ID[21] & (!\regval1_ID[20]~DUPLICATE_q  $ (regval2_ID[20]))) ) )

	.dataa(!\regval1_ID[20]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[20]),
	.datad(!regval2_ID[21]),
	.datae(gnd),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~0 .extended_lut = "off";
defparam \LessThan5~0 .lut_mask = 64'hA500A50000A500A5;
defparam \LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N27
cyclonev_lcell_comb \LessThan5~1 (
// Equation(s):
// \LessThan5~1_combout  = ( regval1_ID[18] & ( (regval2_ID[18] & (!regval2_ID[19] $ (\regval1_ID[19]~DUPLICATE_q ))) ) ) # ( !regval1_ID[18] & ( (!regval2_ID[18] & (!regval2_ID[19] $ (\regval1_ID[19]~DUPLICATE_q ))) ) )

	.dataa(!regval2_ID[19]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval2_ID[18]),
	.datae(gnd),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~1 .extended_lut = "off";
defparam \LessThan5~1 .lut_mask = 64'h9900990000990099;
defparam \LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N8
dffeas \regval2_ID[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~129_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[13] .is_wysiwyg = "true";
defparam \regval2_ID[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N3
cyclonev_lcell_comb \LessThan5~3 (
// Equation(s):
// \LessThan5~3_combout  = ( \regval2_ID[12]~DUPLICATE_q  & ( (\regval1_ID[12]~DUPLICATE_q  & (!regval2_ID[13] $ (\regval1_ID[13]~DUPLICATE_q ))) ) ) # ( !\regval2_ID[12]~DUPLICATE_q  & ( (!\regval1_ID[12]~DUPLICATE_q  & (!regval2_ID[13] $ 
// (\regval1_ID[13]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_ID[12]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[13]),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~3 .extended_lut = "off";
defparam \LessThan5~3 .lut_mask = 64'hA00AA00A50055005;
defparam \LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N12
cyclonev_lcell_comb \Equal14~8 (
// Equation(s):
// \Equal14~8_combout  = ( \regval2_ID[10]~DUPLICATE_q  & ( (\regval1_ID[10]~DUPLICATE_q  & (!\regval2_ID[11]~DUPLICATE_q  $ (\regval1_ID[11]~DUPLICATE_q ))) ) ) # ( !\regval2_ID[10]~DUPLICATE_q  & ( (!\regval1_ID[10]~DUPLICATE_q  & 
// (!\regval2_ID[11]~DUPLICATE_q  $ (\regval1_ID[11]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[11]~DUPLICATE_q ),
	.datac(!\regval1_ID[11]~DUPLICATE_q ),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~8 .extended_lut = "off";
defparam \Equal14~8 .lut_mask = 64'hC300C30000C300C3;
defparam \Equal14~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N33
cyclonev_lcell_comb \Equal14~9 (
// Equation(s):
// \Equal14~9_combout  = ( \LessThan5~3_combout  & ( \Equal14~8_combout  & ( (\LessThan5~2_combout  & (\Equal14~7_combout  & (\LessThan5~0_combout  & \LessThan5~1_combout ))) ) ) )

	.dataa(!\LessThan5~2_combout ),
	.datab(!\Equal14~7_combout ),
	.datac(!\LessThan5~0_combout ),
	.datad(!\LessThan5~1_combout ),
	.datae(!\LessThan5~3_combout ),
	.dataf(!\Equal14~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~9 .extended_lut = "off";
defparam \Equal14~9 .lut_mask = 64'h0000000000000001;
defparam \Equal14~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N15
cyclonev_lcell_comb \Equal14~14 (
// Equation(s):
// \Equal14~14_combout  = ( \Equal14~9_combout  & ( (\Equal14~6_combout  & (\Equal14~10_combout  & \Equal14~13_combout )) ) )

	.dataa(gnd),
	.datab(!\Equal14~6_combout ),
	.datac(!\Equal14~10_combout ),
	.datad(!\Equal14~13_combout ),
	.datae(gnd),
	.dataf(!\Equal14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~14 .extended_lut = "off";
defparam \Equal14~14 .lut_mask = 64'h0000000000030003;
defparam \Equal14~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y6_N12
cyclonev_lcell_comb \Selector32~1 (
// Equation(s):
// \Selector32~1_combout  = ( \Equal14~14_combout  & ( (!\op2_ID[0]~DUPLICATE_q ) # ((!\LessThan6~23_combout  & !op2_ID[1])) ) ) # ( !\Equal14~14_combout  & ( (!op2_ID[1] & (!\LessThan6~23_combout  & \op2_ID[0]~DUPLICATE_q )) # (op2_ID[1] & 
// ((!\op2_ID[0]~DUPLICATE_q ))) ) )

	.dataa(!\LessThan6~23_combout ),
	.datab(gnd),
	.datac(!op2_ID[1]),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Equal14~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~1 .extended_lut = "off";
defparam \Selector32~1 .lut_mask = 64'h0FA00FA0FFA0FFA0;
defparam \Selector32~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N57
cyclonev_lcell_comb \aluout_EX_r[0]~188 (
// Equation(s):
// \aluout_EX_r[0]~188_combout  = ( \Selector32~1_combout  & ( (!\Equal15~1_combout  & (((!\aluout_EX_r[0]~185_combout )))) # (\Equal15~1_combout  & (((\aluout_EX_r[0]~186_combout )) # (\aluout_EX_r[0]~187_combout ))) ) ) # ( !\Selector32~1_combout  & ( 
// (!\Equal15~1_combout  & (!\aluout_EX_r[0]~185_combout )) # (\Equal15~1_combout  & ((\aluout_EX_r[0]~186_combout ))) ) )

	.dataa(!\Equal15~1_combout ),
	.datab(!\aluout_EX_r[0]~187_combout ),
	.datac(!\aluout_EX_r[0]~185_combout ),
	.datad(!\aluout_EX_r[0]~186_combout ),
	.datae(gnd),
	.dataf(!\Selector32~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[0]~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[0]~188 .extended_lut = "off";
defparam \aluout_EX_r[0]~188 .lut_mask = 64'hA0F5A0F5B1F5B1F5;
defparam \aluout_EX_r[0]~188 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N58
dffeas \aluout_EX[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~188_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[0]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0] .is_wysiwyg = "true";
defparam \aluout_EX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N44
dffeas \regval_MEM[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[0]~64_combout ),
	.asdata(aluout_EX[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[0]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[0] .is_wysiwyg = "true";
defparam \regval_MEM[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N13
dffeas \regs[0][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][0] .is_wysiwyg = "true";
defparam \regs[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N50
dffeas \regs[8][0] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][0] .is_wysiwyg = "true";
defparam \regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y10_N12
cyclonev_lcell_comb \regval1_ID~25 (
// Equation(s):
// \regval1_ID~25_combout  = ( \regs[4][0]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][0]~q )) # (inst_FE[6] & ((\regs[12][0]~q ))) ) ) ) # ( !\regs[4][0]~q  & ( inst_FE[7] & ( (!inst_FE[6] & (\regs[8][0]~q )) # (inst_FE[6] & ((\regs[12][0]~q ))) ) ) ) # 
// ( \regs[4][0]~q  & ( !inst_FE[7] & ( (inst_FE[6]) # (\regs[0][0]~q ) ) ) ) # ( !\regs[4][0]~q  & ( !inst_FE[7] & ( (\regs[0][0]~q  & !inst_FE[6]) ) ) )

	.dataa(!\regs[0][0]~q ),
	.datab(!inst_FE[6]),
	.datac(!\regs[8][0]~q ),
	.datad(!\regs[12][0]~q ),
	.datae(!\regs[4][0]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~25 .extended_lut = "off";
defparam \regval1_ID~25 .lut_mask = 64'h444477770C3F0C3F;
defparam \regval1_ID~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N0
cyclonev_lcell_comb \regval1_ID~28 (
// Equation(s):
// \regval1_ID~28_combout  = ( \regs[15][0]~q  & ( \regs[3][0]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[7][0]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[11][0]~q ))) ) ) ) # ( !\regs[15][0]~q  & ( \regs[3][0]~q  & ( 
// (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[7][0]~q )))) # (inst_FE[7] & (\regs[11][0]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[15][0]~q  & ( !\regs[3][0]~q  & ( (!inst_FE[7] & (((\regs[7][0]~q  & \inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[11][0]~q ))) ) ) ) # ( !\regs[15][0]~q  & ( !\regs[3][0]~q  & ( (!inst_FE[7] & (((\regs[7][0]~q  & \inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (\regs[11][0]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[11][0]~q ),
	.datab(!\regs[7][0]~q ),
	.datac(!inst_FE[7]),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[15][0]~q ),
	.dataf(!\regs[3][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~28 .extended_lut = "off";
defparam \regval1_ID~28 .lut_mask = 64'h0530053FF530F53F;
defparam \regval1_ID~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y5_N47
dffeas \regs[13][0]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][0]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[13][0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N36
cyclonev_lcell_comb \regval1_ID~26 (
// Equation(s):
// \regval1_ID~26_combout  = ( \regs[5][0]~q  & ( \regs[1][0]~q  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][0]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][0]~DUPLICATE_q )))) ) ) ) # ( !\regs[5][0]~q  & ( \regs[1][0]~q  & ( (!inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][0]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][0]~DUPLICATE_q ))))) ) ) ) # ( \regs[5][0]~q  & ( !\regs[1][0]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) 
// # (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][0]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][0]~DUPLICATE_q ))))) ) ) ) # ( !\regs[5][0]~q  & ( !\regs[1][0]~q  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[9][0]~q )) # 
// (\inst_FE[6]~DUPLICATE_q  & ((\regs[13][0]~DUPLICATE_q ))))) ) ) )

	.dataa(!\regs[9][0]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[13][0]~DUPLICATE_q ),
	.datae(!\regs[5][0]~q ),
	.dataf(!\regs[1][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~26 .extended_lut = "off";
defparam \regval1_ID~26 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N24
cyclonev_lcell_comb \regval1_ID~27 (
// Equation(s):
// \regval1_ID~27_combout  = ( \regs[14][0]~q  & ( \regs[2][0]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[6][0]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[10][0]~q ))) ) ) ) # ( !\regs[14][0]~q  & ( \regs[2][0]~q  & ( 
// (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[6][0]~q )))) # (inst_FE[7] & (\regs[10][0]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][0]~q  & ( !\regs[2][0]~q  & ( (!inst_FE[7] & (((\regs[6][0]~q  & \inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[10][0]~q ))) ) ) ) # ( !\regs[14][0]~q  & ( !\regs[2][0]~q  & ( (!inst_FE[7] & (((\regs[6][0]~q  & \inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (\regs[10][0]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[10][0]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][0]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][0]~q ),
	.dataf(!\regs[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~27 .extended_lut = "off";
defparam \regval1_ID~27 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval1_ID~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N6
cyclonev_lcell_comb \regval1_ID~29 (
// Equation(s):
// \regval1_ID~29_combout  = ( \regval1_ID~26_combout  & ( \regval1_ID~27_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regval1_ID~25_combout )) # (inst_FE[4]))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4]) # ((\regval1_ID~28_combout )))) ) ) ) # ( 
// !\regval1_ID~26_combout  & ( \regval1_ID~27_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & (\regval1_ID~25_combout ))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4]) # ((\regval1_ID~28_combout )))) ) ) ) # ( \regval1_ID~26_combout  & ( 
// !\regval1_ID~27_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regval1_ID~25_combout )) # (inst_FE[4]))) # (\inst_FE[5]~DUPLICATE_q  & (inst_FE[4] & ((\regval1_ID~28_combout )))) ) ) ) # ( !\regval1_ID~26_combout  & ( !\regval1_ID~27_combout  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & (\regval1_ID~25_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (inst_FE[4] & ((\regval1_ID~28_combout )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!\regval1_ID~25_combout ),
	.datad(!\regval1_ID~28_combout ),
	.datae(!\regval1_ID~26_combout ),
	.dataf(!\regval1_ID~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~29 .extended_lut = "off";
defparam \regval1_ID~29 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \regval1_ID~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N8
dffeas \regval1_ID[0]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N3
cyclonev_lcell_comb \Add3~121 (
// Equation(s):
// \Add3~121_sumout  = SUM(( regval1_ID[1] ) + ( immval_ID[1] ) + ( \Add3~126  ))
// \Add3~122  = CARRY(( regval1_ID[1] ) + ( immval_ID[1] ) + ( \Add3~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~121_sumout ),
	.cout(\Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \Add3~121 .extended_lut = "off";
defparam \Add3~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N6
cyclonev_lcell_comb \pctarget_EX_w[1]~2 (
// Equation(s):
// \pctarget_EX_w[1]~2_combout  = ( PC_ID[1] & ( ((!ctrlsig_ID[3]) # (!\pctarget_EX_w~1_combout )) # (regval1_ID[1]) ) ) # ( !PC_ID[1] & ( (regval1_ID[1] & (ctrlsig_ID[3] & \pctarget_EX_w~1_combout )) ) )

	.dataa(gnd),
	.datab(!regval1_ID[1]),
	.datac(!ctrlsig_ID[3]),
	.datad(!\pctarget_EX_w~1_combout ),
	.datae(gnd),
	.dataf(!PC_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w[1]~2 .extended_lut = "off";
defparam \pctarget_EX_w[1]~2 .lut_mask = 64'h00030003FFF3FFF3;
defparam \pctarget_EX_w[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y13_N8
dffeas \PC_FE[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\pctarget_EX_w[1]~2_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mispred_EX_w~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[1] .is_wysiwyg = "true";
defparam \PC_FE[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N35
dffeas \PC_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[1] .is_wysiwyg = "true";
defparam \PC_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N3
cyclonev_lcell_comb \aluout_EX_r[1]~180 (
// Equation(s):
// \aluout_EX_r[1]~180_combout  = ( PC_ID[1] & ( (\Equal22~0_combout  & (((!\Equal19~0_combout ) # (!op1_ID[1])) # (op1_ID[0]))) ) )

	.dataa(!op1_ID[0]),
	.datab(!\Equal22~0_combout ),
	.datac(!\Equal19~0_combout ),
	.datad(!op1_ID[1]),
	.datae(gnd),
	.dataf(!PC_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~180 .extended_lut = "off";
defparam \aluout_EX_r[1]~180 .lut_mask = 64'h0000000033313331;
defparam \aluout_EX_r[1]~180 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[1]~181 (
// Equation(s):
// \aluout_EX_r[1]~181_combout  = ( \aluout_EX_r[1]~180_combout  & ( immval_ID[1] & ( (!op1_ID[1] & (\Equal19~0_combout  & (!op1_ID[0] & !regval1_ID[1]))) ) ) ) # ( !\aluout_EX_r[1]~180_combout  & ( immval_ID[1] & ( (!\Equal19~0_combout ) # (!op1_ID[1] $ 
// (((regval1_ID[1]) # (op1_ID[0])))) ) ) ) # ( \aluout_EX_r[1]~180_combout  & ( !immval_ID[1] & ( (!op1_ID[1] & (\Equal19~0_combout  & ((!op1_ID[0]) # (!regval1_ID[1])))) ) ) ) # ( !\aluout_EX_r[1]~180_combout  & ( !immval_ID[1] & ( (!\Equal19~0_combout ) # 
// ((!regval1_ID[1]) # (!op1_ID[1] $ (op1_ID[0]))) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!\Equal19~0_combout ),
	.datac(!op1_ID[0]),
	.datad(!regval1_ID[1]),
	.datae(!\aluout_EX_r[1]~180_combout ),
	.dataf(!immval_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~181 .extended_lut = "off";
defparam \aluout_EX_r[1]~181 .lut_mask = 64'hFFED2220EDDD2000;
defparam \aluout_EX_r[1]~181 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N12
cyclonev_lcell_comb \ShiftRight0~11 (
// Equation(s):
// \ShiftRight0~11_combout  = ( \regval1_ID[9]~DUPLICATE_q  & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (regval1_ID[10])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  & ( \regval2_ID[0]~DUPLICATE_q  & 
// ( (!regval2_ID[1] & (regval1_ID[10])) # (regval2_ID[1] & ((\regval1_ID[12]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[9]~DUPLICATE_q  & ( !\regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1]) # (\regval1_ID[11]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID[9]~DUPLICATE_q  
// & ( !\regval2_ID[0]~DUPLICATE_q  & ( (\regval1_ID[11]~DUPLICATE_q  & regval2_ID[1]) ) ) )

	.dataa(!regval1_ID[10]),
	.datab(!\regval1_ID[11]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(!\regval1_ID[9]~DUPLICATE_q ),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~11 .extended_lut = "off";
defparam \ShiftRight0~11 .lut_mask = 64'h0303F3F3505F505F;
defparam \ShiftRight0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N36
cyclonev_lcell_comb \ShiftRight0~10 (
// Equation(s):
// \ShiftRight0~10_combout  = ( regval1_ID[5] & ( regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q ) # ((!regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[8]))) ) ) ) # ( !regval1_ID[5] & ( regval1_ID[7] & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[8])))) ) ) ) # ( regval1_ID[5] & ( !regval1_ID[7] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (((!regval2_ID[1])))) # (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[8])))) ) ) ) # ( !regval1_ID[5] & ( !regval1_ID[7] & ( (\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & 
// ((\regval1_ID[6]~DUPLICATE_q ))) # (regval2_ID[1] & (regval1_ID[8])))) ) ) )

	.dataa(!regval1_ID[8]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval2_ID[1]),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(!regval1_ID[5]),
	.dataf(!regval1_ID[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~10 .extended_lut = "off";
defparam \ShiftRight0~10 .lut_mask = 64'h0131C1F10D3DCDFD;
defparam \ShiftRight0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N12
cyclonev_lcell_comb \ShiftRight0~12 (
// Equation(s):
// \ShiftRight0~12_combout  = ( regval2_ID[1] & ( regval1_ID[15] & ( (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[16]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[15] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[13]~DUPLICATE_q )) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[14]~DUPLICATE_q ))) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[15] & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[16]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[15] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (\regval1_ID[13]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[14]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval1_ID[13]~DUPLICATE_q ),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!\regval1_ID[14]~DUPLICATE_q ),
	.datad(!\regval1_ID[16]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~12 .extended_lut = "off";
defparam \ShiftRight0~12 .lut_mask = 64'h474700334747CCFF;
defparam \ShiftRight0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N18
cyclonev_lcell_comb \ShiftRight0~49 (
// Equation(s):
// \ShiftRight0~49_combout  = ( regval2_ID[1] & ( regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[4]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q 
// ) # (regval1_ID[2]) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) # (\regval2_ID[0]~DUPLICATE_q  & ((\regval1_ID[4]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[1] & ( !regval1_ID[1] & ( 
// (\regval2_ID[0]~DUPLICATE_q  & regval1_ID[2]) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[3]),
	.datac(!regval1_ID[2]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~49 .extended_lut = "off";
defparam \ShiftRight0~49 .lut_mask = 64'h05052277AFAF2277;
defparam \ShiftRight0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N54
cyclonev_lcell_comb \ShiftRight0~50 (
// Equation(s):
// \ShiftRight0~50_combout  = ( regval2_ID[2] & ( \ShiftRight0~49_combout  & ( (!regval2_ID[3] & (\ShiftRight0~10_combout )) # (regval2_ID[3] & ((\ShiftRight0~12_combout ))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~49_combout  & ( (!regval2_ID[3]) # 
// (\ShiftRight0~11_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~49_combout  & ( (!regval2_ID[3] & (\ShiftRight0~10_combout )) # (regval2_ID[3] & ((\ShiftRight0~12_combout ))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~49_combout  & ( 
// (\ShiftRight0~11_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~11_combout ),
	.datab(!\ShiftRight0~10_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~50 .extended_lut = "off";
defparam \ShiftRight0~50 .lut_mask = 64'h0505303FF5F5303F;
defparam \ShiftRight0~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y7_N30
cyclonev_lcell_comb \Selector31~2 (
// Equation(s):
// \Selector31~2_combout  = ( !\ShiftRight0~5_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!regval2_ID[4] & (\ShiftRight0~50_combout )) # (regval2_ID[4] & (((\ShiftRight0~43_combout )))))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval2_ID[4] & 
// ((\ShiftLeft0~28_combout )))))) ) ) # ( \ShiftRight0~5_combout  & ( ((!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))) ) )

	.dataa(!\ShiftRight0~50_combout ),
	.datab(!\op2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~43_combout ),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!\ShiftLeft0~28_combout ),
	.datag(!regval2_ID[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~2 .extended_lut = "on";
defparam \Selector31~2 .lut_mask = 64'h404C0C0C707C0C0C;
defparam \Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \Add1~121 (
// Equation(s):
// \Add1~121_sumout  = SUM(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~126  ))
// \Add1~122  = CARRY(( regval1_ID[1] ) + ( regval2_ID[1] ) + ( \Add1~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~121_sumout ),
	.cout(\Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \Add1~121 .extended_lut = "off";
defparam \Add1~121 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N42
cyclonev_lcell_comb \Selector31~1 (
// Equation(s):
// \Selector31~1_combout  = ( \Add1~121_sumout  & ( (!op2_ID[0] & (!op2_ID[2] & ((!\op2_ID[3]~DUPLICATE_q ) # (\Add2~121_sumout )))) ) ) # ( !\Add1~121_sumout  & ( (\op2_ID[3]~DUPLICATE_q  & (!op2_ID[0] & (\Add2~121_sumout  & !op2_ID[2]))) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[0]),
	.datac(!\Add2~121_sumout ),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!\Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~1 .extended_lut = "off";
defparam \Selector31~1 .lut_mask = 64'h040004008C008C00;
defparam \Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N36
cyclonev_lcell_comb \aluout_EX_r[1]~177 (
// Equation(s):
// \aluout_EX_r[1]~177_combout  = ( \Selector32~0_combout  & ( (op2_ID[1] & (!regval1_ID[1] $ (!\op2_ID[3]~DUPLICATE_q  $ (regval2_ID[1])))) ) )

	.dataa(!regval1_ID[1]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[1]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~177 .extended_lut = "off";
defparam \aluout_EX_r[1]~177 .lut_mask = 64'h0000000006090609;
defparam \aluout_EX_r[1]~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N39
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( regval2_ID[1] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[1] & !op2_ID[0]))))) ) ) # ( !regval2_ID[1] & ( (op2_ID[2] & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[1]) # (!op2_ID[0]))))) ) )

	.dataa(!regval1_ID[1]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[0]),
	.datad(!op2_ID[2]),
	.datae(gnd),
	.dataf(!regval2_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h00360036006C006C;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N3
cyclonev_lcell_comb \aluout_EX_r[1]~178 (
// Equation(s):
// \aluout_EX_r[1]~178_combout  = ( \Selector31~0_combout  & ( (!op2_ID[4] & ((!op2_ID[1]) # (\aluout_EX_r[1]~177_combout ))) ) ) # ( !\Selector31~0_combout  & ( (!op2_ID[4] & (((\Selector31~1_combout  & !op2_ID[1])) # (\aluout_EX_r[1]~177_combout ))) ) )

	.dataa(!op2_ID[4]),
	.datab(!\Selector31~1_combout ),
	.datac(!\aluout_EX_r[1]~177_combout ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\Selector31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~178 .extended_lut = "off";
defparam \aluout_EX_r[1]~178 .lut_mask = 64'h2A0A2A0AAA0AAA0A;
defparam \aluout_EX_r[1]~178 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N18
cyclonev_lcell_comb \aluout_EX_r[1]~179 (
// Equation(s):
// \aluout_EX_r[1]~179_combout  = ( \aluout_EX_r[1]~178_combout  & ( (op2_ID[5] & \Equal15~1_combout ) ) ) # ( !\aluout_EX_r[1]~178_combout  & ( (\aluout_EX_r[31]~125_combout  & (op2_ID[5] & (\Equal15~1_combout  & \Selector31~2_combout ))) ) )

	.dataa(!\aluout_EX_r[31]~125_combout ),
	.datab(!op2_ID[5]),
	.datac(!\Equal15~1_combout ),
	.datad(!\Selector31~2_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[1]~178_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~179 .extended_lut = "off";
defparam \aluout_EX_r[1]~179 .lut_mask = 64'h0001000103030303;
defparam \aluout_EX_r[1]~179 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N24
cyclonev_lcell_comb \aluout_EX_r[1]~182 (
// Equation(s):
// \aluout_EX_r[1]~182_combout  = ( \aluout_EX_r[1]~179_combout  ) # ( !\aluout_EX_r[1]~179_combout  & ( (!\Equal15~1_combout  & ((!\always4~0_combout  & ((!\aluout_EX_r[1]~181_combout ))) # (\always4~0_combout  & (\Add3~121_sumout )))) ) )

	.dataa(!\always4~0_combout ),
	.datab(!\Add3~121_sumout ),
	.datac(!\aluout_EX_r[1]~181_combout ),
	.datad(!\Equal15~1_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[1]~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[1]~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[1]~182 .extended_lut = "off";
defparam \aluout_EX_r[1]~182 .lut_mask = 64'hB100B100FFFFFFFF;
defparam \aluout_EX_r[1]~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N26
dffeas \aluout_EX[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[1]~182_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[1]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[1] .is_wysiwyg = "true";
defparam \aluout_EX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N49
dffeas \regval_MEM[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[1]~67_combout ),
	.asdata(aluout_EX[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[1] .is_wysiwyg = "true";
defparam \regval_MEM[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N18
cyclonev_lcell_comb \regs[8][1]~feeder (
// Equation(s):
// \regs[8][1]~feeder_combout  = ( regval_MEM[1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][1]~feeder .extended_lut = "off";
defparam \regs[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N19
dffeas \regs[8][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][1] .is_wysiwyg = "true";
defparam \regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N3
cyclonev_lcell_comb \regval2_ID~157 (
// Equation(s):
// \regval2_ID~157_combout  = ( \regs[10][1]~q  & ( \regs[9][1]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[8][1]~q ))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & ( \regs[9][1]~q  & ( (!inst_FE[1] & (((inst_FE[0])) 
// # (\regs[8][1]~q ))) # (inst_FE[1] & (((inst_FE[0] & \regs[11][1]~q )))) ) ) ) # ( \regs[10][1]~q  & ( !\regs[9][1]~q  & ( (!inst_FE[1] & (\regs[8][1]~q  & (!inst_FE[0]))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[11][1]~q )))) ) ) ) # ( !\regs[10][1]~q  & 
// ( !\regs[9][1]~q  & ( (!inst_FE[1] & (\regs[8][1]~q  & (!inst_FE[0]))) # (inst_FE[1] & (((inst_FE[0] & \regs[11][1]~q )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[8][1]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[11][1]~q ),
	.datae(!\regs[10][1]~q ),
	.dataf(!\regs[9][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~157 .extended_lut = "off";
defparam \regval2_ID~157 .lut_mask = 64'h202570752A2F7A7F;
defparam \regval2_ID~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y2_N44
dffeas \regs[14][1] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][1] .is_wysiwyg = "true";
defparam \regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \regs[12][1]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N48
cyclonev_lcell_comb \regval2_ID~158 (
// Equation(s):
// \regval2_ID~158_combout  = ( \regs[13][1]~q  & ( \regs[15][1]~q  & ( ((!inst_FE[1] & ((\regs[12][1]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[14][1]~q ))) # (inst_FE[0]) ) ) ) # ( !\regs[13][1]~q  & ( \regs[15][1]~q  & ( (!inst_FE[1] & (((!inst_FE[0] & 
// \regs[12][1]~DUPLICATE_q )))) # (inst_FE[1] & (((inst_FE[0])) # (\regs[14][1]~q ))) ) ) ) # ( \regs[13][1]~q  & ( !\regs[15][1]~q  & ( (!inst_FE[1] & (((\regs[12][1]~DUPLICATE_q ) # (inst_FE[0])))) # (inst_FE[1] & (\regs[14][1]~q  & (!inst_FE[0]))) ) ) ) 
// # ( !\regs[13][1]~q  & ( !\regs[15][1]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & ((\regs[12][1]~DUPLICATE_q ))) # (inst_FE[1] & (\regs[14][1]~q )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[14][1]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[12][1]~DUPLICATE_q ),
	.datae(!\regs[13][1]~q ),
	.dataf(!\regs[15][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~158 .extended_lut = "off";
defparam \regval2_ID~158 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \regval2_ID~158 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N26
dffeas \regs[2][1]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][1]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N15
cyclonev_lcell_comb \regval2_ID~155 (
// Equation(s):
// \regval2_ID~155_combout  = ( \regs[0][1]~q  & ( \regs[1][1]~q  & ( (!inst_FE[1]) # ((!inst_FE[0] & ((\regs[2][1]~DUPLICATE_q ))) # (inst_FE[0] & (\regs[3][1]~q ))) ) ) ) # ( !\regs[0][1]~q  & ( \regs[1][1]~q  & ( (!inst_FE[1] & (((inst_FE[0])))) # 
// (inst_FE[1] & ((!inst_FE[0] & ((\regs[2][1]~DUPLICATE_q ))) # (inst_FE[0] & (\regs[3][1]~q )))) ) ) ) # ( \regs[0][1]~q  & ( !\regs[1][1]~q  & ( (!inst_FE[1] & (((!inst_FE[0])))) # (inst_FE[1] & ((!inst_FE[0] & ((\regs[2][1]~DUPLICATE_q ))) # (inst_FE[0] 
// & (\regs[3][1]~q )))) ) ) ) # ( !\regs[0][1]~q  & ( !\regs[1][1]~q  & ( (inst_FE[1] & ((!inst_FE[0] & ((\regs[2][1]~DUPLICATE_q ))) # (inst_FE[0] & (\regs[3][1]~q )))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[3][1]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[2][1]~DUPLICATE_q ),
	.datae(!\regs[0][1]~q ),
	.dataf(!\regs[1][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~155 .extended_lut = "off";
defparam \regval2_ID~155 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regval2_ID~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N36
cyclonev_lcell_comb \regval2_ID~156 (
// Equation(s):
// \regval2_ID~156_combout  = ( \regs[4][1]~q  & ( \regs[6][1]~q  & ( (!inst_FE[0]) # ((!inst_FE[1] & (\regs[5][1]~q )) # (inst_FE[1] & ((\regs[7][1]~q )))) ) ) ) # ( !\regs[4][1]~q  & ( \regs[6][1]~q  & ( (!inst_FE[1] & (\regs[5][1]~q  & (inst_FE[0]))) # 
// (inst_FE[1] & (((!inst_FE[0]) # (\regs[7][1]~q )))) ) ) ) # ( \regs[4][1]~q  & ( !\regs[6][1]~q  & ( (!inst_FE[1] & (((!inst_FE[0])) # (\regs[5][1]~q ))) # (inst_FE[1] & (((inst_FE[0] & \regs[7][1]~q )))) ) ) ) # ( !\regs[4][1]~q  & ( !\regs[6][1]~q  & ( 
// (inst_FE[0] & ((!inst_FE[1] & (\regs[5][1]~q )) # (inst_FE[1] & ((\regs[7][1]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regs[5][1]~q ),
	.datac(!inst_FE[0]),
	.datad(!\regs[7][1]~q ),
	.datae(!\regs[4][1]~q ),
	.dataf(!\regs[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~156 .extended_lut = "off";
defparam \regval2_ID~156 .lut_mask = 64'h0207A2A75257F2F7;
defparam \regval2_ID~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N0
cyclonev_lcell_comb \regval2_ID~159 (
// Equation(s):
// \regval2_ID~159_combout  = ( \regval2_ID~155_combout  & ( \regval2_ID~156_combout  & ( (!inst_FE[3]) # ((!inst_FE[2] & (\regval2_ID~157_combout )) # (inst_FE[2] & ((\regval2_ID~158_combout )))) ) ) ) # ( !\regval2_ID~155_combout  & ( 
// \regval2_ID~156_combout  & ( (!inst_FE[3] & (((inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regval2_ID~157_combout )) # (inst_FE[2] & ((\regval2_ID~158_combout ))))) ) ) ) # ( \regval2_ID~155_combout  & ( !\regval2_ID~156_combout  & ( (!inst_FE[3] & 
// (((!inst_FE[2])))) # (inst_FE[3] & ((!inst_FE[2] & (\regval2_ID~157_combout )) # (inst_FE[2] & ((\regval2_ID~158_combout ))))) ) ) ) # ( !\regval2_ID~155_combout  & ( !\regval2_ID~156_combout  & ( (inst_FE[3] & ((!inst_FE[2] & (\regval2_ID~157_combout )) 
// # (inst_FE[2] & ((\regval2_ID~158_combout ))))) ) ) )

	.dataa(!inst_FE[3]),
	.datab(!\regval2_ID~157_combout ),
	.datac(!inst_FE[2]),
	.datad(!\regval2_ID~158_combout ),
	.datae(!\regval2_ID~155_combout ),
	.dataf(!\regval2_ID~156_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~159 .extended_lut = "off";
defparam \regval2_ID~159 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \regval2_ID~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N1
dffeas \regval2_ID[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~159_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[1]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[1] .is_wysiwyg = "true";
defparam \regval2_ID[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~122  ))
// \Add1~38  = CARRY(( regval2_ID[2] ) + ( regval1_ID[2] ) + ( \Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[2]),
	.datad(!regval2_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( regval2_ID[3] ) + ( regval1_ID[3] ) + ( \Add1~38  ))
// \Add1~34  = CARRY(( regval2_ID[3] ) + ( regval1_ID[3] ) + ( \Add1~38  ))

	.dataa(!regval1_ID[3]),
	.datab(gnd),
	.datac(!regval2_ID[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( regval2_ID[4] ) + ( \regval1_ID[4]~DUPLICATE_q  ) + ( \Add1~34  ))
// \Add1~30  = CARRY(( regval2_ID[4] ) + ( \regval1_ID[4]~DUPLICATE_q  ) + ( \Add1~34  ))

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \regval1_ID[5]~DUPLICATE_q  ) + ( \regval2_ID[5]~DUPLICATE_q  ) + ( \Add1~30  ))
// \Add1~2  = CARRY(( \regval1_ID[5]~DUPLICATE_q  ) + ( \regval2_ID[5]~DUPLICATE_q  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\regval2_ID[5]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_ID[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \regval1_ID[6]~DUPLICATE_q  ) + ( \regval2_ID[6]~DUPLICATE_q  ) + ( \Add1~2  ))
// \Add1~26  = CARRY(( \regval1_ID[6]~DUPLICATE_q  ) + ( \regval2_ID[6]~DUPLICATE_q  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[6]~DUPLICATE_q ),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( regval2_ID[7] ) + ( \regval1_ID[7]~DUPLICATE_q  ) + ( \Add1~26  ))
// \Add1~6  = CARRY(( regval2_ID[7] ) + ( \regval1_ID[7]~DUPLICATE_q  ) + ( \Add1~26  ))

	.dataa(!\regval1_ID[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval2_ID[7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~6  ))
// \Add1~22  = CARRY(( regval2_ID[8] ) + ( regval1_ID[8] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[8]),
	.datad(!regval2_ID[8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( regval2_ID[9] ) + ( regval1_ID[9] ) + ( \Add1~22  ))
// \Add1~18  = CARRY(( regval2_ID[9] ) + ( regval1_ID[9] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!regval2_ID[9]),
	.datac(!regval1_ID[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \regval2_ID[10]~DUPLICATE_q  ) + ( \regval1_ID[10]~DUPLICATE_q  ) + ( \Add1~18  ))
// \Add1~14  = CARRY(( \regval2_ID[10]~DUPLICATE_q  ) + ( \regval1_ID[10]~DUPLICATE_q  ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval1_ID[10]~DUPLICATE_q ),
	.datad(!\regval2_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \regval2_ID[11]~DUPLICATE_q  ) + ( \regval1_ID[11]~DUPLICATE_q  ) + ( \Add1~14  ))
// \Add1~10  = CARRY(( \regval2_ID[11]~DUPLICATE_q  ) + ( \regval1_ID[11]~DUPLICATE_q  ) + ( \Add1~14  ))

	.dataa(!\regval2_ID[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\regval1_ID[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N36
cyclonev_lcell_comb \Add1~117 (
// Equation(s):
// \Add1~117_sumout  = SUM(( \regval2_ID[12]~DUPLICATE_q  ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add1~10  ))
// \Add1~118  = CARRY(( \regval2_ID[12]~DUPLICATE_q  ) + ( \regval1_ID[12]~DUPLICATE_q  ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(!\regval2_ID[12]~DUPLICATE_q ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~117_sumout ),
	.cout(\Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \Add1~117 .extended_lut = "off";
defparam \Add1~117 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \Add1~113 (
// Equation(s):
// \Add1~113_sumout  = SUM(( \regval1_ID[13]~DUPLICATE_q  ) + ( \regval2_ID[13]~DUPLICATE_q  ) + ( \Add1~118  ))
// \Add1~114  = CARRY(( \regval1_ID[13]~DUPLICATE_q  ) + ( \regval2_ID[13]~DUPLICATE_q  ) + ( \Add1~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regval2_ID[13]~DUPLICATE_q ),
	.datad(!\regval1_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~113_sumout ),
	.cout(\Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \Add1~113 .extended_lut = "off";
defparam \Add1~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[14]~189 (
// Equation(s):
// \aluout_EX_r[14]~189_combout  = ( regval1_ID[14] & ( regval2_ID[14] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!op2_ID[2] $ (!\op2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !regval1_ID[14] & ( regval2_ID[14] & ( 
// (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[14] & ( !regval2_ID[14] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( 
// !regval1_ID[14] & ( !regval2_ID[14] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!regval1_ID[14]),
	.dataf(!regval2_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~189 .extended_lut = "off";
defparam \aluout_EX_r[14]~189 .lut_mask = 64'h0A0F505550555154;
defparam \aluout_EX_r[14]~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[14]~162 (
// Equation(s):
// \aluout_EX_r[14]~162_combout  = ( \aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[14]~189_combout  & ( (!\aluout_EX_r[3]~10_combout ) # ((\Add2~109_sumout ) # (op2_ID[2])) ) ) ) # ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[14]~189_combout  ) ) # ( 
// \aluout_EX_r[3]~9_combout  & ( !\aluout_EX_r[14]~189_combout  & ( (\aluout_EX_r[3]~10_combout  & (!op2_ID[2] & \Add1~109_sumout )) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!op2_ID[2]),
	.datac(!\Add1~109_sumout ),
	.datad(!\Add2~109_sumout ),
	.datae(!\aluout_EX_r[3]~9_combout ),
	.dataf(!\aluout_EX_r[14]~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~162 .extended_lut = "off";
defparam \aluout_EX_r[14]~162 .lut_mask = 64'h00000404FFFFBBFF;
defparam \aluout_EX_r[14]~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N18
cyclonev_lcell_comb \aluout_EX_r[14]~163 (
// Equation(s):
// \aluout_EX_r[14]~163_combout  = ( \aluout_EX_r[14]~162_combout  & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout ) # (!regval2_ID[14] $ (regval1_ID[14])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval2_ID[14] $ 
// (!regval1_ID[14])))) ) ) # ( !\aluout_EX_r[14]~162_combout  & ( (!\aluout_EX_r[3]~7_combout  & (\aluout_EX_r[3]~8_combout  & (!regval2_ID[14] $ (regval1_ID[14])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval2_ID[14] $ 
// (!regval1_ID[14])))) ) )

	.dataa(!\aluout_EX_r[3]~7_combout ),
	.datab(!regval2_ID[14]),
	.datac(!\aluout_EX_r[3]~8_combout ),
	.datad(!regval1_ID[14]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[14]~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~163 .extended_lut = "off";
defparam \aluout_EX_r[14]~163 .lut_mask = 64'h18421842B8E2B8E2;
defparam \aluout_EX_r[14]~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N30
cyclonev_lcell_comb \ShiftRight0~26 (
// Equation(s):
// \ShiftRight0~26_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[14] & ( (!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[17])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[14] & ( (!regval2_ID[1]) # (regval1_ID[16]) ) 
// ) ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[14] & ( (!regval2_ID[1] & ((regval1_ID[15]))) # (regval2_ID[1] & (regval1_ID[17])) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[14] & ( (regval2_ID[1] & regval1_ID[16]) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!regval1_ID[17]),
	.datac(!regval1_ID[15]),
	.datad(!regval1_ID[16]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~26 .extended_lut = "off";
defparam \ShiftRight0~26 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \ShiftRight0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N24
cyclonev_lcell_comb \aluout_EX_r[14]~160 (
// Equation(s):
// \aluout_EX_r[14]~160_combout  = ( \ShiftRight0~26_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~27_combout ))) # (regval2_ID[3] & (\ShiftRight0~23_combout ))) ) ) ) # ( !\ShiftRight0~26_combout  & ( 
// \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (((regval2_ID[2] & \ShiftRight0~27_combout )))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~23_combout ))) ) ) ) # ( \ShiftRight0~26_combout  & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[3] & 
// (((!regval2_ID[2]) # (\ShiftRight0~27_combout )))) # (regval2_ID[3] & (\ShiftRight0~23_combout  & (regval2_ID[2]))) ) ) ) # ( !\ShiftRight0~26_combout  & ( !\ShiftRight0~28_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~27_combout ))) # 
// (regval2_ID[3] & (\ShiftRight0~23_combout )))) ) ) )

	.dataa(!\ShiftRight0~23_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~26_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~160 .extended_lut = "off";
defparam \aluout_EX_r[14]~160 .lut_mask = 64'h010DC1CD313DF1FD;
defparam \aluout_EX_r[14]~160 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[14]~161 (
// Equation(s):
// \aluout_EX_r[14]~161_combout  = ( \ShiftRight0~45_combout  & ( \aluout_EX_r[14]~160_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) 
// ) ) # ( !\ShiftRight0~45_combout  & ( \aluout_EX_r[14]~160_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))) ) ) ) # ( \ShiftRight0~45_combout  & ( 
// !\aluout_EX_r[14]~160_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~45_combout  & ( !\aluout_EX_r[14]~160_combout  & ( 
// (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~45_combout ),
	.dataf(!\aluout_EX_r[14]~160_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~161 .extended_lut = "off";
defparam \aluout_EX_r[14]~161 .lut_mask = 64'h00220A22F022FA22;
defparam \aluout_EX_r[14]~161 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[3]~4 (
// Equation(s):
// \aluout_EX_r[3]~4_combout  = ( op2_ID[4] & ( (!\aluout_EX[28]~0_combout ) # (((!\op2_ID[0]~DUPLICATE_q ) # (\ShiftRight0~5_combout )) # (regval2_ID[4])) ) )

	.dataa(!\aluout_EX[28]~0_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!op2_ID[4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~4 .extended_lut = "off";
defparam \aluout_EX_r[3]~4 .lut_mask = 64'h0000FFBF0000FFBF;
defparam \aluout_EX_r[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N27
cyclonev_lcell_comb \aluout_EX_r[3]~3 (
// Equation(s):
// \aluout_EX_r[3]~3_combout  = ( \op2_ID[0]~DUPLICATE_q  & ( (op2_ID[4] & ((!\aluout_EX[28]~0_combout ) # ((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) # ( !\op2_ID[0]~DUPLICATE_q  & ( (!\aluout_EX[28]~0_combout  & op2_ID[4]) ) )

	.dataa(!\aluout_EX[28]~0_combout ),
	.datab(!op2_ID[4]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\op2_ID[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~3 .extended_lut = "off";
defparam \aluout_EX_r[3]~3 .lut_mask = 64'h2222322222223222;
defparam \aluout_EX_r[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N54
cyclonev_lcell_comb \aluout_EX_r[14]~164 (
// Equation(s):
// \aluout_EX_r[14]~164_combout  = ( !\aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[3]~3_combout  & ( \ShiftLeft0~43_combout  ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[14]~161_combout  ) ) ) # ( 
// !\aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[14]~163_combout  ) ) )

	.dataa(!\aluout_EX_r[14]~163_combout ),
	.datab(!\ShiftLeft0~43_combout ),
	.datac(!\aluout_EX_r[14]~161_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!\aluout_EX_r[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~164 .extended_lut = "off";
defparam \aluout_EX_r[14]~164 .lut_mask = 64'h55550F0F33330000;
defparam \aluout_EX_r[14]~164 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[14]~241 (
// Equation(s):
// \aluout_EX_r[14]~241_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[14]~164_combout )))) # (\aluout_EX_r[3]~14_combout  & (\Add3~109_sumout )) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  
// & ((((\aluout_EX_r[14]~159_combout ))))) # (\aluout_EX_r[3]~14_combout  & (((regval1_ID[14] & ((immval_ID[14])))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\Add3~109_sumout ),
	.datac(!regval1_ID[14]),
	.datad(!\aluout_EX_r[14]~159_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!immval_ID[14]),
	.datag(!\aluout_EX_r[14]~164_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[14]~241_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[14]~241 .extended_lut = "on";
defparam \aluout_EX_r[14]~241 .lut_mask = 64'h1B1B00AA1B1B05AF;
defparam \aluout_EX_r[14]~241 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N37
dffeas \aluout_EX[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[14]~241_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[14]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[14] .is_wysiwyg = "true";
defparam \aluout_EX[14] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y4_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a13 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000016104E0380F61098040000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a45 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[13]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],\aluout_EX[4]~DUPLICATE_q ,aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_first_bit_number = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a45 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N14
dffeas \dmem~14 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~14 .is_wysiwyg = "true";
defparam \dmem~14 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N12
cyclonev_lcell_comb \rd_val_MEM_w[13]~51 (
// Equation(s):
// \rd_val_MEM_w[13]~51_combout  = ( \dmem~14_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( !\dmem~14_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ))) ) ) ) # ( \dmem~14_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a45~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~14_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~51 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~51 .lut_mask = 64'h0000FFFF53535353;
defparam \rd_val_MEM_w[13]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N9
cyclonev_lcell_comb \dmem_rtl_0_bypass[56]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[56]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[56]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N10
dffeas \dmem_rtl_0_bypass[56] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[56]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[56]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[56] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[56] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y3_N14
dffeas \dmem_rtl_0_bypass[55] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[55]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[55] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[55] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N36
cyclonev_lcell_comb \rd_val_MEM_w[13]~52 (
// Equation(s):
// \rd_val_MEM_w[13]~52_combout  = ( \Equal23~7_combout  & ( \dmem~41_combout  & ( (!\Equal23~6_combout  & dmem_rtl_0_bypass[55]) ) ) ) # ( !\Equal23~7_combout  & ( \dmem~41_combout  & ( dmem_rtl_0_bypass[55] ) ) ) # ( \Equal23~7_combout  & ( 
// !\dmem~41_combout  & ( (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[56] & ((dmem_rtl_0_bypass[55]))) # (dmem_rtl_0_bypass[56] & (\rd_val_MEM_w[13]~51_combout )))) ) ) ) # ( !\Equal23~7_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[56] & 
// ((dmem_rtl_0_bypass[55]))) # (dmem_rtl_0_bypass[56] & (\rd_val_MEM_w[13]~51_combout )) ) ) )

	.dataa(!\rd_val_MEM_w[13]~51_combout ),
	.datab(!\Equal23~6_combout ),
	.datac(!dmem_rtl_0_bypass[56]),
	.datad(!dmem_rtl_0_bypass[55]),
	.datae(!\Equal23~7_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[13]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[13]~52 .extended_lut = "off";
defparam \rd_val_MEM_w[13]~52 .lut_mask = 64'h05F504C400FF00CC;
defparam \rd_val_MEM_w[13]~52 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y3_N37
dffeas \regval_MEM[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[13]~52_combout ),
	.asdata(aluout_EX[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[13]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[13] .is_wysiwyg = "true";
defparam \regval_MEM[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N20
dffeas \regs[13][13] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][13] .is_wysiwyg = "true";
defparam \regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N6
cyclonev_lcell_comb \regval1_ID~121 (
// Equation(s):
// \regval1_ID~121_combout  = ( \regs[5][13]~q  & ( \regs[9][13]~q  & ( (!inst_FE[7] & (((\regs[1][13]~q ) # (inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][13]~q ))) ) ) ) # ( !\regs[5][13]~q  & ( \regs[9][13]~q  & ( (!inst_FE[7] & 
// (((!inst_FE[6] & \regs[1][13]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][13]~q ))) ) ) ) # ( \regs[5][13]~q  & ( !\regs[9][13]~q  & ( (!inst_FE[7] & (((\regs[1][13]~q ) # (inst_FE[6])))) # (inst_FE[7] & (\regs[13][13]~q  & (inst_FE[6]))) ) ) ) # 
// ( !\regs[5][13]~q  & ( !\regs[9][13]~q  & ( (!inst_FE[7] & (((!inst_FE[6] & \regs[1][13]~q )))) # (inst_FE[7] & (\regs[13][13]~q  & (inst_FE[6]))) ) ) )

	.dataa(!\regs[13][13]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[1][13]~q ),
	.datae(!\regs[5][13]~q ),
	.dataf(!\regs[9][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~121 .extended_lut = "off";
defparam \regval1_ID~121 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N6
cyclonev_lcell_comb \regval1_ID~120 (
// Equation(s):
// \regval1_ID~120_combout  = ( \regs[4][13]~q  & ( \regs[8][13]~q  & ( (!inst_FE[7] & (((\regs[0][13]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[12][13]~q ))) ) ) ) # ( !\regs[4][13]~q  & ( \regs[8][13]~q  & 
// ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[0][13]~q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[12][13]~q ))) ) ) ) # ( \regs[4][13]~q  & ( !\regs[8][13]~q  & ( (!inst_FE[7] & (((\regs[0][13]~q ) # (\inst_FE[6]~DUPLICATE_q )))) 
// # (inst_FE[7] & (\regs[12][13]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( !\regs[4][13]~q  & ( !\regs[8][13]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[0][13]~q )))) # (inst_FE[7] & (\regs[12][13]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[12][13]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[0][13]~q ),
	.datae(!\regs[4][13]~q ),
	.dataf(!\regs[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~120 .extended_lut = "off";
defparam \regval1_ID~120 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~120 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N36
cyclonev_lcell_comb \regval1_ID~123 (
// Equation(s):
// \regval1_ID~123_combout  = ( \regs[15][13]~q  & ( \regs[11][13]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][13]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][13]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[15][13]~q  & ( \regs[11][13]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[3][13]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((\regs[7][13]~q  & !inst_FE[7])))) ) ) ) # ( \regs[15][13]~q  & ( !\regs[11][13]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[3][13]~q  & ((!inst_FE[7])))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7]) # (\regs[7][13]~q )))) ) ) ) # ( !\regs[15][13]~q  & ( !\regs[11][13]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][13]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][13]~q ))))) ) ) )

	.dataa(!\regs[3][13]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[7][13]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][13]~q ),
	.dataf(!\regs[11][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~123_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~123 .extended_lut = "off";
defparam \regval1_ID~123 .lut_mask = 64'h4700473347CC47FF;
defparam \regval1_ID~123 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N39
cyclonev_lcell_comb \regval1_ID~122 (
// Equation(s):
// \regval1_ID~122_combout  = ( \regs[14][13]~q  & ( \regs[6][13]~q  & ( ((!inst_FE[7] & ((\regs[2][13]~q ))) # (inst_FE[7] & (\regs[10][13]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][13]~q  & ( \regs[6][13]~q  & ( (!inst_FE[7] & 
// (((\regs[2][13]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (\regs[10][13]~q  & (!\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( \regs[14][13]~q  & ( !\regs[6][13]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[2][13]~q )))) # (inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q )) # (\regs[10][13]~q ))) ) ) ) # ( !\regs[14][13]~q  & ( !\regs[6][13]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[2][13]~q ))) # (inst_FE[7] & (\regs[10][13]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[10][13]~q ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[2][13]~q ),
	.datae(!\regs[14][13]~q ),
	.dataf(!\regs[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~122 .extended_lut = "off";
defparam \regval1_ID~122 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval1_ID~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N12
cyclonev_lcell_comb \regval1_ID~124 (
// Equation(s):
// \regval1_ID~124_combout  = ( \regval1_ID~123_combout  & ( \regval1_ID~122_combout  & ( ((!inst_FE[4] & ((\regval1_ID~120_combout ))) # (inst_FE[4] & (\regval1_ID~121_combout ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID~123_combout  & ( 
// \regval1_ID~122_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~120_combout ))) # (inst_FE[4] & (\regval1_ID~121_combout )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regval1_ID~123_combout  & ( 
// !\regval1_ID~122_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~120_combout ))) # (inst_FE[4] & (\regval1_ID~121_combout )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regval1_ID~123_combout  & ( 
// !\regval1_ID~122_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~120_combout ))) # (inst_FE[4] & (\regval1_ID~121_combout )))) ) ) )

	.dataa(!\regval1_ID~121_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regval1_ID~120_combout ),
	.datae(!\regval1_ID~123_combout ),
	.dataf(!\regval1_ID~122_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~124 .extended_lut = "off";
defparam \regval1_ID~124 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~124 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N13
dffeas \regval1_ID[13]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~124_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[13]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[13]~165 (
// Equation(s):
// \aluout_EX_r[13]~165_combout  = ( \aluout_EX_r[3]~1_combout  & ( \aluout_EX_r[3]~0_combout  & ( !immval_ID[13] $ (!regval1_ID[13]) ) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( \aluout_EX_r[3]~0_combout  & ( (regval1_ID[13]) # (immval_ID[13]) ) ) ) # ( 
// !\aluout_EX_r[3]~1_combout  & ( !\aluout_EX_r[3]~0_combout  & ( PC_ID[13] ) ) )

	.dataa(!PC_ID[13]),
	.datab(!immval_ID[13]),
	.datac(!regval1_ID[13]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~1_combout ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~165 .extended_lut = "off";
defparam \aluout_EX_r[13]~165 .lut_mask = 64'h555500003F3F3C3C;
defparam \aluout_EX_r[13]~165 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[13]~166 (
// Equation(s):
// \aluout_EX_r[13]~166_combout  = ( \ShiftRight0~6_combout  & ( regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftRight0~7_combout ) ) ) ) # ( !\ShiftRight0~6_combout  & ( regval2_ID[3] & ( (\ShiftRight0~7_combout  & regval2_ID[2]) ) ) ) # ( 
// \ShiftRight0~6_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftRight0~12_combout ))) # (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) ) # ( !\ShiftRight0~6_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftRight0~12_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) )

	.dataa(!\ShiftRight0~7_combout ),
	.datab(!\ShiftRight0~13_combout ),
	.datac(!\ShiftRight0~12_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftRight0~6_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~166 .extended_lut = "off";
defparam \aluout_EX_r[13]~166 .lut_mask = 64'h0F330F330055FF55;
defparam \aluout_EX_r[13]~166 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[13]~167 (
// Equation(s):
// \aluout_EX_r[13]~167_combout  = ( \ShiftRight0~46_combout  & ( \aluout_EX_r[13]~166_combout  & ( (!op2_ID[0] & (((!\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (op2_ID[0] & (!regval2_ID[4] & ((!\ShiftRight0~5_combout )))) ) ) ) # ( 
// !\ShiftRight0~46_combout  & ( \aluout_EX_r[13]~166_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( \ShiftRight0~46_combout  & ( !\aluout_EX_r[13]~166_combout  & ( 
// (!op2_ID[0] & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~46_combout  & ( !\aluout_EX_r[13]~166_combout  & ( (regval1_ID[31] & (!op2_ID[0] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!op2_ID[0]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~46_combout ),
	.dataf(!\aluout_EX_r[13]~166_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~167 .extended_lut = "off";
defparam \aluout_EX_r[13]~167 .lut_mask = 64'h00305030AA30FA30;
defparam \aluout_EX_r[13]~167 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[13]~190 (
// Equation(s):
// \aluout_EX_r[13]~190_combout  = ( \regval2_ID[13]~DUPLICATE_q  & ( regval1_ID[13] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[2]~DUPLICATE_q  $ (!\op2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\regval2_ID[13]~DUPLICATE_q  & ( 
// regval1_ID[13] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \regval2_ID[13]~DUPLICATE_q  & ( !regval1_ID[13] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # 
// (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[13]~DUPLICATE_q  & ( !regval1_ID[13] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\op2_ID[2]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!\regval2_ID[13]~DUPLICATE_q ),
	.dataf(!regval1_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~190 .extended_lut = "off";
defparam \aluout_EX_r[13]~190 .lut_mask = 64'h0A0F505550555154;
defparam \aluout_EX_r[13]~190 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N24
cyclonev_lcell_comb \aluout_EX_r[13]~168 (
// Equation(s):
// \aluout_EX_r[13]~168_combout  = ( \aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[13]~190_combout  & ( ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[2]~DUPLICATE_q )) # (\Add2~113_sumout ) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[13]~190_combout  
// ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[13]~190_combout  & ( (!\op2_ID[2]~DUPLICATE_q  & (\aluout_EX_r[3]~9_combout  & \Add1~113_sumout )) ) ) )

	.dataa(!\Add2~113_sumout ),
	.datab(!\op2_ID[2]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\Add1~113_sumout ),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\aluout_EX_r[13]~190_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~168 .extended_lut = "off";
defparam \aluout_EX_r[13]~168 .lut_mask = 64'h0000000CFFFFF7F7;
defparam \aluout_EX_r[13]~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N57
cyclonev_lcell_comb \aluout_EX_r[13]~169 (
// Equation(s):
// \aluout_EX_r[13]~169_combout  = ( regval1_ID[13] & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout  & (\aluout_EX_r[13]~168_combout )) # (\aluout_EX_r[3]~8_combout  & ((\regval2_ID[13]~DUPLICATE_q ))))) # (\aluout_EX_r[3]~7_combout  & 
// (((!\aluout_EX_r[3]~8_combout  & !\regval2_ID[13]~DUPLICATE_q )))) ) ) # ( !regval1_ID[13] & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout  & (\aluout_EX_r[13]~168_combout )) # (\aluout_EX_r[3]~8_combout  & ((!\regval2_ID[13]~DUPLICATE_q 
// ))))) # (\aluout_EX_r[3]~7_combout  & (((!\aluout_EX_r[3]~8_combout  & \regval2_ID[13]~DUPLICATE_q )))) ) )

	.dataa(!\aluout_EX_r[13]~168_combout ),
	.datab(!\aluout_EX_r[3]~7_combout ),
	.datac(!\aluout_EX_r[3]~8_combout ),
	.datad(!\regval2_ID[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~169 .extended_lut = "off";
defparam \aluout_EX_r[13]~169 .lut_mask = 64'h4C704C70704C704C;
defparam \aluout_EX_r[13]~169 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[13]~170 (
// Equation(s):
// \aluout_EX_r[13]~170_combout  = ( \aluout_EX_r[3]~4_combout  & ( (\aluout_EX_r[13]~167_combout  & !\aluout_EX_r[3]~3_combout ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( (!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[13]~169_combout )) # 
// (\aluout_EX_r[3]~3_combout  & ((\ShiftLeft0~44_combout ))) ) )

	.dataa(!\aluout_EX_r[13]~167_combout ),
	.datab(!\aluout_EX_r[13]~169_combout ),
	.datac(!\ShiftLeft0~44_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~170 .extended_lut = "off";
defparam \aluout_EX_r[13]~170 .lut_mask = 64'h330F330F55005500;
defparam \aluout_EX_r[13]~170 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[13]~237 (
// Equation(s):
// \aluout_EX_r[13]~237_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[13]~170_combout )))) # (\aluout_EX_r[3]~14_combout  & (\Add3~113_sumout )) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  
// & ((((\aluout_EX_r[13]~165_combout ))))) # (\aluout_EX_r[3]~14_combout  & (((regval1_ID[13] & (immval_ID[13]))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\Add3~113_sumout ),
	.datac(!regval1_ID[13]),
	.datad(!immval_ID[13]),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[13]~165_combout ),
	.datag(!\aluout_EX_r[13]~170_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[13]~237_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[13]~237 .extended_lut = "on";
defparam \aluout_EX_r[13]~237 .lut_mask = 64'h1B1B00051B1BAAAF;
defparam \aluout_EX_r[13]~237 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N11
dffeas \aluout_EX[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[13]~237_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[13]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[13] .is_wysiwyg = "true";
defparam \aluout_EX[13] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y17_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a43 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a43 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N29
dffeas \dmem~12 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~12_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~12 .is_wysiwyg = "true";
defparam \dmem~12 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[11]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a11 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020804512000A82465238120000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N27
cyclonev_lcell_comb \rd_val_MEM_w[11]~55 (
// Equation(s):
// \rd_val_MEM_w[11]~55_combout  = ( \dmem~12_q  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout )) ) ) ) # ( !\dmem~12_q 
//  & ( \dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ))) ) ) ) # ( \dmem~12_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~12_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout  & ( (\dmem~0_q  & (\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~12_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~55 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~55 .lut_mask = 64'h0101ABAB5151FBFB;
defparam \rd_val_MEM_w[11]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N0
cyclonev_lcell_comb \rd_val_MEM_w[11]~56 (
// Equation(s):
// \rd_val_MEM_w[11]~56_combout  = ( \Equal23~6_combout  & ( \rd_val_MEM_w[11]~55_combout  & ( (!\Equal23~7_combout  & (((dmem_rtl_0_bypass[52] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[51]))) ) ) ) # ( !\Equal23~6_combout  & ( \rd_val_MEM_w[11]~55_combout 
//  & ( ((dmem_rtl_0_bypass[52] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[51]) ) ) ) # ( \Equal23~6_combout  & ( !\rd_val_MEM_w[11]~55_combout  & ( (dmem_rtl_0_bypass[51] & (!\Equal23~7_combout  & ((!dmem_rtl_0_bypass[52]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~6_combout  & ( !\rd_val_MEM_w[11]~55_combout  & ( (dmem_rtl_0_bypass[51] & ((!dmem_rtl_0_bypass[52]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[51]),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[52]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal23~6_combout ),
	.dataf(!\rd_val_MEM_w[11]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[11]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[11]~56 .extended_lut = "off";
defparam \rd_val_MEM_w[11]~56 .lut_mask = 64'h505540445F554C44;
defparam \rd_val_MEM_w[11]~56 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y4_N1
dffeas \regval_MEM[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[11]~56_combout ),
	.asdata(aluout_EX[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[11]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[11] .is_wysiwyg = "true";
defparam \regval_MEM[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \regs[6][11]~feeder (
// Equation(s):
// \regs[6][11]~feeder_combout  = ( regval_MEM[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][11]~feeder .extended_lut = "off";
defparam \regs[6][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N28
dffeas \regs[6][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][11] .is_wysiwyg = "true";
defparam \regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N42
cyclonev_lcell_comb \regval1_ID~112 (
// Equation(s):
// \regval1_ID~112_combout  = ( \regs[14][11]~q  & ( \regs[10][11]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[2][11]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][11]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[14][11]~q  & ( \regs[10][11]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[2][11]~q ) # (inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][11]~q  & (!inst_FE[7]))) ) ) ) # ( \regs[14][11]~q  & ( !\regs[10][11]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & \regs[2][11]~q )))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[6][11]~q ))) ) ) ) # ( !\regs[14][11]~q  & ( !\regs[10][11]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[2][11]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[6][11]~q )))) ) ) )

	.dataa(!\regs[6][11]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[2][11]~q ),
	.datae(!\regs[14][11]~q ),
	.dataf(!\regs[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~112 .extended_lut = "off";
defparam \regval1_ID~112 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N21
cyclonev_lcell_comb \regval1_ID~113 (
// Equation(s):
// \regval1_ID~113_combout  = ( \regs[15][11]~q  & ( \regs[3][11]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[7][11]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[11][11]~q ))) ) ) ) # ( !\regs[15][11]~q  & ( \regs[3][11]~q  
// & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q ) # (\regs[7][11]~q )))) # (inst_FE[7] & (\regs[11][11]~q  & (!\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( \regs[15][11]~q  & ( !\regs[3][11]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q  & \regs[7][11]~q )))) 
// # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[11][11]~q ))) ) ) ) # ( !\regs[15][11]~q  & ( !\regs[3][11]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q  & \regs[7][11]~q )))) # (inst_FE[7] & (\regs[11][11]~q  & (!\inst_FE[6]~DUPLICATE_q ))) ) 
// ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[11][11]~q ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[7][11]~q ),
	.datae(!\regs[15][11]~q ),
	.dataf(!\regs[3][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~113 .extended_lut = "off";
defparam \regval1_ID~113 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \regval1_ID~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N0
cyclonev_lcell_comb \regval1_ID~111 (
// Equation(s):
// \regval1_ID~111_combout  = ( \regs[5][11]~q  & ( \regs[9][11]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[1][11]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[13][11]~q )))) ) ) ) # ( !\regs[5][11]~q  & ( \regs[9][11]~q  & 
// ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[1][11]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((\regs[13][11]~q  & inst_FE[7])))) ) ) ) # ( \regs[5][11]~q  & ( !\regs[9][11]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[1][11]~q  & ((!inst_FE[7])))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[13][11]~q )))) ) ) ) # ( !\regs[5][11]~q  & ( !\regs[9][11]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[1][11]~q  & ((!inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (((\regs[13][11]~q  & inst_FE[7])))) ) 
// ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regs[1][11]~q ),
	.datac(!\regs[13][11]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[5][11]~q ),
	.dataf(!\regs[9][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~111 .extended_lut = "off";
defparam \regval1_ID~111 .lut_mask = 64'h2205770522AF77AF;
defparam \regval1_ID~111 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N47
dffeas \regs[0][11] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][11] .is_wysiwyg = "true";
defparam \regs[0][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N18
cyclonev_lcell_comb \regval1_ID~110 (
// Equation(s):
// \regval1_ID~110_combout  = ( \regs[4][11]~q  & ( \regs[12][11]~q  & ( ((!inst_FE[7] & (\regs[0][11]~q )) # (inst_FE[7] & ((\regs[8][11]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[4][11]~q  & ( \regs[12][11]~q  & ( (!inst_FE[7] & (\regs[0][11]~q  
// & (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[8][11]~q ) # (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[4][11]~q  & ( !\regs[12][11]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[0][11]~q ))) # (inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q  & \regs[8][11]~q )))) ) ) ) # ( !\regs[4][11]~q  & ( !\regs[12][11]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[0][11]~q )) # (inst_FE[7] & ((\regs[8][11]~q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[0][11]~q ),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[8][11]~q ),
	.datae(!\regs[4][11]~q ),
	.dataf(!\regs[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~110 .extended_lut = "off";
defparam \regval1_ID~110 .lut_mask = 64'h20702A7A25752F7F;
defparam \regval1_ID~110 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N36
cyclonev_lcell_comb \regval1_ID~114 (
// Equation(s):
// \regval1_ID~114_combout  = ( inst_FE[4] & ( \regval1_ID~110_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~111_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~113_combout )) ) ) ) # ( !inst_FE[4] & ( \regval1_ID~110_combout  & ( 
// (!\inst_FE[5]~DUPLICATE_q ) # (\regval1_ID~112_combout ) ) ) ) # ( inst_FE[4] & ( !\regval1_ID~110_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~111_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~113_combout )) ) ) ) # ( !inst_FE[4] & ( 
// !\regval1_ID~110_combout  & ( (\regval1_ID~112_combout  & \inst_FE[5]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID~112_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~113_combout ),
	.datad(!\regval1_ID~111_combout ),
	.datae(!inst_FE[4]),
	.dataf(!\regval1_ID~110_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~114 .extended_lut = "off";
defparam \regval1_ID~114 .lut_mask = 64'h111103CFDDDD03CF;
defparam \regval1_ID~114 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \regval1_ID[11]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~114_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[11]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N21
cyclonev_lcell_comb \Add0~122 (
// Equation(s):
// \Add0~122_combout  = ( \LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( (!\Selector0~3_combout  & ((PC_ID[11]))) # (\Selector0~3_combout  & (\regval1_ID[11]~DUPLICATE_q )) ) ) ) # ( !\LessThan6~23_combout  & ( \pctarget_EX_w~0_combout  & ( 
// (!\Equal20~0_combout  & ((!\Selector0~3_combout  & ((PC_ID[11]))) # (\Selector0~3_combout  & (\regval1_ID[11]~DUPLICATE_q )))) # (\Equal20~0_combout  & (((PC_ID[11])))) ) ) ) # ( \LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( 
// \regval1_ID[11]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( !\pctarget_EX_w~0_combout  & ( \regval1_ID[11]~DUPLICATE_q  ) ) )

	.dataa(!\regval1_ID[11]~DUPLICATE_q ),
	.datab(!PC_ID[11]),
	.datac(!\Equal20~0_combout ),
	.datad(!\Selector0~3_combout ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\pctarget_EX_w~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~122 .extended_lut = "off";
defparam \Add0~122 .lut_mask = 64'h5555555533533355;
defparam \Add0~122 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y9_N33
cyclonev_lcell_comb \PC_FE[11]~feeder (
// Equation(s):
// \PC_FE[11]~feeder_combout  = ( \Add0~9_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[11]~feeder .extended_lut = "off";
defparam \PC_FE[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y9_N34
dffeas \PC_FE[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[11]~feeder_combout ),
	.asdata(PC_ID[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[11] .is_wysiwyg = "true";
defparam \PC_FE[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N37
dffeas \PC_ID[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[11]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[11] .is_wysiwyg = "true";
defparam \PC_ID[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[11]~21 (
// Equation(s):
// \aluout_EX_r[11]~21_combout  = ( \aluout_EX_r[3]~1_combout  & ( (\aluout_EX_r[3]~0_combout  & (!immval_ID[11] $ (!\regval1_ID[11]~DUPLICATE_q ))) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( (!\aluout_EX_r[3]~0_combout  & (((PC_ID[11])))) # 
// (\aluout_EX_r[3]~0_combout  & (((\regval1_ID[11]~DUPLICATE_q )) # (immval_ID[11]))) ) )

	.dataa(!\aluout_EX_r[3]~0_combout ),
	.datab(!immval_ID[11]),
	.datac(!PC_ID[11]),
	.datad(!\regval1_ID[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~21 .extended_lut = "off";
defparam \aluout_EX_r[11]~21 .lut_mask = 64'h1B5F1B5F11441144;
defparam \aluout_EX_r[11]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y10_N54
cyclonev_lcell_comb \ShiftRight0~19 (
// Equation(s):
// \ShiftRight0~19_combout  = ( \regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (regval1_ID[16]) # (regval2_ID[1]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( regval1_ID[18] & ( (!regval2_ID[1] & (regval1_ID[15])) # (regval2_ID[1] & ((regval1_ID[17]))) ) ) 
// ) # ( \regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] & regval1_ID[16]) ) ) ) # ( !\regval2_ID[0]~DUPLICATE_q  & ( !regval1_ID[18] & ( (!regval2_ID[1] & (regval1_ID[15])) # (regval2_ID[1] & ((regval1_ID[17]))) ) ) )

	.dataa(!regval1_ID[15]),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[1]),
	.datad(!regval1_ID[16]),
	.datae(!\regval2_ID[0]~DUPLICATE_q ),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~19 .extended_lut = "off";
defparam \ShiftRight0~19 .lut_mask = 64'h535300F053530FFF;
defparam \ShiftRight0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N18
cyclonev_lcell_comb \ShiftRight0~18 (
// Equation(s):
// \ShiftRight0~18_combout  = ( regval1_ID[14] & ( regval1_ID[11] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[12])))) # (regval2_ID[1] & (((regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[14] & ( 
// regval1_ID[11] & ( (!regval2_ID[1] & ((!\regval2_ID[0]~DUPLICATE_q ) # ((regval1_ID[12])))) # (regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13])))) ) ) ) # ( regval1_ID[14] & ( !regval1_ID[11] & ( (!regval2_ID[1] & 
// (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12]))) # (regval2_ID[1] & (((regval1_ID[13])) # (\regval2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[14] & ( !regval1_ID[11] & ( (!regval2_ID[1] & (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[12]))) # 
// (regval2_ID[1] & (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13])))) ) ) )

	.dataa(!regval2_ID[1]),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[12]),
	.datad(!regval1_ID[13]),
	.datae(!regval1_ID[14]),
	.dataf(!regval1_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~18 .extended_lut = "off";
defparam \ShiftRight0~18 .lut_mask = 64'h024613578ACE9BDF;
defparam \ShiftRight0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[11]~22 (
// Equation(s):
// \aluout_EX_r[11]~22_combout  = ( \ShiftRight0~18_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~19_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) ) # ( !\ShiftRight0~18_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftRight0~19_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) ) # ( \ShiftRight0~18_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftRight0~20_combout ) ) ) ) # ( !\ShiftRight0~18_combout  & ( !regval2_ID[2] & ( 
// (\ShiftRight0~20_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~22 .extended_lut = "off";
defparam \aluout_EX_r[11]~22 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \aluout_EX_r[11]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[11]~23 (
// Equation(s):
// \aluout_EX_r[11]~23_combout  = ( \ShiftRight0~21_combout  & ( \aluout_EX_r[11]~22_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (((!regval2_ID[4] & !\ShiftRight0~5_combout )))) ) ) 
// ) # ( !\ShiftRight0~21_combout  & ( \aluout_EX_r[11]~22_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))) ) ) ) # ( \ShiftRight0~21_combout  & ( 
// !\aluout_EX_r[11]~22_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~21_combout  & ( !\aluout_EX_r[11]~22_combout  & ( 
// (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[31]),
	.datac(!regval2_ID[4]),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~21_combout ),
	.dataf(!\aluout_EX_r[11]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~23 .extended_lut = "off";
defparam \aluout_EX_r[11]~23 .lut_mask = 64'h00220A22F022FA22;
defparam \aluout_EX_r[11]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N27
cyclonev_lcell_comb \aluout_EX_r[11]~192 (
// Equation(s):
// \aluout_EX_r[11]~192_combout  = ( \regval1_ID[11]~DUPLICATE_q  & ( regval2_ID[11] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!op2_ID[2] $ (!\op2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[11]~DUPLICATE_q  & ( regval2_ID[11] & 
// ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[11]~DUPLICATE_q  & ( !regval2_ID[11] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) 
// # ( !\regval1_ID[11]~DUPLICATE_q  & ( !regval2_ID[11] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!op2_ID[2]),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[3]~9_combout ),
	.datae(!\regval1_ID[11]~DUPLICATE_q ),
	.dataf(!regval2_ID[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~192 .extended_lut = "off";
defparam \aluout_EX_r[11]~192 .lut_mask = 64'h00AF550555055514;
defparam \aluout_EX_r[11]~192 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N42
cyclonev_lcell_comb \aluout_EX_r[11]~24 (
// Equation(s):
// \aluout_EX_r[11]~24_combout  = ( \Add1~9_sumout  & ( \Add2~9_sumout  & ( ((!op2_ID[2] & (\aluout_EX_r[3]~10_combout  & \aluout_EX_r[3]~9_combout ))) # (\aluout_EX_r[11]~192_combout ) ) ) ) # ( !\Add1~9_sumout  & ( \Add2~9_sumout  & ( 
// \aluout_EX_r[11]~192_combout  ) ) ) # ( \Add1~9_sumout  & ( !\Add2~9_sumout  & ( !\aluout_EX_r[11]~192_combout  $ ((((!\aluout_EX_r[3]~10_combout ) # (!\aluout_EX_r[3]~9_combout )) # (op2_ID[2]))) ) ) ) # ( !\Add1~9_sumout  & ( !\Add2~9_sumout  & ( 
// (\aluout_EX_r[11]~192_combout  & (((!\aluout_EX_r[3]~10_combout ) # (!\aluout_EX_r[3]~9_combout )) # (op2_ID[2]))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[3]~10_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[11]~192_combout ),
	.datae(!\Add1~9_sumout ),
	.dataf(!\Add2~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~24 .extended_lut = "off";
defparam \aluout_EX_r[11]~24 .lut_mask = 64'h00FD02FD00FF02FF;
defparam \aluout_EX_r[11]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N51
cyclonev_lcell_comb \aluout_EX_r[11]~25 (
// Equation(s):
// \aluout_EX_r[11]~25_combout  = ( \aluout_EX_r[11]~24_combout  & ( (!\regval1_ID[11]~DUPLICATE_q  & ((!\regval2_ID[11]~DUPLICATE_q  & (!\aluout_EX_r[3]~7_combout )) # (\regval2_ID[11]~DUPLICATE_q  & ((!\aluout_EX_r[3]~8_combout ))))) # 
// (\regval1_ID[11]~DUPLICATE_q  & ((!\regval2_ID[11]~DUPLICATE_q  & ((!\aluout_EX_r[3]~8_combout ))) # (\regval2_ID[11]~DUPLICATE_q  & (!\aluout_EX_r[3]~7_combout )))) ) ) # ( !\aluout_EX_r[11]~24_combout  & ( (!\aluout_EX_r[3]~7_combout  & 
// (\aluout_EX_r[3]~8_combout  & (!\regval1_ID[11]~DUPLICATE_q  $ (\regval2_ID[11]~DUPLICATE_q )))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!\regval1_ID[11]~DUPLICATE_q  $ (!\regval2_ID[11]~DUPLICATE_q )))) ) )

	.dataa(!\regval1_ID[11]~DUPLICATE_q ),
	.datab(!\regval2_ID[11]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~7_combout ),
	.datad(!\aluout_EX_r[3]~8_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[11]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~25 .extended_lut = "off";
defparam \aluout_EX_r[11]~25 .lut_mask = 64'h06900690F690F690;
defparam \aluout_EX_r[11]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[11]~26 (
// Equation(s):
// \aluout_EX_r[11]~26_combout  = ( \aluout_EX_r[11]~25_combout  & ( (!\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[3]~3_combout )) # (\ShiftLeft0~7_combout ))) # (\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[3]~3_combout  & \aluout_EX_r[11]~23_combout 
// )))) ) ) # ( !\aluout_EX_r[11]~25_combout  & ( (!\aluout_EX_r[3]~4_combout  & (\ShiftLeft0~7_combout  & (\aluout_EX_r[3]~3_combout ))) # (\aluout_EX_r[3]~4_combout  & (((!\aluout_EX_r[3]~3_combout  & \aluout_EX_r[11]~23_combout )))) ) )

	.dataa(!\ShiftLeft0~7_combout ),
	.datab(!\aluout_EX_r[3]~4_combout ),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!\aluout_EX_r[11]~23_combout ),
	.datae(!\aluout_EX_r[11]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~26 .extended_lut = "off";
defparam \aluout_EX_r[11]~26 .lut_mask = 64'h0434C4F40434C4F4;
defparam \aluout_EX_r[11]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[11]~345 (
// Equation(s):
// \aluout_EX_r[11]~345_combout  = ( !\aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[11]~26_combout )) # (\aluout_EX_r[3]~14_combout  & (((\Add3~9_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  
// & (\aluout_EX_r[11]~21_combout )) # (\aluout_EX_r[3]~14_combout  & (((regval1_ID[11] & (immval_ID[11]))))) ) )

	.dataa(!\aluout_EX_r[11]~21_combout ),
	.datab(!\aluout_EX_r[3]~14_combout ),
	.datac(!regval1_ID[11]),
	.datad(!immval_ID[11]),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\Add3~9_sumout ),
	.datag(!\aluout_EX_r[11]~26_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[11]~345_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[11]~345 .extended_lut = "on";
defparam \aluout_EX_r[11]~345 .lut_mask = 64'h0C0C44473F3F4447;
defparam \aluout_EX_r[11]~345 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N40
dffeas \aluout_EX[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~345_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[11]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[11] .is_wysiwyg = "true";
defparam \aluout_EX[11] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a42 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a42 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N50
dffeas \dmem~11 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~11_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~11 .is_wysiwyg = "true";
defparam \dmem~11 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[10]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a10 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E0C6635D52708802054A2E300000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N48
cyclonev_lcell_comb \rd_val_MEM_w[10]~57 (
// Equation(s):
// \rd_val_MEM_w[10]~57_combout  = ( \dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout )))) 
// ) ) # ( !\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout  & ( (!\dmem~0_q  & (((\dmem~11_q )))) # (\dmem~0_q  & (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ))) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a42~portbdataout ),
	.datad(!\dmem~11_q ),
	.datae(gnd),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~57 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~57 .lut_mask = 64'h01CD01CD23EF23EF;
defparam \rd_val_MEM_w[10]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N27
cyclonev_lcell_comb \rd_val_MEM_w[10]~58 (
// Equation(s):
// \rd_val_MEM_w[10]~58_combout  = ( dmem_rtl_0_bypass[49] & ( \rd_val_MEM_w[10]~57_combout  & ( (!\Equal23~6_combout ) # (!\Equal23~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[49] & ( \rd_val_MEM_w[10]~57_combout  & ( (dmem_rtl_0_bypass[50] & 
// (!\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( dmem_rtl_0_bypass[49] & ( !\rd_val_MEM_w[10]~57_combout  & ( (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[50]) # ((\dmem~41_combout )))) # (\Equal23~6_combout  & 
// (!\Equal23~7_combout  & ((!dmem_rtl_0_bypass[50]) # (\dmem~41_combout )))) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!dmem_rtl_0_bypass[50]),
	.datac(!\Equal23~7_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[49]),
	.dataf(!\rd_val_MEM_w[10]~57_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[10]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[10]~58 .extended_lut = "off";
defparam \rd_val_MEM_w[10]~58 .lut_mask = 64'h0000C8FA3200FAFA;
defparam \rd_val_MEM_w[10]~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N28
dffeas \regval_MEM[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[10]~58_combout ),
	.asdata(aluout_EX[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[10] .is_wysiwyg = "true";
defparam \regval_MEM[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X13_Y4_N43
dffeas \regs[3][10] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][10] .is_wysiwyg = "true";
defparam \regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N0
cyclonev_lcell_comb \regval1_ID~105 (
// Equation(s):
// \regval1_ID~105_combout  = ( \regs[1][10]~q  & ( \regs[2][10]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][10]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][10]~q ))) ) ) ) # ( !\regs[1][10]~q  & ( \regs[2][10]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][10]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[3][10]~q ))) ) ) ) # ( \regs[1][10]~q  & ( !\regs[2][10]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][10]~q ) # (inst_FE[4])))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[3][10]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[1][10]~q  & ( !\regs[2][10]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[0][10]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[3][10]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[3][10]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][10]~q ),
	.datae(!\regs[1][10]~q ),
	.dataf(!\regs[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~105 .extended_lut = "off";
defparam \regval1_ID~105 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y5_N51
cyclonev_lcell_comb \regval1_ID~106 (
// Equation(s):
// \regval1_ID~106_combout  = ( \regs[5][10]~q  & ( \regs[7][10]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][10]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][10]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[5][10]~q  & ( \regs[7][10]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][10]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][10]~q )))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[5][10]~q  & ( !\regs[7][10]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// ((\regs[4][10]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][10]~q )))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[5][10]~q  & ( !\regs[7][10]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][10]~q ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[6][10]~q )))) ) ) )

	.dataa(!\regs[6][10]~q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[4][10]~q ),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!\regs[5][10]~q ),
	.dataf(!\regs[7][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~106 .extended_lut = "off";
defparam \regval1_ID~106 .lut_mask = 64'h0C443F440C773F77;
defparam \regval1_ID~106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N24
cyclonev_lcell_comb \regval1_ID~108 (
// Equation(s):
// \regval1_ID~108_combout  = ( \regs[15][10]~q  & ( \regs[12][10]~q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[14][10]~q ))) # (inst_FE[4] & (((\regs[13][10]~q ) # (\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][10]~q  & ( 
// \regs[12][10]~q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[14][10]~q ))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q  & \regs[13][10]~q )))) ) ) ) # ( \regs[15][10]~q  & ( !\regs[12][10]~q  & ( (!inst_FE[4] & (\regs[14][10]~q  & 
// (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (((\regs[13][10]~q ) # (\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][10]~q  & ( !\regs[12][10]~q  & ( (!inst_FE[4] & (\regs[14][10]~q  & (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & 
// (((!\inst_FE[5]~DUPLICATE_q  & \regs[13][10]~q )))) ) ) )

	.dataa(!\regs[14][10]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[13][10]~q ),
	.datae(!\regs[15][10]~q ),
	.dataf(!\regs[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~108 .extended_lut = "off";
defparam \regval1_ID~108 .lut_mask = 64'h04340737C4F4C7F7;
defparam \regval1_ID~108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N40
dffeas \regs[9][10]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[10]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][10]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y6_N39
cyclonev_lcell_comb \regval1_ID~107 (
// Equation(s):
// \regval1_ID~107_combout  = ( \regs[11][10]~q  & ( \regs[10][10]~q  & ( ((!inst_FE[4] & ((\regs[8][10]~q ))) # (inst_FE[4] & (\regs[9][10]~DUPLICATE_q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[11][10]~q  & ( \regs[10][10]~q  & ( (!inst_FE[4] & 
// (((\regs[8][10]~q ) # (\inst_FE[5]~DUPLICATE_q )))) # (inst_FE[4] & (\regs[9][10]~DUPLICATE_q  & (!\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( \regs[11][10]~q  & ( !\regs[10][10]~q  & ( (!inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q  & \regs[8][10]~q )))) # 
// (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[9][10]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][10]~q  & ( !\regs[10][10]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[8][10]~q ))) # (inst_FE[4] & (\regs[9][10]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[9][10]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[8][10]~q ),
	.datae(!\regs[11][10]~q ),
	.dataf(!\regs[10][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~107 .extended_lut = "off";
defparam \regval1_ID~107 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N0
cyclonev_lcell_comb \regval1_ID~109 (
// Equation(s):
// \regval1_ID~109_combout  = ( \regval1_ID~108_combout  & ( \regval1_ID~107_combout  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~105_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~106_combout )))) # (inst_FE[7]) ) ) ) # ( !\regval1_ID~108_combout 
//  & ( \regval1_ID~107_combout  & ( (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regval1_ID~105_combout ))) # (\inst_FE[6]~DUPLICATE_q  & (((\regval1_ID~106_combout  & !inst_FE[7])))) ) ) ) # ( \regval1_ID~108_combout  & ( !\regval1_ID~107_combout  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~105_combout  & ((!inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7]) # (\regval1_ID~106_combout )))) ) ) ) # ( !\regval1_ID~108_combout  & ( !\regval1_ID~107_combout  & ( (!inst_FE[7] & 
// ((!\inst_FE[6]~DUPLICATE_q  & (\regval1_ID~105_combout )) # (\inst_FE[6]~DUPLICATE_q  & ((\regval1_ID~106_combout ))))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regval1_ID~105_combout ),
	.datac(!\regval1_ID~106_combout ),
	.datad(!inst_FE[7]),
	.datae(!\regval1_ID~108_combout ),
	.dataf(!\regval1_ID~107_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~109 .extended_lut = "off";
defparam \regval1_ID~109 .lut_mask = 64'h2700275527AA27FF;
defparam \regval1_ID~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N1
dffeas \regval1_ID[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~109_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[10]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[10] .is_wysiwyg = "true";
defparam \regval1_ID[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[10]~27 (
// Equation(s):
// \aluout_EX_r[10]~27_combout  = ( immval_ID[10] & ( (!\aluout_EX_r[3]~1_combout  & (((\aluout_EX_r[3]~0_combout ) # (PC_ID[10])))) # (\aluout_EX_r[3]~1_combout  & (!regval1_ID[10] & ((\aluout_EX_r[3]~0_combout )))) ) ) # ( !immval_ID[10] & ( 
// (!\aluout_EX_r[3]~0_combout  & (((!\aluout_EX_r[3]~1_combout  & PC_ID[10])))) # (\aluout_EX_r[3]~0_combout  & (regval1_ID[10])) ) )

	.dataa(!regval1_ID[10]),
	.datab(!\aluout_EX_r[3]~1_combout ),
	.datac(!PC_ID[10]),
	.datad(!\aluout_EX_r[3]~0_combout ),
	.datae(!immval_ID[10]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~27 .extended_lut = "off";
defparam \aluout_EX_r[10]~27 .lut_mask = 64'h0C550CEE0C550CEE;
defparam \aluout_EX_r[10]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N57
cyclonev_lcell_comb \aluout_EX_r[10]~193 (
// Equation(s):
// \aluout_EX_r[10]~193_combout  = ( \regval1_ID[10]~DUPLICATE_q  & ( \regval2_ID[10]~DUPLICATE_q  & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[2])))) ) ) ) # ( !\regval1_ID[10]~DUPLICATE_q  & ( 
// \regval2_ID[10]~DUPLICATE_q  & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[10]~DUPLICATE_q  & ( !\regval2_ID[10]~DUPLICATE_q  & ( (\aluout_EX_r[3]~10_combout  & 
// ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !\regval1_ID[10]~DUPLICATE_q  & ( !\regval2_ID[10]~DUPLICATE_q  & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[3]~10_combout ),
	.datac(!\op2_ID[3]~DUPLICATE_q ),
	.datad(!op2_ID[2]),
	.datae(!\regval1_ID[10]~DUPLICATE_q ),
	.dataf(!\regval2_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~193 .extended_lut = "off";
defparam \aluout_EX_r[10]~193 .lut_mask = 64'h4545232323232332;
defparam \aluout_EX_r[10]~193 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N24
cyclonev_lcell_comb \aluout_EX_r[10]~30 (
// Equation(s):
// \aluout_EX_r[10]~30_combout  = ( \Add2~13_sumout  & ( \Add1~13_sumout  & ( ((!op2_ID[2] & (\aluout_EX_r[3]~10_combout  & \aluout_EX_r[3]~9_combout ))) # (\aluout_EX_r[10]~193_combout ) ) ) ) # ( !\Add2~13_sumout  & ( \Add1~13_sumout  & ( 
// !\aluout_EX_r[10]~193_combout  $ ((((!\aluout_EX_r[3]~10_combout ) # (!\aluout_EX_r[3]~9_combout )) # (op2_ID[2]))) ) ) ) # ( \Add2~13_sumout  & ( !\Add1~13_sumout  & ( \aluout_EX_r[10]~193_combout  ) ) ) # ( !\Add2~13_sumout  & ( !\Add1~13_sumout  & ( 
// (\aluout_EX_r[10]~193_combout  & (((!\aluout_EX_r[3]~10_combout ) # (!\aluout_EX_r[3]~9_combout )) # (op2_ID[2]))) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[3]~10_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[10]~193_combout ),
	.datae(!\Add2~13_sumout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~30 .extended_lut = "off";
defparam \aluout_EX_r[10]~30 .lut_mask = 64'h00FD00FF02FD02FF;
defparam \aluout_EX_r[10]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N30
cyclonev_lcell_comb \aluout_EX_r[10]~31 (
// Equation(s):
// \aluout_EX_r[10]~31_combout  = ( \aluout_EX_r[10]~30_combout  & ( (!\aluout_EX_r[3]~8_combout  & ((!\aluout_EX_r[3]~7_combout ) # (!\regval2_ID[10]~DUPLICATE_q  $ (!\regval1_ID[10]~DUPLICATE_q )))) # (\aluout_EX_r[3]~8_combout  & 
// (!\aluout_EX_r[3]~7_combout  & (!\regval2_ID[10]~DUPLICATE_q  $ (\regval1_ID[10]~DUPLICATE_q )))) ) ) # ( !\aluout_EX_r[10]~30_combout  & ( (!\aluout_EX_r[3]~8_combout  & (\aluout_EX_r[3]~7_combout  & (!\regval2_ID[10]~DUPLICATE_q  $ 
// (!\regval1_ID[10]~DUPLICATE_q )))) # (\aluout_EX_r[3]~8_combout  & (!\aluout_EX_r[3]~7_combout  & (!\regval2_ID[10]~DUPLICATE_q  $ (\regval1_ID[10]~DUPLICATE_q )))) ) )

	.dataa(!\aluout_EX_r[3]~8_combout ),
	.datab(!\aluout_EX_r[3]~7_combout ),
	.datac(!\regval2_ID[10]~DUPLICATE_q ),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~31 .extended_lut = "off";
defparam \aluout_EX_r[10]~31 .lut_mask = 64'h42244224CAACCAAC;
defparam \aluout_EX_r[10]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N54
cyclonev_lcell_comb \ShiftRight0~25 (
// Equation(s):
// \ShiftRight0~25_combout  = ( regval2_ID[1] & ( regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[12]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13]))) ) ) ) # ( !regval2_ID[1] & ( regval1_ID[10] & ( 
// (!\regval2_ID[0]~DUPLICATE_q ) # (\regval1_ID[11]~DUPLICATE_q ) ) ) ) # ( regval2_ID[1] & ( !regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[12]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[13]))) ) ) ) # ( !regval2_ID[1] & 
// ( !regval1_ID[10] & ( (\regval2_ID[0]~DUPLICATE_q  & \regval1_ID[11]~DUPLICATE_q ) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!regval1_ID[13]),
	.datad(!\regval1_ID[11]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~25 .extended_lut = "off";
defparam \ShiftRight0~25 .lut_mask = 64'h00552727AAFF2727;
defparam \ShiftRight0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[10]~28 (
// Equation(s):
// \aluout_EX_r[10]~28_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~27_combout )))) # (regval2_ID[2] & (((\ShiftRight0~26_combout )) # (regval2_ID[3]))) ) ) ) # ( 
// !\ShiftRight0~25_combout  & ( \ShiftRight0~28_combout  & ( (!regval2_ID[2] & (regval2_ID[3] & ((\ShiftRight0~27_combout )))) # (regval2_ID[2] & (((\ShiftRight0~26_combout )) # (regval2_ID[3]))) ) ) ) # ( \ShiftRight0~25_combout  & ( 
// !\ShiftRight0~28_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~27_combout )))) # (regval2_ID[2] & (!regval2_ID[3] & (\ShiftRight0~26_combout ))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[2] & 
// (regval2_ID[3] & ((\ShiftRight0~27_combout )))) # (regval2_ID[2] & (!regval2_ID[3] & (\ShiftRight0~26_combout ))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~28 .extended_lut = "off";
defparam \aluout_EX_r[10]~28 .lut_mask = 64'h04268CAE15379DBF;
defparam \aluout_EX_r[10]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N9
cyclonev_lcell_comb \aluout_EX_r[10]~29 (
// Equation(s):
// \aluout_EX_r[10]~29_combout  = ( \ShiftRight0~24_combout  & ( \aluout_EX_r[10]~28_combout  & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((!\op2_ID[0]~DUPLICATE_q )))) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !\op2_ID[0]~DUPLICATE_q )))) ) ) 
// ) # ( !\ShiftRight0~24_combout  & ( \aluout_EX_r[10]~28_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !\op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~24_combout  & ( 
// !\aluout_EX_r[10]~28_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~24_combout  & ( !\aluout_EX_r[10]~28_combout  & ( (regval1_ID[31] & 
// (\ShiftRight0~5_combout  & !\op2_ID[0]~DUPLICATE_q )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~24_combout ),
	.dataf(!\aluout_EX_r[10]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~29 .extended_lut = "off";
defparam \aluout_EX_r[10]~29 .lut_mask = 64'h03005300A3A0F3A0;
defparam \aluout_EX_r[10]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[10]~32 (
// Equation(s):
// \aluout_EX_r[10]~32_combout  = ( \aluout_EX_r[10]~29_combout  & ( (!\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout  & ((\aluout_EX_r[10]~31_combout ))) # (\aluout_EX_r[3]~3_combout  & (\ShiftLeft0~11_combout )))) # (\aluout_EX_r[3]~4_combout  & 
// (((!\aluout_EX_r[3]~3_combout )))) ) ) # ( !\aluout_EX_r[10]~29_combout  & ( (!\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout  & ((\aluout_EX_r[10]~31_combout ))) # (\aluout_EX_r[3]~3_combout  & (\ShiftLeft0~11_combout )))) ) )

	.dataa(!\aluout_EX_r[3]~4_combout ),
	.datab(!\ShiftLeft0~11_combout ),
	.datac(!\aluout_EX_r[10]~31_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[10]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~32 .extended_lut = "off";
defparam \aluout_EX_r[10]~32 .lut_mask = 64'h0A220A225F225F22;
defparam \aluout_EX_r[10]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[10]~341 (
// Equation(s):
// \aluout_EX_r[10]~341_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[10]~32_combout )))) # (\aluout_EX_r[3]~14_combout  & (\Add3~13_sumout )) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & 
// ((((\aluout_EX_r[10]~27_combout ))))) # (\aluout_EX_r[3]~14_combout  & (((regval1_ID[10] & (immval_ID[10]))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\Add3~13_sumout ),
	.datac(!regval1_ID[10]),
	.datad(!immval_ID[10]),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[10]~27_combout ),
	.datag(!\aluout_EX_r[10]~32_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[10]~341_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[10]~341 .extended_lut = "on";
defparam \aluout_EX_r[10]~341 .lut_mask = 64'h1B1B00051B1BAAAF;
defparam \aluout_EX_r[10]~341 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y11_N25
dffeas \aluout_EX[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~341_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[10]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[10] .is_wysiwyg = "true";
defparam \aluout_EX[10] .power_up = "low";
// synopsys translate_on

// Location: M10K_X3_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a41 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a41 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N50
dffeas \dmem~10 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~10_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~10 .is_wysiwyg = "true";
defparam \dmem~10 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y20_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[9]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a9 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000044A40A1D00501098678432A00000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N48
cyclonev_lcell_comb \rd_val_MEM_w[9]~7 (
// Equation(s):
// \rd_val_MEM_w[9]~7_combout  = ( \dmem~10_q  & ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( ((!\dmem~0_q ) # (!\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ) ) ) ) # ( !\dmem~10_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ))) ) ) ) # ( \dmem~10_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~10_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout  & (\dmem~0_q  & \dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a41~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~10_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~7 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~7 .lut_mask = 64'h0101CDCD3131FDFD;
defparam \rd_val_MEM_w[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y7_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[47]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[47]~feeder_combout  = ( regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[47]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[47]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y7_N1
dffeas \dmem_rtl_0_bypass[47] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[47]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[47]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[47] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[47] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N42
cyclonev_lcell_comb \dmem_rtl_0_bypass[48]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[48]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[48]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N43
dffeas \dmem_rtl_0_bypass[48] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[48]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[48]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[48] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[48] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N30
cyclonev_lcell_comb \rd_val_MEM_w[9]~8 (
// Equation(s):
// \rd_val_MEM_w[9]~8_combout  = ( \Equal23~6_combout  & ( dmem_rtl_0_bypass[48] & ( (!\Equal23~7_combout  & ((!\dmem~41_combout  & (\rd_val_MEM_w[9]~7_combout )) # (\dmem~41_combout  & ((dmem_rtl_0_bypass[47]))))) ) ) ) # ( !\Equal23~6_combout  & ( 
// dmem_rtl_0_bypass[48] & ( (!\dmem~41_combout  & (\rd_val_MEM_w[9]~7_combout )) # (\dmem~41_combout  & ((dmem_rtl_0_bypass[47]))) ) ) ) # ( \Equal23~6_combout  & ( !dmem_rtl_0_bypass[48] & ( (!\Equal23~7_combout  & dmem_rtl_0_bypass[47]) ) ) ) # ( 
// !\Equal23~6_combout  & ( !dmem_rtl_0_bypass[48] & ( dmem_rtl_0_bypass[47] ) ) )

	.dataa(!\Equal23~7_combout ),
	.datab(!\dmem~41_combout ),
	.datac(!\rd_val_MEM_w[9]~7_combout ),
	.datad(!dmem_rtl_0_bypass[47]),
	.datae(!\Equal23~6_combout ),
	.dataf(!dmem_rtl_0_bypass[48]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[9]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[9]~8 .extended_lut = "off";
defparam \rd_val_MEM_w[9]~8 .lut_mask = 64'h00FF00AA0C3F082A;
defparam \rd_val_MEM_w[9]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N32
dffeas \regval_MEM[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[9]~8_combout ),
	.asdata(aluout_EX[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[9]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[9] .is_wysiwyg = "true";
defparam \regval_MEM[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y5_N15
cyclonev_lcell_comb \regs[10][9]~feeder (
// Equation(s):
// \regs[10][9]~feeder_combout  = ( regval_MEM[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][9]~feeder .extended_lut = "off";
defparam \regs[10][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N16
dffeas \regs[10][9] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][9] .is_wysiwyg = "true";
defparam \regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N30
cyclonev_lcell_comb \regval1_ID~102 (
// Equation(s):
// \regval1_ID~102_combout  = ( \regs[14][9]~q  & ( \regs[6][9]~q  & ( ((!inst_FE[7] & ((\regs[2][9]~q ))) # (inst_FE[7] & (\regs[10][9]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][9]~q  & ( \regs[6][9]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[2][9]~q ))) # (inst_FE[7] & (\regs[10][9]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[14][9]~q  & ( !\regs[6][9]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[2][9]~q ))) # (inst_FE[7] & 
// (\regs[10][9]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[14][9]~q  & ( !\regs[6][9]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[2][9]~q ))) # (inst_FE[7] & (\regs[10][9]~q )))) ) ) )

	.dataa(!\regs[10][9]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[2][9]~q ),
	.datae(!\regs[14][9]~q ),
	.dataf(!\regs[6][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~102 .extended_lut = "off";
defparam \regval1_ID~102 .lut_mask = 64'h04C407C734F437F7;
defparam \regval1_ID~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y6_N17
dffeas \regs[9][9]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N42
cyclonev_lcell_comb \regval1_ID~101 (
// Equation(s):
// \regval1_ID~101_combout  = ( \regs[5][9]~q  & ( \regs[9][9]~DUPLICATE_q  & ( (!inst_FE[7] & (((\regs[1][9]~q ) # (inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][9]~q ))) ) ) ) # ( !\regs[5][9]~q  & ( \regs[9][9]~DUPLICATE_q  & ( (!inst_FE[7] 
// & (((!inst_FE[6] & \regs[1][9]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][9]~q ))) ) ) ) # ( \regs[5][9]~q  & ( !\regs[9][9]~DUPLICATE_q  & ( (!inst_FE[7] & (((\regs[1][9]~q ) # (inst_FE[6])))) # (inst_FE[7] & (\regs[13][9]~q  & (inst_FE[6]))) ) 
// ) ) # ( !\regs[5][9]~q  & ( !\regs[9][9]~DUPLICATE_q  & ( (!inst_FE[7] & (((!inst_FE[6] & \regs[1][9]~q )))) # (inst_FE[7] & (\regs[13][9]~q  & (inst_FE[6]))) ) ) )

	.dataa(!\regs[13][9]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[1][9]~q ),
	.datae(!\regs[5][9]~q ),
	.dataf(!\regs[9][9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~101 .extended_lut = "off";
defparam \regval1_ID~101 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y10_N4
dffeas \regs[12][9]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][9]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[12][9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N42
cyclonev_lcell_comb \regval1_ID~100 (
// Equation(s):
// \regval1_ID~100_combout  = ( \regs[4][9]~q  & ( \regs[0][9]~q  & ( (!inst_FE[7]) # ((!\inst_FE[6]~DUPLICATE_q  & (\regs[8][9]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[12][9]~DUPLICATE_q )))) ) ) ) # ( !\regs[4][9]~q  & ( \regs[0][9]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7]) # ((\regs[8][9]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (inst_FE[7] & ((\regs[12][9]~DUPLICATE_q )))) ) ) ) # ( \regs[4][9]~q  & ( !\regs[0][9]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (inst_FE[7] & (\regs[8][9]~q ))) # 
// (\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7]) # ((\regs[12][9]~DUPLICATE_q )))) ) ) ) # ( !\regs[4][9]~q  & ( !\regs[0][9]~q  & ( (inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[8][9]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[12][9]~DUPLICATE_q ))))) ) ) 
// )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[8][9]~q ),
	.datad(!\regs[12][9]~DUPLICATE_q ),
	.datae(!\regs[4][9]~q ),
	.dataf(!\regs[0][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~100 .extended_lut = "off";
defparam \regval1_ID~100 .lut_mask = 64'h021346578A9BCEDF;
defparam \regval1_ID~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N6
cyclonev_lcell_comb \regval1_ID~103 (
// Equation(s):
// \regval1_ID~103_combout  = ( \regs[15][9]~q  & ( \inst_FE[6]~DUPLICATE_q  & ( (\regs[7][9]~q ) # (inst_FE[7]) ) ) ) # ( !\regs[15][9]~q  & ( \inst_FE[6]~DUPLICATE_q  & ( (!inst_FE[7] & \regs[7][9]~q ) ) ) ) # ( \regs[15][9]~q  & ( !\inst_FE[6]~DUPLICATE_q 
//  & ( (!inst_FE[7] & (\regs[3][9]~q )) # (inst_FE[7] & ((\regs[11][9]~q ))) ) ) ) # ( !\regs[15][9]~q  & ( !\inst_FE[6]~DUPLICATE_q  & ( (!inst_FE[7] & (\regs[3][9]~q )) # (inst_FE[7] & ((\regs[11][9]~q ))) ) ) )

	.dataa(!\regs[3][9]~q ),
	.datab(!\regs[11][9]~q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[7][9]~q ),
	.datae(!\regs[15][9]~q ),
	.dataf(!\inst_FE[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~103 .extended_lut = "off";
defparam \regval1_ID~103 .lut_mask = 64'h5353535300F00FFF;
defparam \regval1_ID~103 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N42
cyclonev_lcell_comb \regval1_ID~104 (
// Equation(s):
// \regval1_ID~104_combout  = ( \regval1_ID~100_combout  & ( \regval1_ID~103_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regval1_ID~102_combout )))) # (inst_FE[4] & (((\regval1_ID~101_combout )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID~100_combout  & ( \regval1_ID~103_combout  & ( (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~102_combout ))) # (inst_FE[4] & (((\regval1_ID~101_combout )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID~100_combout  & ( 
// !\regval1_ID~103_combout  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regval1_ID~102_combout )))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~101_combout )))) ) ) ) # ( !\regval1_ID~100_combout  & ( !\regval1_ID~103_combout  & ( 
// (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~102_combout ))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~101_combout )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~102_combout ),
	.datad(!\regval1_ID~101_combout ),
	.datae(!\regval1_ID~100_combout ),
	.dataf(!\regval1_ID~103_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~104 .extended_lut = "off";
defparam \regval1_ID~104 .lut_mask = 64'h02468ACE13579BDF;
defparam \regval1_ID~104 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y10_N43
dffeas \regval1_ID[9]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~104_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y11_N32
dffeas \PC_ID[9]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_ID[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[9]~33 (
// Equation(s):
// \aluout_EX_r[9]~33_combout  = ( \aluout_EX_r[3]~1_combout  & ( \PC_ID[9]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & (!\regval1_ID[9]~DUPLICATE_q  $ (!immval_ID[9]))) ) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( \PC_ID[9]~DUPLICATE_q  & ( 
// (!\aluout_EX_r[3]~0_combout ) # ((immval_ID[9]) # (\regval1_ID[9]~DUPLICATE_q )) ) ) ) # ( \aluout_EX_r[3]~1_combout  & ( !\PC_ID[9]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & (!\regval1_ID[9]~DUPLICATE_q  $ (!immval_ID[9]))) ) ) ) # ( 
// !\aluout_EX_r[3]~1_combout  & ( !\PC_ID[9]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & ((immval_ID[9]) # (\regval1_ID[9]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~0_combout ),
	.datab(!\regval1_ID[9]~DUPLICATE_q ),
	.datac(!immval_ID[9]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~1_combout ),
	.dataf(!\PC_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~33 .extended_lut = "off";
defparam \aluout_EX_r[9]~33 .lut_mask = 64'h15151414BFBF1414;
defparam \aluout_EX_r[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N0
cyclonev_lcell_comb \aluout_EX_r[9]~34 (
// Equation(s):
// \aluout_EX_r[9]~34_combout  = ( \ShiftRight0~13_combout  & ( \ShiftRight0~11_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout ))) ) ) ) # ( !\ShiftRight0~13_combout  & ( 
// \ShiftRight0~11_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout )))) ) ) ) # ( \ShiftRight0~13_combout  & ( !\ShiftRight0~11_combout  & ( 
// (!regval2_ID[2] & (((regval2_ID[3])))) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout )))) ) ) ) # ( !\ShiftRight0~13_combout  & ( !\ShiftRight0~11_combout  & ( (regval2_ID[2] & 
// ((!regval2_ID[3] & ((\ShiftRight0~12_combout ))) # (regval2_ID[3] & (\ShiftRight0~6_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftRight0~6_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~12_combout ),
	.datae(!\ShiftRight0~13_combout ),
	.dataf(!\ShiftRight0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~34 .extended_lut = "off";
defparam \aluout_EX_r[9]~34 .lut_mask = 64'h01510B5BA1F1ABFB;
defparam \aluout_EX_r[9]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[9]~35 (
// Equation(s):
// \aluout_EX_r[9]~35_combout  = ( \aluout_EX_r[9]~34_combout  & ( op2_ID[0] & ( (!regval2_ID[4] & !\ShiftRight0~5_combout ) ) ) ) # ( \aluout_EX_r[9]~34_combout  & ( !op2_ID[0] & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((\ShiftRight0~29_combout 
// )))) # (\ShiftRight0~5_combout  & (((regval1_ID[31])))) ) ) ) # ( !\aluout_EX_r[9]~34_combout  & ( !op2_ID[0] & ( (!\ShiftRight0~5_combout  & (regval2_ID[4] & ((\ShiftRight0~29_combout )))) # (\ShiftRight0~5_combout  & (((regval1_ID[31])))) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!\ShiftRight0~29_combout ),
	.datae(!\aluout_EX_r[9]~34_combout ),
	.dataf(!op2_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~35 .extended_lut = "off";
defparam \aluout_EX_r[9]~35 .lut_mask = 64'h0353A3F30000A0A0;
defparam \aluout_EX_r[9]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N27
cyclonev_lcell_comb \aluout_EX_r[9]~194 (
// Equation(s):
// \aluout_EX_r[9]~194_combout  = ( regval2_ID[9] & ( regval1_ID[9] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[2])))) ) ) ) # ( !regval2_ID[9] & ( regval1_ID[9] & ( (\aluout_EX_r[3]~10_combout  & 
// ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( regval2_ID[9] & ( !regval1_ID[9] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !regval2_ID[9] & ( !regval1_ID[9] & ( 
// (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(!\aluout_EX_r[3]~9_combout ),
	.datae(!regval2_ID[9]),
	.dataf(!regval1_ID[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~194 .extended_lut = "off";
defparam \aluout_EX_r[9]~194 .lut_mask = 64'h00BB551155115514;
defparam \aluout_EX_r[9]~194 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N54
cyclonev_lcell_comb \aluout_EX_r[9]~36 (
// Equation(s):
// \aluout_EX_r[9]~36_combout  = ( \aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( (!op2_ID[2] & ((!\aluout_EX_r[9]~194_combout  & ((\Add1~17_sumout ))) # (\aluout_EX_r[9]~194_combout  & (\Add2~17_sumout )))) # (op2_ID[2] & 
// (((\aluout_EX_r[9]~194_combout )))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[9]~194_combout  ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[9]~194_combout  ) ) ) # ( 
// !\aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[9]~194_combout  ) ) )

	.dataa(!\Add2~17_sumout ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[9]~194_combout ),
	.datad(!\Add1~17_sumout ),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~36 .extended_lut = "off";
defparam \aluout_EX_r[9]~36 .lut_mask = 64'h0F0F0F0F0F0F07C7;
defparam \aluout_EX_r[9]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[9]~37 (
// Equation(s):
// \aluout_EX_r[9]~37_combout  = ( !\aluout_EX_r[3]~7_combout  & ( \aluout_EX_r[3]~8_combout  & ( !regval1_ID[9] $ (regval2_ID[9]) ) ) ) # ( \aluout_EX_r[3]~7_combout  & ( !\aluout_EX_r[3]~8_combout  & ( !regval1_ID[9] $ (!regval2_ID[9]) ) ) ) # ( 
// !\aluout_EX_r[3]~7_combout  & ( !\aluout_EX_r[3]~8_combout  & ( \aluout_EX_r[9]~36_combout  ) ) )

	.dataa(!\aluout_EX_r[9]~36_combout ),
	.datab(!regval1_ID[9]),
	.datac(!regval2_ID[9]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~7_combout ),
	.dataf(!\aluout_EX_r[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~37 .extended_lut = "off";
defparam \aluout_EX_r[9]~37 .lut_mask = 64'h55553C3CC3C30000;
defparam \aluout_EX_r[9]~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[9]~38 (
// Equation(s):
// \aluout_EX_r[9]~38_combout  = ( !\aluout_EX_r[3]~4_combout  & ( \aluout_EX_r[3]~3_combout  & ( \ShiftLeft0~13_combout  ) ) ) # ( \aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[9]~35_combout  ) ) ) # ( 
// !\aluout_EX_r[3]~4_combout  & ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[9]~37_combout  ) ) )

	.dataa(!\aluout_EX_r[9]~35_combout ),
	.datab(!\ShiftLeft0~13_combout ),
	.datac(!\aluout_EX_r[9]~37_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~4_combout ),
	.dataf(!\aluout_EX_r[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~38 .extended_lut = "off";
defparam \aluout_EX_r[9]~38 .lut_mask = 64'h0F0F555533330000;
defparam \aluout_EX_r[9]~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[9]~337 (
// Equation(s):
// \aluout_EX_r[9]~337_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[9]~38_combout )))) # (\aluout_EX_r[3]~14_combout  & (\Add3~17_sumout )) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & 
// ((((\aluout_EX_r[9]~33_combout ))))) # (\aluout_EX_r[3]~14_combout  & (((\regval1_ID[9]~DUPLICATE_q  & (immval_ID[9]))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\Add3~17_sumout ),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!immval_ID[9]),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[9]~33_combout ),
	.datag(!\aluout_EX_r[9]~38_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[9]~337_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[9]~337 .extended_lut = "on";
defparam \aluout_EX_r[9]~337 .lut_mask = 64'h1B1B00051B1BAAAF;
defparam \aluout_EX_r[9]~337 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y11_N52
dffeas \aluout_EX[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~337_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[9]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[9] .is_wysiwyg = "true";
defparam \aluout_EX[9] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y7_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000140A0A01D0C502204040022400000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N8
dffeas \dmem~9 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~9_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~9 .is_wysiwyg = "true";
defparam \dmem~9 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a40 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[8]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_first_bit_number = 8;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a40 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N6
cyclonev_lcell_comb \rd_val_MEM_w[8]~27 (
// Equation(s):
// \rd_val_MEM_w[8]~27_combout  = ( \dmem~9_q  & ( \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ) ) ) ) # ( !\dmem~9_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( \dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~9_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~9_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a40~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~27 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~27 .lut_mask = 64'h1010DCDC1313DFDF;
defparam \rd_val_MEM_w[8]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y7_N13
dffeas \dmem_rtl_0_bypass[45] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[45]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[45] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[45] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N24
cyclonev_lcell_comb \dmem_rtl_0_bypass[46]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[46]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[46]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N25
dffeas \dmem_rtl_0_bypass[46] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[46]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[46]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[46] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[46] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N54
cyclonev_lcell_comb \rd_val_MEM_w[8]~28 (
// Equation(s):
// \rd_val_MEM_w[8]~28_combout  = ( dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( (!\Equal23~6_combout  & (((\dmem~41_combout )) # (\rd_val_MEM_w[8]~27_combout ))) # (\Equal23~6_combout  & (!\Equal23~7_combout  & ((\dmem~41_combout ) # 
// (\rd_val_MEM_w[8]~27_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[45] & ( dmem_rtl_0_bypass[46] & ( (\rd_val_MEM_w[8]~27_combout  & (!\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( dmem_rtl_0_bypass[45] & ( 
// !dmem_rtl_0_bypass[46] & ( (!\Equal23~6_combout ) # (!\Equal23~7_combout ) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!\rd_val_MEM_w[8]~27_combout ),
	.datac(!\Equal23~7_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!dmem_rtl_0_bypass[45]),
	.dataf(!dmem_rtl_0_bypass[46]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[8]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[8]~28 .extended_lut = "off";
defparam \rd_val_MEM_w[8]~28 .lut_mask = 64'h0000FAFA320032FA;
defparam \rd_val_MEM_w[8]~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N55
dffeas \regval_MEM[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[8]~28_combout ),
	.asdata(aluout_EX[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[8] .is_wysiwyg = "true";
defparam \regval_MEM[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N14
dffeas \regs[1][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][8] .is_wysiwyg = "true";
defparam \regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N15
cyclonev_lcell_comb \regval1_ID~95 (
// Equation(s):
// \regval1_ID~95_combout  = ( \regs[2][8]~q  & ( \regs[3][8]~q  & ( ((!inst_FE[4] & ((\regs[0][8]~q ))) # (inst_FE[4] & (\regs[1][8]~q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[2][8]~q  & ( \regs[3][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & ((\regs[0][8]~q ))) # (inst_FE[4] & (\regs[1][8]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( \regs[2][8]~q  & ( !\regs[3][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[0][8]~q ))) # (inst_FE[4] & 
// (\regs[1][8]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( !\regs[2][8]~q  & ( !\regs[3][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[0][8]~q ))) # (inst_FE[4] & (\regs[1][8]~q )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regs[1][8]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][8]~q ),
	.datae(!\regs[2][8]~q ),
	.dataf(!\regs[3][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~95 .extended_lut = "off";
defparam \regval1_ID~95 .lut_mask = 64'h02A252F207A757F7;
defparam \regval1_ID~95 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N12
cyclonev_lcell_comb \regval1_ID~96 (
// Equation(s):
// \regval1_ID~96_combout  = ( \regs[5][8]~q  & ( \regs[7][8]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][8]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][8]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[5][8]~q  & ( \regs[7][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  
// & (((!inst_FE[4] & \regs[4][8]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[6][8]~q ))) ) ) ) # ( \regs[5][8]~q  & ( !\regs[7][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[4][8]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & 
// (\regs[6][8]~q  & (!inst_FE[4]))) ) ) ) # ( !\regs[5][8]~q  & ( !\regs[7][8]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[4][8]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[6][8]~q )))) ) ) )

	.dataa(!\regs[6][8]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[4][8]~q ),
	.datae(!\regs[5][8]~q ),
	.dataf(!\regs[7][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~96 .extended_lut = "off";
defparam \regval1_ID~96 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regval1_ID~96 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y4_N11
dffeas \regs[8][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][8] .is_wysiwyg = "true";
defparam \regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y10_N34
dffeas \regs[9][8] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][8] .is_wysiwyg = "true";
defparam \regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N48
cyclonev_lcell_comb \regval1_ID~97 (
// Equation(s):
// \regval1_ID~97_combout  = ( \regs[11][8]~q  & ( \regs[9][8]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][8]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][8]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[11][8]~q  & ( \regs[9][8]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[8][8]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][8]~q  & (!inst_FE[4]))) ) ) ) # ( \regs[11][8]~q  & ( !\regs[9][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[8][8]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[10][8]~q ))) ) ) ) # ( !\regs[11][8]~q  & ( !\regs[9][8]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][8]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][8]~q )))) ) ) )

	.dataa(!\regs[10][8]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[8][8]~q ),
	.datae(!\regs[11][8]~q ),
	.dataf(!\regs[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~97 .extended_lut = "off";
defparam \regval1_ID~97 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N24
cyclonev_lcell_comb \regval1_ID~98 (
// Equation(s):
// \regval1_ID~98_combout  = ( \regs[15][8]~q  & ( \regs[14][8]~q  & ( ((!inst_FE[4] & ((\regs[12][8]~q ))) # (inst_FE[4] & (\regs[13][8]~q ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][8]~q  & ( \regs[14][8]~q  & ( (!inst_FE[4] & (((\regs[12][8]~q 
// )) # (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[13][8]~q ))) ) ) ) # ( \regs[15][8]~q  & ( !\regs[14][8]~q  & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][8]~q )))) # (inst_FE[4] & (((\regs[13][8]~q )) # 
// (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\regs[15][8]~q  & ( !\regs[14][8]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regs[12][8]~q ))) # (inst_FE[4] & (\regs[13][8]~q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[13][8]~q ),
	.datad(!\regs[12][8]~q ),
	.datae(!\regs[15][8]~q ),
	.dataf(!\regs[14][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~98 .extended_lut = "off";
defparam \regval1_ID~98 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval1_ID~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N3
cyclonev_lcell_comb \regval1_ID~99 (
// Equation(s):
// \regval1_ID~99_combout  = ( \inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~98_combout  & ( (\regval1_ID~96_combout ) # (inst_FE[7]) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~98_combout  & ( (!inst_FE[7] & (\regval1_ID~95_combout )) # (inst_FE[7] & 
// ((\regval1_ID~97_combout ))) ) ) ) # ( \inst_FE[6]~DUPLICATE_q  & ( !\regval1_ID~98_combout  & ( (!inst_FE[7] & \regval1_ID~96_combout ) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( !\regval1_ID~98_combout  & ( (!inst_FE[7] & (\regval1_ID~95_combout )) # 
// (inst_FE[7] & ((\regval1_ID~97_combout ))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regval1_ID~95_combout ),
	.datac(!\regval1_ID~96_combout ),
	.datad(!\regval1_ID~97_combout ),
	.datae(!\inst_FE[6]~DUPLICATE_q ),
	.dataf(!\regval1_ID~98_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~99 .extended_lut = "off";
defparam \regval1_ID~99 .lut_mask = 64'h22770A0A22775F5F;
defparam \regval1_ID~99 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y12_N4
dffeas \regval1_ID[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~99_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[8]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[8] .is_wysiwyg = "true";
defparam \regval1_ID[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N6
cyclonev_lcell_comb \aluout_EX_r[8]~39 (
// Equation(s):
// \aluout_EX_r[8]~39_combout  = ( immval_ID[8] & ( \aluout_EX_r[3]~1_combout  & ( (!regval1_ID[8] & \aluout_EX_r[3]~0_combout ) ) ) ) # ( !immval_ID[8] & ( \aluout_EX_r[3]~1_combout  & ( (regval1_ID[8] & \aluout_EX_r[3]~0_combout ) ) ) ) # ( immval_ID[8] & 
// ( !\aluout_EX_r[3]~1_combout  & ( (\PC_ID[8]~DUPLICATE_q ) # (\aluout_EX_r[3]~0_combout ) ) ) ) # ( !immval_ID[8] & ( !\aluout_EX_r[3]~1_combout  & ( (!\aluout_EX_r[3]~0_combout  & ((\PC_ID[8]~DUPLICATE_q ))) # (\aluout_EX_r[3]~0_combout  & 
// (regval1_ID[8])) ) ) )

	.dataa(!regval1_ID[8]),
	.datab(!\aluout_EX_r[3]~0_combout ),
	.datac(!\PC_ID[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!immval_ID[8]),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~39 .extended_lut = "off";
defparam \aluout_EX_r[8]~39 .lut_mask = 64'h1D1D3F3F11112222;
defparam \aluout_EX_r[8]~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N24
cyclonev_lcell_comb \aluout_EX_r[8]~195 (
// Equation(s):
// \aluout_EX_r[8]~195_combout  = ( regval1_ID[8] & ( \regval2_ID[8]~DUPLICATE_q  & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[2])))) ) ) ) # ( !regval1_ID[8] & ( \regval2_ID[8]~DUPLICATE_q  & ( 
// (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[8] & ( !\regval2_ID[8]~DUPLICATE_q  & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( 
// !regval1_ID[8] & ( !\regval2_ID[8]~DUPLICATE_q  & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!op2_ID[2]),
	.datae(!regval1_ID[8]),
	.dataf(!\regval2_ID[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~195 .extended_lut = "off";
defparam \aluout_EX_r[8]~195 .lut_mask = 64'h0B0B515151515154;
defparam \aluout_EX_r[8]~195 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N36
cyclonev_lcell_comb \aluout_EX_r[8]~42 (
// Equation(s):
// \aluout_EX_r[8]~42_combout  = ( \aluout_EX_r[3]~10_combout  & ( \Add2~21_sumout  & ( ((\aluout_EX_r[3]~9_combout  & (!op2_ID[2] & \Add1~21_sumout ))) # (\aluout_EX_r[8]~195_combout ) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \Add2~21_sumout  & ( 
// \aluout_EX_r[8]~195_combout  ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\Add2~21_sumout  & ( (!\aluout_EX_r[3]~9_combout  & (((\aluout_EX_r[8]~195_combout )))) # (\aluout_EX_r[3]~9_combout  & ((!op2_ID[2] & (!\aluout_EX_r[8]~195_combout  & \Add1~21_sumout 
// )) # (op2_ID[2] & (\aluout_EX_r[8]~195_combout )))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( !\Add2~21_sumout  & ( \aluout_EX_r[8]~195_combout  ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[8]~195_combout ),
	.datad(!\Add1~21_sumout ),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\Add2~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~42 .extended_lut = "off";
defparam \aluout_EX_r[8]~42 .lut_mask = 64'h0F0F0B4B0F0F0F4F;
defparam \aluout_EX_r[8]~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N15
cyclonev_lcell_comb \aluout_EX_r[8]~43 (
// Equation(s):
// \aluout_EX_r[8]~43_combout  = ( \aluout_EX_r[3]~8_combout  & ( (!\aluout_EX_r[3]~7_combout  & (!regval1_ID[8] $ (\regval2_ID[8]~DUPLICATE_q ))) ) ) # ( !\aluout_EX_r[3]~8_combout  & ( (!\aluout_EX_r[3]~7_combout  & (((\aluout_EX_r[8]~42_combout )))) # 
// (\aluout_EX_r[3]~7_combout  & (!regval1_ID[8] $ ((!\regval2_ID[8]~DUPLICATE_q )))) ) )

	.dataa(!regval1_ID[8]),
	.datab(!\aluout_EX_r[3]~7_combout ),
	.datac(!\regval2_ID[8]~DUPLICATE_q ),
	.datad(!\aluout_EX_r[8]~42_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~43 .extended_lut = "off";
defparam \aluout_EX_r[8]~43 .lut_mask = 64'h12DE12DE84848484;
defparam \aluout_EX_r[8]~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N45
cyclonev_lcell_comb \aluout_EX_r[8]~40 (
// Equation(s):
// \aluout_EX_r[8]~40_combout  = ( \ShiftRight0~35_combout  & ( \ShiftRight0~33_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~34_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout ))) ) ) ) # ( !\ShiftRight0~35_combout  & ( 
// \ShiftRight0~33_combout  & ( (!regval2_ID[2] & (!regval2_ID[3])) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~34_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout )))) ) ) ) # ( \ShiftRight0~35_combout  & ( !\ShiftRight0~33_combout  & ( 
// (!regval2_ID[2] & (regval2_ID[3])) # (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~34_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout )))) ) ) ) # ( !\ShiftRight0~35_combout  & ( !\ShiftRight0~33_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] 
// & ((\ShiftRight0~34_combout ))) # (regval2_ID[3] & (\ShiftRight0~36_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~36_combout ),
	.datad(!\ShiftRight0~34_combout ),
	.datae(!\ShiftRight0~35_combout ),
	.dataf(!\ShiftRight0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~40 .extended_lut = "off";
defparam \aluout_EX_r[8]~40 .lut_mask = 64'h0145236789CDABEF;
defparam \aluout_EX_r[8]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N51
cyclonev_lcell_comb \aluout_EX_r[8]~41 (
// Equation(s):
// \aluout_EX_r[8]~41_combout  = ( \ShiftRight0~32_combout  & ( \aluout_EX_r[8]~40_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!\op2_ID[0]~DUPLICATE_q )))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & ((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) 
// # ( !\ShiftRight0~32_combout  & ( \aluout_EX_r[8]~40_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & ((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~32_combout  & ( 
// !\aluout_EX_r[8]~40_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~32_combout  & ( !\aluout_EX_r[8]~40_combout  & ( (regval1_ID[31] & 
// (\ShiftRight0~5_combout  & !\op2_ID[0]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~32_combout ),
	.dataf(!\aluout_EX_r[8]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~41 .extended_lut = "off";
defparam \aluout_EX_r[8]~41 .lut_mask = 64'h11001D00D1C0DDC0;
defparam \aluout_EX_r[8]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[8]~44 (
// Equation(s):
// \aluout_EX_r[8]~44_combout  = ( \aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[8]~41_combout  & ( (\ShiftLeft0~17_combout  & !\aluout_EX_r[3]~4_combout ) ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[8]~41_combout  & ( (\aluout_EX_r[3]~4_combout ) # 
// (\aluout_EX_r[8]~43_combout ) ) ) ) # ( \aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[8]~41_combout  & ( (\ShiftLeft0~17_combout  & !\aluout_EX_r[3]~4_combout ) ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[8]~41_combout  & ( 
// (\aluout_EX_r[8]~43_combout  & !\aluout_EX_r[3]~4_combout ) ) ) )

	.dataa(!\aluout_EX_r[8]~43_combout ),
	.datab(!\ShiftLeft0~17_combout ),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[8]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~44 .extended_lut = "off";
defparam \aluout_EX_r[8]~44 .lut_mask = 64'h505030305F5F3030;
defparam \aluout_EX_r[8]~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N30
cyclonev_lcell_comb \aluout_EX_r[8]~333 (
// Equation(s):
// \aluout_EX_r[8]~333_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[8]~44_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~21_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & ((((\aluout_EX_r[8]~39_combout ))))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[8] & (regval1_ID[8]))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!immval_ID[8]),
	.datac(!regval1_ID[8]),
	.datad(!\aluout_EX_r[8]~39_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\Add3~21_sumout ),
	.datag(!\aluout_EX_r[8]~44_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[8]~333_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[8]~333 .extended_lut = "on";
defparam \aluout_EX_r[8]~333 .lut_mask = 64'h0A0A01AB5F5F01AB;
defparam \aluout_EX_r[8]~333 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N46
dffeas \aluout_EX[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[8]~333_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[8]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[8] .is_wysiwyg = "true";
defparam \aluout_EX[8] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014000001518482000241808400000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N23
dffeas \dmem~13 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~13 .is_wysiwyg = "true";
defparam \dmem~13 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a44 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[12]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_first_bit_number = 12;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a44 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N21
cyclonev_lcell_comb \rd_val_MEM_w[12]~53 (
// Equation(s):
// \rd_val_MEM_w[12]~53_combout  = ( \dmem~13_q  & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~13_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) ) ) # ( !\dmem~13_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout  & ( (\dmem~0_q  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a12~portbdataout )) ) ) )

	.dataa(!\dmem~0_q ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~13_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a44~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~53 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~53 .lut_mask = 64'h0404AEAE1515BFBF;
defparam \rd_val_MEM_w[12]~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N48
cyclonev_lcell_comb \rd_val_MEM_w[12]~54 (
// Equation(s):
// \rd_val_MEM_w[12]~54_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[12]~53_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[54] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[53]))) ) ) ) # ( !\Equal23~7_combout  & ( \rd_val_MEM_w[12]~53_combout 
//  & ( ((dmem_rtl_0_bypass[54] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[53]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[12]~53_combout  & ( (dmem_rtl_0_bypass[53] & (!\Equal23~6_combout  & ((!dmem_rtl_0_bypass[54]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[12]~53_combout  & ( (dmem_rtl_0_bypass[53] & ((!dmem_rtl_0_bypass[54]) # (\dmem~41_combout ))) ) ) )

	.dataa(!dmem_rtl_0_bypass[53]),
	.datab(!dmem_rtl_0_bypass[54]),
	.datac(!\Equal23~6_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[12]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[12]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[12]~54 .extended_lut = "off";
defparam \rd_val_MEM_w[12]~54 .lut_mask = 64'h4455405077557050;
defparam \rd_val_MEM_w[12]~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N49
dffeas \regval_MEM[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[12]~54_combout ),
	.asdata(aluout_EX[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[12] .is_wysiwyg = "true";
defparam \regval_MEM[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y5_N13
dffeas \regs[14][12] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][12] .is_wysiwyg = "true";
defparam \regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y7_N42
cyclonev_lcell_comb \regval1_ID~118 (
// Equation(s):
// \regval1_ID~118_combout  = ( \regs[15][12]~q  & ( \regs[13][12]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][12]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][12]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[15][12]~q  & ( \regs[13][12]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[12][12]~q )) # (inst_FE[4]))) # (\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & (\regs[14][12]~q ))) ) ) ) # ( \regs[15][12]~q  & ( !\regs[13][12]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (!inst_FE[4] & ((\regs[12][12]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((\regs[14][12]~q )) # (inst_FE[4]))) ) ) ) # ( !\regs[15][12]~q  & ( !\regs[13][12]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][12]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][12]~q )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!inst_FE[4]),
	.datac(!\regs[14][12]~q ),
	.datad(!\regs[12][12]~q ),
	.datae(!\regs[15][12]~q ),
	.dataf(!\regs[13][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~118 .extended_lut = "off";
defparam \regval1_ID~118 .lut_mask = 64'h048C159D26AE37BF;
defparam \regval1_ID~118 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N24
cyclonev_lcell_comb \regval1_ID~117 (
// Equation(s):
// \regval1_ID~117_combout  = ( \regs[11][12]~q  & ( \regs[8][12]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[10][12]~q )))) # (inst_FE[4] & (((\regs[9][12]~q )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][12]~q  & ( \regs[8][12]~q  
// & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q ) # ((\regs[10][12]~q )))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[9][12]~q ))) ) ) ) # ( \regs[11][12]~q  & ( !\regs[8][12]~q  & ( (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][12]~q )))) 
// # (inst_FE[4] & (((\regs[9][12]~q )) # (\inst_FE[5]~DUPLICATE_q ))) ) ) ) # ( !\regs[11][12]~q  & ( !\regs[8][12]~q  & ( (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][12]~q )))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (\regs[9][12]~q ))) ) ) 
// )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[9][12]~q ),
	.datad(!\regs[10][12]~q ),
	.datae(!\regs[11][12]~q ),
	.dataf(!\regs[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~117_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~117 .extended_lut = "off";
defparam \regval1_ID~117 .lut_mask = 64'h042615378CAE9DBF;
defparam \regval1_ID~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y4_N42
cyclonev_lcell_comb \regval1_ID~116 (
// Equation(s):
// \regval1_ID~116_combout  = ( \regs[5][12]~q  & ( \regs[7][12]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][12]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][12]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[5][12]~q  & ( \regs[7][12]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][12]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][12]~q ))))) # (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( \regs[5][12]~q  & ( !\regs[7][12]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// (\regs[4][12]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][12]~q ))))) # (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q )) ) ) ) # ( !\regs[5][12]~q  & ( !\regs[7][12]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][12]~q )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][12]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[4][12]~q ),
	.datad(!\regs[6][12]~q ),
	.datae(!\regs[5][12]~q ),
	.dataf(!\regs[7][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~116 .extended_lut = "off";
defparam \regval1_ID~116 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \regval1_ID~116 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N49
dffeas \regs[2][12]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[12]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][12]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[2][12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N48
cyclonev_lcell_comb \regval1_ID~115 (
// Equation(s):
// \regval1_ID~115_combout  = ( \regs[1][12]~q  & ( inst_FE[4] & ( (!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][12]~q ) ) ) ) # ( !\regs[1][12]~q  & ( inst_FE[4] & ( (\regs[3][12]~q  & \inst_FE[5]~DUPLICATE_q ) ) ) ) # ( \regs[1][12]~q  & ( !inst_FE[4] & ( 
// (!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][12]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[2][12]~DUPLICATE_q )) ) ) ) # ( !\regs[1][12]~q  & ( !inst_FE[4] & ( (!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][12]~q ))) # (\inst_FE[5]~DUPLICATE_q  & 
// (\regs[2][12]~DUPLICATE_q )) ) ) )

	.dataa(!\regs[3][12]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regs[2][12]~DUPLICATE_q ),
	.datad(!\regs[0][12]~q ),
	.datae(!\regs[1][12]~q ),
	.dataf(!inst_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~115 .extended_lut = "off";
defparam \regval1_ID~115 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \regval1_ID~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N36
cyclonev_lcell_comb \regval1_ID~119 (
// Equation(s):
// \regval1_ID~119_combout  = ( \inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~115_combout  & ( (!inst_FE[7] & ((\regval1_ID~116_combout ))) # (inst_FE[7] & (\regval1_ID~118_combout )) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( \regval1_ID~115_combout  & ( 
// (!inst_FE[7]) # (\regval1_ID~117_combout ) ) ) ) # ( \inst_FE[6]~DUPLICATE_q  & ( !\regval1_ID~115_combout  & ( (!inst_FE[7] & ((\regval1_ID~116_combout ))) # (inst_FE[7] & (\regval1_ID~118_combout )) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( 
// !\regval1_ID~115_combout  & ( (inst_FE[7] & \regval1_ID~117_combout ) ) ) )

	.dataa(!\regval1_ID~118_combout ),
	.datab(!inst_FE[7]),
	.datac(!\regval1_ID~117_combout ),
	.datad(!\regval1_ID~116_combout ),
	.datae(!\inst_FE[6]~DUPLICATE_q ),
	.dataf(!\regval1_ID~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~119_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~119 .extended_lut = "off";
defparam \regval1_ID~119 .lut_mask = 64'h030311DDCFCF11DD;
defparam \regval1_ID~119 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y8_N37
dffeas \regval1_ID[12]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~119_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[12]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y13_N33
cyclonev_lcell_comb \aluout_EX_r[12]~171 (
// Equation(s):
// \aluout_EX_r[12]~171_combout  = ( \aluout_EX_r[3]~0_combout  & ( immval_ID[12] & ( (!\aluout_EX_r[3]~1_combout ) # (!\regval1_ID[12]~DUPLICATE_q ) ) ) ) # ( !\aluout_EX_r[3]~0_combout  & ( immval_ID[12] & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[12]) ) ) ) 
// # ( \aluout_EX_r[3]~0_combout  & ( !immval_ID[12] & ( \regval1_ID[12]~DUPLICATE_q  ) ) ) # ( !\aluout_EX_r[3]~0_combout  & ( !immval_ID[12] & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[12]) ) ) )

	.dataa(!\aluout_EX_r[3]~1_combout ),
	.datab(!\regval1_ID[12]~DUPLICATE_q ),
	.datac(!PC_ID[12]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~0_combout ),
	.dataf(!immval_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~171 .extended_lut = "off";
defparam \aluout_EX_r[12]~171 .lut_mask = 64'h0A0A33330A0AEEEE;
defparam \aluout_EX_r[12]~171 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[12]~172 (
// Equation(s):
// \aluout_EX_r[12]~172_combout  = ( regval2_ID[2] & ( regval2_ID[3] & ( \ShiftRight0~31_combout  ) ) ) # ( !regval2_ID[2] & ( regval2_ID[3] & ( \ShiftRight0~36_combout  ) ) ) # ( regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftRight0~35_combout  ) ) ) # ( 
// !regval2_ID[2] & ( !regval2_ID[3] & ( \ShiftRight0~34_combout  ) ) )

	.dataa(!\ShiftRight0~31_combout ),
	.datab(!\ShiftRight0~35_combout ),
	.datac(!\ShiftRight0~34_combout ),
	.datad(!\ShiftRight0~36_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~172 .extended_lut = "off";
defparam \aluout_EX_r[12]~172 .lut_mask = 64'h0F0F333300FF5555;
defparam \aluout_EX_r[12]~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[12]~173 (
// Equation(s):
// \aluout_EX_r[12]~173_combout  = ( \ShiftRight0~47_combout  & ( \aluout_EX_r[12]~172_combout  & ( (!\ShiftRight0~5_combout  & (((!\op2_ID[0]~DUPLICATE_q ) # (!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!\op2_ID[0]~DUPLICATE_q ))) ) ) 
// ) # ( !\ShiftRight0~47_combout  & ( \aluout_EX_r[12]~172_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & (!\op2_ID[0]~DUPLICATE_q ))) ) ) ) # ( \ShiftRight0~47_combout  & ( 
// !\aluout_EX_r[12]~172_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~47_combout  & ( !\aluout_EX_r[12]~172_combout  & ( (regval1_ID[31] & 
// (\ShiftRight0~5_combout  & !\op2_ID[0]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~47_combout ),
	.dataf(!\aluout_EX_r[12]~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~173 .extended_lut = "off";
defparam \aluout_EX_r[12]~173 .lut_mask = 64'h101010D0DC10DCD0;
defparam \aluout_EX_r[12]~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y8_N13
dffeas \regval2_ID[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~134_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[12]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[12] .is_wysiwyg = "true";
defparam \regval2_ID[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N54
cyclonev_lcell_comb \aluout_EX_r[12]~191 (
// Equation(s):
// \aluout_EX_r[12]~191_combout  = ( \regval1_ID[12]~DUPLICATE_q  & ( regval2_ID[12] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!op2_ID[2] $ (!\op2_ID[3]~DUPLICATE_q )))) ) ) ) # ( !\regval1_ID[12]~DUPLICATE_q  & ( regval2_ID[12] & 
// ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[12]~DUPLICATE_q  & ( !regval2_ID[12] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) 
// # ( !\regval1_ID[12]~DUPLICATE_q  & ( !regval2_ID[12] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[3]~10_combout ),
	.datac(!op2_ID[2]),
	.datad(!\op2_ID[3]~DUPLICATE_q ),
	.datae(!\regval1_ID[12]~DUPLICATE_q ),
	.dataf(!regval2_ID[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~191 .extended_lut = "off";
defparam \aluout_EX_r[12]~191 .lut_mask = 64'h4455223322332332;
defparam \aluout_EX_r[12]~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N6
cyclonev_lcell_comb \aluout_EX_r[12]~174 (
// Equation(s):
// \aluout_EX_r[12]~174_combout  = ( \aluout_EX_r[12]~191_combout  & ( \Add1~117_sumout  & ( ((!\aluout_EX_r[3]~10_combout ) # ((!\aluout_EX_r[3]~9_combout ) # (\Add2~117_sumout ))) # (op2_ID[2]) ) ) ) # ( !\aluout_EX_r[12]~191_combout  & ( \Add1~117_sumout  
// & ( (!op2_ID[2] & (\aluout_EX_r[3]~10_combout  & \aluout_EX_r[3]~9_combout )) ) ) ) # ( \aluout_EX_r[12]~191_combout  & ( !\Add1~117_sumout  & ( ((!\aluout_EX_r[3]~10_combout ) # ((!\aluout_EX_r[3]~9_combout ) # (\Add2~117_sumout ))) # (op2_ID[2]) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\aluout_EX_r[3]~10_combout ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\Add2~117_sumout ),
	.datae(!\aluout_EX_r[12]~191_combout ),
	.dataf(!\Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~174 .extended_lut = "off";
defparam \aluout_EX_r[12]~174 .lut_mask = 64'h0000FDFF0202FDFF;
defparam \aluout_EX_r[12]~174 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N33
cyclonev_lcell_comb \aluout_EX_r[12]~175 (
// Equation(s):
// \aluout_EX_r[12]~175_combout  = ( \aluout_EX_r[12]~174_combout  & ( (!\aluout_EX_r[3]~8_combout  & ((!\aluout_EX_r[3]~7_combout ) # (!regval2_ID[12] $ (!\regval1_ID[12]~DUPLICATE_q )))) # (\aluout_EX_r[3]~8_combout  & (!\aluout_EX_r[3]~7_combout  & 
// (!regval2_ID[12] $ (\regval1_ID[12]~DUPLICATE_q )))) ) ) # ( !\aluout_EX_r[12]~174_combout  & ( (!\aluout_EX_r[3]~8_combout  & (\aluout_EX_r[3]~7_combout  & (!regval2_ID[12] $ (!\regval1_ID[12]~DUPLICATE_q )))) # (\aluout_EX_r[3]~8_combout  & 
// (!\aluout_EX_r[3]~7_combout  & (!regval2_ID[12] $ (\regval1_ID[12]~DUPLICATE_q )))) ) )

	.dataa(!\aluout_EX_r[3]~8_combout ),
	.datab(!\aluout_EX_r[3]~7_combout ),
	.datac(!regval2_ID[12]),
	.datad(!\regval1_ID[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[12]~174_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~175 .extended_lut = "off";
defparam \aluout_EX_r[12]~175 .lut_mask = 64'h42244224CAACCAAC;
defparam \aluout_EX_r[12]~175 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[12]~176 (
// Equation(s):
// \aluout_EX_r[12]~176_combout  = ( \aluout_EX_r[3]~4_combout  & ( (!\aluout_EX_r[3]~3_combout  & \aluout_EX_r[12]~173_combout ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( (!\aluout_EX_r[3]~3_combout  & ((\aluout_EX_r[12]~175_combout ))) # 
// (\aluout_EX_r[3]~3_combout  & (\ShiftLeft0~45_combout )) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(!\ShiftLeft0~45_combout ),
	.datac(!\aluout_EX_r[12]~173_combout ),
	.datad(!\aluout_EX_r[12]~175_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~176 .extended_lut = "off";
defparam \aluout_EX_r[12]~176 .lut_mask = 64'h11BB11BB0A0A0A0A;
defparam \aluout_EX_r[12]~176 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y13_N0
cyclonev_lcell_comb \aluout_EX_r[12]~233 (
// Equation(s):
// \aluout_EX_r[12]~233_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[12]~176_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~117_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[12]~171_combout )) # (\aluout_EX_r[3]~14_combout  & (((\regval1_ID[12]~DUPLICATE_q  & ((immval_ID[12])))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\aluout_EX_r[12]~171_combout ),
	.datac(!\regval1_ID[12]~DUPLICATE_q ),
	.datad(!\Add3~117_sumout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!immval_ID[12]),
	.datag(!\aluout_EX_r[12]~176_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[12]~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[12]~233 .extended_lut = "on";
defparam \aluout_EX_r[12]~233 .lut_mask = 64'h0A5F22220A5F2727;
defparam \aluout_EX_r[12]~233 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y13_N35
dffeas \dmem_rtl_0_bypass[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[12]~233_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[22]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[22] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N17
dffeas \dmem_rtl_0_bypass[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[19]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[19] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y10_N16
dffeas \dmem_rtl_0_bypass[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[11]~345_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[20]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[20] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N8
dffeas \dmem_rtl_0_bypass[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[10]~341_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[18]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[18] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N56
dffeas \dmem_rtl_0_bypass[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[21]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[21] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y11_N13
dffeas \dmem_rtl_0_bypass[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[17]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[17] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N54
cyclonev_lcell_comb \dmem~37 (
// Equation(s):
// \dmem~37_combout  = ( dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[17] & ( (dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( dmem_rtl_0_bypass[17] & ( 
// (!dmem_rtl_0_bypass[22] & (dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) ) # ( dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[17] & ( (dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ 
// (dmem_rtl_0_bypass[20])))) ) ) ) # ( !dmem_rtl_0_bypass[21] & ( !dmem_rtl_0_bypass[17] & ( (!dmem_rtl_0_bypass[22] & (!dmem_rtl_0_bypass[18] & (!dmem_rtl_0_bypass[19] $ (dmem_rtl_0_bypass[20])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[22]),
	.datab(!dmem_rtl_0_bypass[19]),
	.datac(!dmem_rtl_0_bypass[20]),
	.datad(!dmem_rtl_0_bypass[18]),
	.datae(!dmem_rtl_0_bypass[21]),
	.dataf(!dmem_rtl_0_bypass[17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~37 .extended_lut = "off";
defparam \dmem~37 .lut_mask = 64'h8200410000820041;
defparam \dmem~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N48
cyclonev_lcell_comb \dmem_rtl_0_bypass[34]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[34]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[34]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y15_N49
dffeas \dmem_rtl_0_bypass[34] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[34]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[34]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[34] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[34] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N21
cyclonev_lcell_comb \rd_val_MEM_w[2]~60 (
// Equation(s):
// \rd_val_MEM_w[2]~60_combout  = ( \dmem~39_combout  & ( \dmem~36_combout  & ( (dmem_rtl_0_bypass[34] & ((!\dmem~37_combout ) # ((!\dmem~40_combout ) # (!\dmem~38_combout )))) ) ) ) # ( !\dmem~39_combout  & ( \dmem~36_combout  & ( dmem_rtl_0_bypass[34] ) ) 
// ) # ( \dmem~39_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[34] ) ) ) # ( !\dmem~39_combout  & ( !\dmem~36_combout  & ( dmem_rtl_0_bypass[34] ) ) )

	.dataa(!\dmem~37_combout ),
	.datab(!\dmem~40_combout ),
	.datac(!\dmem~38_combout ),
	.datad(!dmem_rtl_0_bypass[34]),
	.datae(!\dmem~39_combout ),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~60 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~60 .lut_mask = 64'h00FF00FF00FF00FE;
defparam \rd_val_MEM_w[2]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N18
cyclonev_lcell_comb \regval2_EX[2]~feeder (
// Equation(s):
// \regval2_EX[2]~feeder_combout  = ( regval2_ID[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[2]~feeder .extended_lut = "off";
defparam \regval2_EX[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y12_N20
dffeas \regval2_EX[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[2] .is_wysiwyg = "true";
defparam \regval2_EX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y11_N19
dffeas \dmem_rtl_0_bypass[33] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[33]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[33] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[33] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X22_Y10_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000B2513C83E00741ECC3181C3A0000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N23
dffeas \dmem~3 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~3_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~3 .is_wysiwyg = "true";
defparam \dmem~3 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a34 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[2]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a34 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N21
cyclonev_lcell_comb \rd_val_MEM_w[2]~59 (
// Equation(s):
// \rd_val_MEM_w[2]~59_combout  = ( \dmem~3_q  & ( \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~3_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~3_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) ) ) ) # ( !\dmem~3_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a2~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(gnd),
	.datac(!\dmem~0_q ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datae(!\dmem~3_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~59 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~59 .lut_mask = 64'h000AF0FA050FF5FF;
defparam \rd_val_MEM_w[2]~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N6
cyclonev_lcell_comb \rd_val_MEM_w[2]~61 (
// Equation(s):
// \rd_val_MEM_w[2]~61_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[2]~59_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[33])) # (\rd_val_MEM_w[2]~60_combout ))) # (\Equal23~6_combout  & (((!\KEY[2]~input_o )))) ) ) ) # ( !\Equal23~7_combout 
//  & ( \rd_val_MEM_w[2]~59_combout  & ( (dmem_rtl_0_bypass[33]) # (\rd_val_MEM_w[2]~60_combout ) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[2]~59_combout  & ( (!\Equal23~6_combout  & (!\rd_val_MEM_w[2]~60_combout  & (dmem_rtl_0_bypass[33]))) # 
// (\Equal23~6_combout  & (((!\KEY[2]~input_o )))) ) ) ) # ( !\Equal23~7_combout  & ( !\rd_val_MEM_w[2]~59_combout  & ( (!\rd_val_MEM_w[2]~60_combout  & dmem_rtl_0_bypass[33]) ) ) )

	.dataa(!\rd_val_MEM_w[2]~60_combout ),
	.datab(!dmem_rtl_0_bypass[33]),
	.datac(!\KEY[2]~input_o ),
	.datad(!\Equal23~6_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[2]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[2]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[2]~61 .extended_lut = "off";
defparam \rd_val_MEM_w[2]~61 .lut_mask = 64'h222222F0777777F0;
defparam \rd_val_MEM_w[2]~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N8
dffeas \regval_MEM[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[2]~61_combout ),
	.asdata(aluout_EX[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[2] .is_wysiwyg = "true";
defparam \regval_MEM[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y2_N8
dffeas \regs[14][2] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][2] .is_wysiwyg = "true";
defparam \regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \regval1_ID~18 (
// Equation(s):
// \regval1_ID~18_combout  = ( \regs[15][2]~q  & ( \regs[13][2]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][2]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][2]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[15][2]~q  & ( \regs[13][2]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[12][2]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][2]~q  & (!inst_FE[4]))) ) ) ) # ( \regs[15][2]~q  & ( !\regs[13][2]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[12][2]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[14][2]~q ))) ) ) ) # ( !\regs[15][2]~q  & ( !\regs[13][2]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[12][2]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[14][2]~q )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regs[14][2]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[12][2]~q ),
	.datae(!\regs[15][2]~q ),
	.dataf(!\regs[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~18 .extended_lut = "off";
defparam \regval1_ID~18 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval1_ID~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N18
cyclonev_lcell_comb \regval1_ID~16 (
// Equation(s):
// \regval1_ID~16_combout  = ( \regs[5][2]~q  & ( \regs[6][2]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[4][2]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[7][2]~q ))) ) ) ) # ( !\regs[5][2]~q  & ( \regs[6][2]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[4][2]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])) # (\regs[7][2]~q ))) ) ) ) # ( \regs[5][2]~q  & ( !\regs[6][2]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[4][2]~q ) # (inst_FE[4])))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regs[7][2]~q  & (inst_FE[4]))) ) ) ) # ( !\regs[5][2]~q  & ( !\regs[6][2]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[4][2]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[7][2]~q  & (inst_FE[4]))) ) ) )

	.dataa(!\regs[7][2]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[4][2]~q ),
	.datae(!\regs[5][2]~q ),
	.dataf(!\regs[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~16 .extended_lut = "off";
defparam \regval1_ID~16 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y7_N24
cyclonev_lcell_comb \regval1_ID~17 (
// Equation(s):
// \regval1_ID~17_combout  = ( \regs[11][2]~q  & ( \regs[9][2]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][2]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][2]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[11][2]~q  & ( \regs[9][2]~q  & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (((\regs[8][2]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][2]~q  & (!inst_FE[4]))) ) ) ) # ( \regs[11][2]~q  & ( !\regs[9][2]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4] & \regs[8][2]~q )))) # 
// (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[10][2]~q ))) ) ) ) # ( !\regs[11][2]~q  & ( !\regs[9][2]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[8][2]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[10][2]~q )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regs[10][2]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[8][2]~q ),
	.datae(!\regs[11][2]~q ),
	.dataf(!\regs[9][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~17 .extended_lut = "off";
defparam \regval1_ID~17 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \regval1_ID~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N24
cyclonev_lcell_comb \regval1_ID~15 (
// Equation(s):
// \regval1_ID~15_combout  = ( \regs[1][2]~q  & ( \regs[2][2]~q  & ( (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[0][2]~q ))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][2]~q )))) ) ) ) # ( !\regs[1][2]~q  & ( \regs[2][2]~q  & ( 
// (!inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )) # (\regs[0][2]~q ))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[3][2]~q )))) ) ) ) # ( \regs[1][2]~q  & ( !\regs[2][2]~q  & ( (!inst_FE[4] & (\regs[0][2]~q  & (!\inst_FE[5]~DUPLICATE_q ))) # 
// (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][2]~q )))) ) ) ) # ( !\regs[1][2]~q  & ( !\regs[2][2]~q  & ( (!inst_FE[4] & (\regs[0][2]~q  & (!\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[3][2]~q )))) ) ) )

	.dataa(!\regs[0][2]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[3][2]~q ),
	.datae(!\regs[1][2]~q ),
	.dataf(!\regs[2][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~15 .extended_lut = "off";
defparam \regval1_ID~15 .lut_mask = 64'h404370734C4F7C7F;
defparam \regval1_ID~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y8_N30
cyclonev_lcell_comb \regval1_ID~19 (
// Equation(s):
// \regval1_ID~19_combout  = ( \regval1_ID~17_combout  & ( \regval1_ID~15_combout  & ( (!inst_FE[6]) # ((!inst_FE[7] & ((\regval1_ID~16_combout ))) # (inst_FE[7] & (\regval1_ID~18_combout ))) ) ) ) # ( !\regval1_ID~17_combout  & ( \regval1_ID~15_combout  & ( 
// (!inst_FE[6] & (((!inst_FE[7])))) # (inst_FE[6] & ((!inst_FE[7] & ((\regval1_ID~16_combout ))) # (inst_FE[7] & (\regval1_ID~18_combout )))) ) ) ) # ( \regval1_ID~17_combout  & ( !\regval1_ID~15_combout  & ( (!inst_FE[6] & (((inst_FE[7])))) # (inst_FE[6] & 
// ((!inst_FE[7] & ((\regval1_ID~16_combout ))) # (inst_FE[7] & (\regval1_ID~18_combout )))) ) ) ) # ( !\regval1_ID~17_combout  & ( !\regval1_ID~15_combout  & ( (inst_FE[6] & ((!inst_FE[7] & ((\regval1_ID~16_combout ))) # (inst_FE[7] & 
// (\regval1_ID~18_combout )))) ) ) )

	.dataa(!\regval1_ID~18_combout ),
	.datab(!inst_FE[6]),
	.datac(!inst_FE[7]),
	.datad(!\regval1_ID~16_combout ),
	.datae(!\regval1_ID~17_combout ),
	.dataf(!\regval1_ID~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~19 .extended_lut = "off";
defparam \regval1_ID~19 .lut_mask = 64'h01310D3DC1F1CDFD;
defparam \regval1_ID~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y8_N31
dffeas \regval1_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~19_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[2] .is_wysiwyg = "true";
defparam \regval1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N6
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( regval1_ID[2] ) + ( immval_ID[2] ) + ( \Add3~122  ))
// \Add3~38  = CARRY(( regval1_ID[2] ) + ( immval_ID[2] ) + ( \Add3~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[2]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N9
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( regval1_ID[3] ) + ( immval_ID[3] ) + ( \Add3~38  ))
// \Add3~34  = CARRY(( regval1_ID[3] ) + ( immval_ID[3] ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[3]),
	.datad(!regval1_ID[3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N12
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \regval1_ID[4]~DUPLICATE_q  ) + ( immval_ID[4] ) + ( \Add3~34  ))
// \Add3~30  = CARRY(( \regval1_ID[4]~DUPLICATE_q  ) + ( immval_ID[4] ) + ( \Add3~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!immval_ID[4]),
	.datad(!\regval1_ID[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y14_N15
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( regval1_ID[5] ) + ( \immval_ID[5]~DUPLICATE_q  ) + ( \Add3~30  ))
// \Add3~2  = CARRY(( regval1_ID[5] ) + ( \immval_ID[5]~DUPLICATE_q  ) + ( \Add3~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\immval_ID[5]~DUPLICATE_q ),
	.datad(!regval1_ID[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y9_N31
dffeas \PC_ID[6]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N6
cyclonev_lcell_comb \aluout_EX_r[6]~45 (
// Equation(s):
// \aluout_EX_r[6]~45_combout  = ( \aluout_EX_r[3]~1_combout  & ( (\aluout_EX_r[3]~0_combout  & (!immval_ID[6] $ (!\regval1_ID[6]~DUPLICATE_q ))) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( (!\aluout_EX_r[3]~0_combout  & (((\PC_ID[6]~DUPLICATE_q )))) # 
// (\aluout_EX_r[3]~0_combout  & (((\regval1_ID[6]~DUPLICATE_q )) # (immval_ID[6]))) ) )

	.dataa(!immval_ID[6]),
	.datab(!\regval1_ID[6]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~0_combout ),
	.datad(!\PC_ID[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~45 .extended_lut = "off";
defparam \aluout_EX_r[6]~45 .lut_mask = 64'h07F707F706060606;
defparam \aluout_EX_r[6]~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N38
dffeas \regval2_ID[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~74_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[6] .is_wysiwyg = "true";
defparam \regval2_ID[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[6]~196 (
// Equation(s):
// \aluout_EX_r[6]~196_combout  = ( \aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( !op2_ID[3] $ (((!regval2_ID[6]) # ((!regval1_ID[6]) # (!op2_ID[2])))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( (!regval2_ID[6] 
// & !regval1_ID[6]) ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( (regval1_ID[6]) # (regval2_ID[6]) ) ) )

	.dataa(!regval2_ID[6]),
	.datab(!op2_ID[3]),
	.datac(!regval1_ID[6]),
	.datad(!op2_ID[2]),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~196 .extended_lut = "off";
defparam \aluout_EX_r[6]~196 .lut_mask = 64'h00005F5FA0A03336;
defparam \aluout_EX_r[6]~196 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[6]~48 (
// Equation(s):
// \aluout_EX_r[6]~48_combout  = ( \aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( (!\aluout_EX_r[6]~196_combout  & (!op2_ID[2] & ((\Add1~25_sumout )))) # (\aluout_EX_r[6]~196_combout  & (((\Add2~25_sumout )) # (op2_ID[2]))) ) ) ) # ( 
// !\aluout_EX_r[3]~10_combout  & ( \aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[6]~196_combout  ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[6]~196_combout  ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( 
// !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[6]~196_combout  ) ) )

	.dataa(!\aluout_EX_r[6]~196_combout ),
	.datab(!op2_ID[2]),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add1~25_sumout ),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~48 .extended_lut = "off";
defparam \aluout_EX_r[6]~48 .lut_mask = 64'h555555555555159D;
defparam \aluout_EX_r[6]~48 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N45
cyclonev_lcell_comb \aluout_EX_r[6]~49 (
// Equation(s):
// \aluout_EX_r[6]~49_combout  = ( \aluout_EX_r[6]~48_combout  & ( (!regval1_ID[6] & ((!\regval2_ID[6]~DUPLICATE_q  & (!\aluout_EX_r[3]~7_combout )) # (\regval2_ID[6]~DUPLICATE_q  & ((!\aluout_EX_r[3]~8_combout ))))) # (regval1_ID[6] & 
// ((!\regval2_ID[6]~DUPLICATE_q  & ((!\aluout_EX_r[3]~8_combout ))) # (\regval2_ID[6]~DUPLICATE_q  & (!\aluout_EX_r[3]~7_combout )))) ) ) # ( !\aluout_EX_r[6]~48_combout  & ( (!\aluout_EX_r[3]~7_combout  & (\aluout_EX_r[3]~8_combout  & (!regval1_ID[6] $ 
// (\regval2_ID[6]~DUPLICATE_q )))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[6] $ (!\regval2_ID[6]~DUPLICATE_q )))) ) )

	.dataa(!regval1_ID[6]),
	.datab(!\regval2_ID[6]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~7_combout ),
	.datad(!\aluout_EX_r[3]~8_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~48_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~49 .extended_lut = "off";
defparam \aluout_EX_r[6]~49 .lut_mask = 64'h06900690F690F690;
defparam \aluout_EX_r[6]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N18
cyclonev_lcell_comb \ShiftLeft0~18 (
// Equation(s):
// \ShiftLeft0~18_combout  = ( \ShiftLeft0~10_combout  & ( (!regval2_ID[3] & ((\ShiftLeft0~9_combout ) # (regval2_ID[2]))) ) ) # ( !\ShiftLeft0~10_combout  & ( (!regval2_ID[2] & (!regval2_ID[3] & \ShiftLeft0~9_combout )) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ShiftLeft0~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~18 .extended_lut = "off";
defparam \ShiftLeft0~18 .lut_mask = 64'h080808084C4C4C4C;
defparam \ShiftLeft0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N42
cyclonev_lcell_comb \ShiftRight0~37 (
// Equation(s):
// \ShiftRight0~37_combout  = ( regval2_ID[2] & ( \ShiftRight0~28_combout  & ( (!regval2_ID[3] & (\ShiftRight0~23_combout )) # (regval2_ID[3] & ((regval1_ID[31]))) ) ) ) # ( !regval2_ID[2] & ( \ShiftRight0~28_combout  & ( (!regval2_ID[3]) # 
// (\ShiftRight0~22_combout ) ) ) ) # ( regval2_ID[2] & ( !\ShiftRight0~28_combout  & ( (!regval2_ID[3] & (\ShiftRight0~23_combout )) # (regval2_ID[3] & ((regval1_ID[31]))) ) ) ) # ( !regval2_ID[2] & ( !\ShiftRight0~28_combout  & ( (regval2_ID[3] & 
// \ShiftRight0~22_combout ) ) ) )

	.dataa(!\ShiftRight0~23_combout ),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[31]),
	.datad(!\ShiftRight0~22_combout ),
	.datae(!regval2_ID[2]),
	.dataf(!\ShiftRight0~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~37 .extended_lut = "off";
defparam \ShiftRight0~37 .lut_mask = 64'h00334747CCFF4747;
defparam \ShiftRight0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N48
cyclonev_lcell_comb \ShiftRight0~38 (
// Equation(s):
// \ShiftRight0~38_combout  = ( regval2_ID[1] & ( \regval1_ID[9]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[8]) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[9]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[6]~DUPLICATE_q )) # 
// (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[7]))) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (regval1_ID[8] & !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[9]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// (\regval1_ID[6]~DUPLICATE_q )) # (\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[7]))) ) ) )

	.dataa(!regval1_ID[8]),
	.datab(!\regval1_ID[6]~DUPLICATE_q ),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval1_ID[7]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~38 .extended_lut = "off";
defparam \ShiftRight0~38 .lut_mask = 64'h303F5050303F5F5F;
defparam \ShiftRight0~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N48
cyclonev_lcell_comb \aluout_EX_r[6]~46 (
// Equation(s):
// \aluout_EX_r[6]~46_combout  = ( \ShiftRight0~25_combout  & ( \ShiftRight0~38_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & (\ShiftRight0~26_combout )) # (regval2_ID[2] & ((\ShiftRight0~27_combout )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( 
// \ShiftRight0~38_combout  & ( (!regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~26_combout )))) # (regval2_ID[2] & (regval2_ID[3] & ((\ShiftRight0~27_combout )))) ) ) ) # ( \ShiftRight0~25_combout  & ( !\ShiftRight0~38_combout  & ( (!regval2_ID[2] & 
// (regval2_ID[3] & (\ShiftRight0~26_combout ))) # (regval2_ID[2] & ((!regval2_ID[3]) # ((\ShiftRight0~27_combout )))) ) ) ) # ( !\ShiftRight0~25_combout  & ( !\ShiftRight0~38_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & (\ShiftRight0~26_combout )) # 
// (regval2_ID[2] & ((\ShiftRight0~27_combout ))))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~26_combout ),
	.datad(!\ShiftRight0~27_combout ),
	.datae(!\ShiftRight0~25_combout ),
	.dataf(!\ShiftRight0~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~46 .extended_lut = "off";
defparam \aluout_EX_r[6]~46 .lut_mask = 64'h021346578A9BCEDF;
defparam \aluout_EX_r[6]~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N6
cyclonev_lcell_comb \aluout_EX_r[6]~47 (
// Equation(s):
// \aluout_EX_r[6]~47_combout  = ( \ShiftRight0~37_combout  & ( \aluout_EX_r[6]~46_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout ) # (regval1_ID[31])))) # (\op2_ID[0]~DUPLICATE_q  & (!regval2_ID[4] & ((!\ShiftRight0~5_combout )))) ) ) ) 
// # ( !\ShiftRight0~37_combout  & ( \aluout_EX_r[6]~46_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !\op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~37_combout  & ( 
// !\aluout_EX_r[6]~46_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~37_combout  & ( !\aluout_EX_r[6]~46_combout  & ( (regval1_ID[31] & 
// (!\op2_ID[0]~DUPLICATE_q  & \ShiftRight0~5_combout )) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!\ShiftRight0~5_combout ),
	.datae(!\ShiftRight0~37_combout ),
	.dataf(!\aluout_EX_r[6]~46_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~47 .extended_lut = "off";
defparam \aluout_EX_r[6]~47 .lut_mask = 64'h00305030AA30FA30;
defparam \aluout_EX_r[6]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[6]~50 (
// Equation(s):
// \aluout_EX_r[6]~50_combout  = ( \aluout_EX_r[6]~47_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((\aluout_EX_r[6]~49_combout )) # (\aluout_EX_r[3]~4_combout ))) # (\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~4_combout  & ((\ShiftLeft0~18_combout )))) ) 
// ) # ( !\aluout_EX_r[6]~47_combout  & ( (!\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout  & (\aluout_EX_r[6]~49_combout )) # (\aluout_EX_r[3]~3_combout  & ((\ShiftLeft0~18_combout ))))) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(!\aluout_EX_r[3]~4_combout ),
	.datac(!\aluout_EX_r[6]~49_combout ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[6]~47_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~50 .extended_lut = "off";
defparam \aluout_EX_r[6]~50 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \aluout_EX_r[6]~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[6]~329 (
// Equation(s):
// \aluout_EX_r[6]~329_combout  = ( !\aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[6]~50_combout )) # (\aluout_EX_r[3]~14_combout  & (((\Add3~25_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & 
// ((((\aluout_EX_r[6]~45_combout ))))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[6] & (regval1_ID[6]))) ) )

	.dataa(!immval_ID[6]),
	.datab(!\aluout_EX_r[3]~14_combout ),
	.datac(!regval1_ID[6]),
	.datad(!\Add3~25_sumout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[6]~45_combout ),
	.datag(!\aluout_EX_r[6]~50_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[6]~329_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[6]~329 .extended_lut = "on";
defparam \aluout_EX_r[6]~329 .lut_mask = 64'h0C3F01010C3FCDCD;
defparam \aluout_EX_r[6]~329 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N46
dffeas \aluout_EX[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[6]~329_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[6]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[6] .is_wysiwyg = "true";
defparam \aluout_EX[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a36 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a36 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X11_Y8_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[4]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002917B5FE874F0C00000000D000000000000000000";
// synopsys translate_on

// Location: FF_X19_Y12_N35
dffeas \dmem~5 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~5_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~5 .is_wysiwyg = "true";
defparam \dmem~5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y12_N33
cyclonev_lcell_comb \rd_val_MEM_w[4]~5 (
// Equation(s):
// \rd_val_MEM_w[4]~5_combout  = ( \dmem~5_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( !\dmem~5_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] 
// & (\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout )) ) ) ) # ( \dmem~5_q  & ( !\dmem~0_q  ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~5_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~5 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~5 .lut_mask = 64'h0000FFFF1B1B1B1B;
defparam \rd_val_MEM_w[4]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N15
cyclonev_lcell_comb \dmem_rtl_0_bypass[38]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[38]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[38]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y10_N16
dffeas \dmem_rtl_0_bypass[38] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[38]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[38]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[38] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[38] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y9_N34
dffeas \dmem_rtl_0_bypass[37] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[37]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[37] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[37] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N0
cyclonev_lcell_comb \rd_val_MEM_w[4]~6 (
// Equation(s):
// \rd_val_MEM_w[4]~6_combout  = ( dmem_rtl_0_bypass[37] & ( \dmem~41_combout  & ( (!\Equal23~7_combout ) # (!\Equal23~6_combout ) ) ) ) # ( dmem_rtl_0_bypass[37] & ( !\dmem~41_combout  & ( (!\rd_val_MEM_w[4]~5_combout  & (!dmem_rtl_0_bypass[38] & 
// ((!\Equal23~7_combout ) # (!\Equal23~6_combout )))) # (\rd_val_MEM_w[4]~5_combout  & ((!\Equal23~7_combout ) # ((!\Equal23~6_combout )))) ) ) ) # ( !dmem_rtl_0_bypass[37] & ( !\dmem~41_combout  & ( (\rd_val_MEM_w[4]~5_combout  & (dmem_rtl_0_bypass[38] & 
// ((!\Equal23~7_combout ) # (!\Equal23~6_combout )))) ) ) )

	.dataa(!\rd_val_MEM_w[4]~5_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[38]),
	.datad(!\Equal23~6_combout ),
	.datae(!dmem_rtl_0_bypass[37]),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[4]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[4]~6 .extended_lut = "off";
defparam \rd_val_MEM_w[4]~6 .lut_mask = 64'h0504F5C40000FFCC;
defparam \rd_val_MEM_w[4]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N1
dffeas \regval_MEM[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[4]~6_combout ),
	.asdata(aluout_EX[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[4] .is_wysiwyg = "true";
defparam \regval_MEM[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N39
cyclonev_lcell_comb \regs[2][4]~feeder (
// Equation(s):
// \regs[2][4]~feeder_combout  = ( regval_MEM[4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][4]~feeder .extended_lut = "off";
defparam \regs[2][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N40
dffeas \regs[2][4] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][4] .is_wysiwyg = "true";
defparam \regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y5_N36
cyclonev_lcell_comb \regval1_ID~5 (
// Equation(s):
// \regval1_ID~5_combout  = ( \regs[1][4]~q  & ( \regs[3][4]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][4]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[2][4]~q ))) # (inst_FE[4]) ) ) ) # ( !\regs[1][4]~q  & ( \regs[3][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  
// & (((!inst_FE[4] & \regs[0][4]~q )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[2][4]~q ))) ) ) ) # ( \regs[1][4]~q  & ( !\regs[3][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((\regs[0][4]~q ) # (inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & 
// (\regs[2][4]~q  & (!inst_FE[4]))) ) ) ) # ( !\regs[1][4]~q  & ( !\regs[3][4]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & ((\regs[0][4]~q ))) # (\inst_FE[5]~DUPLICATE_q  & (\regs[2][4]~q )))) ) ) )

	.dataa(!\regs[2][4]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[0][4]~q ),
	.datae(!\regs[1][4]~q ),
	.dataf(!\regs[3][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~5 .extended_lut = "off";
defparam \regval1_ID~5 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regval1_ID~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y3_N18
cyclonev_lcell_comb \regval1_ID~8 (
// Equation(s):
// \regval1_ID~8_combout  = ( \regs[15][4]~q  & ( \regs[13][4]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][4]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][4]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[15][4]~q  & ( \regs[13][4]~q  & ( (!inst_FE[4] & 
// ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][4]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][4]~q ))))) # (inst_FE[4] & (((!\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( \regs[15][4]~q  & ( !\regs[13][4]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & 
// (\regs[12][4]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][4]~q ))))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q )))) ) ) ) # ( !\regs[15][4]~q  & ( !\regs[13][4]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[12][4]~q )) # 
// (\inst_FE[5]~DUPLICATE_q  & ((\regs[14][4]~q ))))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\regs[12][4]~q ),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[14][4]~q ),
	.datae(!\regs[15][4]~q ),
	.dataf(!\regs[13][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~8 .extended_lut = "off";
defparam \regval1_ID~8 .lut_mask = 64'h202A252F707A757F;
defparam \regval1_ID~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N6
cyclonev_lcell_comb \regval1_ID~6 (
// Equation(s):
// \regval1_ID~6_combout  = ( \regs[5][4]~q  & ( \regs[7][4]~q  & ( ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][4]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][4]~q )))) # (inst_FE[4]) ) ) ) # ( !\regs[5][4]~q  & ( \regs[7][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  
// & (\regs[4][4]~q  & (!inst_FE[4]))) # (\inst_FE[5]~DUPLICATE_q  & (((\regs[6][4]~q ) # (inst_FE[4])))) ) ) ) # ( \regs[5][4]~q  & ( !\regs[7][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])) # (\regs[4][4]~q ))) # (\inst_FE[5]~DUPLICATE_q  & 
// (((!inst_FE[4] & \regs[6][4]~q )))) ) ) ) # ( !\regs[5][4]~q  & ( !\regs[7][4]~q  & ( (!inst_FE[4] & ((!\inst_FE[5]~DUPLICATE_q  & (\regs[4][4]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[6][4]~q ))))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regs[4][4]~q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[6][4]~q ),
	.datae(!\regs[5][4]~q ),
	.dataf(!\regs[7][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~6 .extended_lut = "off";
defparam \regval1_ID~6 .lut_mask = 64'h20702A7A25752F7F;
defparam \regval1_ID~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y14_N6
cyclonev_lcell_comb \regval1_ID~7 (
// Equation(s):
// \regval1_ID~7_combout  = ( \regs[11][4]~q  & ( \regs[10][4]~q  & ( ((!inst_FE[4] & (\regs[8][4]~q )) # (inst_FE[4] & ((\regs[9][4]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[11][4]~q  & ( \regs[10][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[8][4]~q )) # (inst_FE[4] & ((\regs[9][4]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[11][4]~q  & ( !\regs[10][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[8][4]~q )) # (inst_FE[4] & 
// ((\regs[9][4]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[11][4]~q  & ( !\regs[10][4]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[8][4]~q )) # (inst_FE[4] & ((\regs[9][4]~q ))))) ) ) )

	.dataa(!\regs[8][4]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[9][4]~q ),
	.datae(!\regs[11][4]~q ),
	.dataf(!\regs[10][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~7 .extended_lut = "off";
defparam \regval1_ID~7 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N45
cyclonev_lcell_comb \regval1_ID~9 (
// Equation(s):
// \regval1_ID~9_combout  = ( \regval1_ID~6_combout  & ( \regval1_ID~7_combout  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regval1_ID~5_combout ))) # (inst_FE[6] & (((!inst_FE[7]) # (\regval1_ID~8_combout )))) ) ) ) # ( !\regval1_ID~6_combout  & ( 
// \regval1_ID~7_combout  & ( (!inst_FE[6] & (((inst_FE[7])) # (\regval1_ID~5_combout ))) # (inst_FE[6] & (((\regval1_ID~8_combout  & inst_FE[7])))) ) ) ) # ( \regval1_ID~6_combout  & ( !\regval1_ID~7_combout  & ( (!inst_FE[6] & (\regval1_ID~5_combout  & 
// ((!inst_FE[7])))) # (inst_FE[6] & (((!inst_FE[7]) # (\regval1_ID~8_combout )))) ) ) ) # ( !\regval1_ID~6_combout  & ( !\regval1_ID~7_combout  & ( (!inst_FE[6] & (\regval1_ID~5_combout  & ((!inst_FE[7])))) # (inst_FE[6] & (((\regval1_ID~8_combout  & 
// inst_FE[7])))) ) ) )

	.dataa(!\regval1_ID~5_combout ),
	.datab(!\regval1_ID~8_combout ),
	.datac(!inst_FE[6]),
	.datad(!inst_FE[7]),
	.datae(!\regval1_ID~6_combout ),
	.dataf(!\regval1_ID~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~9 .extended_lut = "off";
defparam \regval1_ID~9 .lut_mask = 64'h50035F0350F35FF3;
defparam \regval1_ID~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N46
dffeas \regval1_ID[4]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~9_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N22
dffeas \PC_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[4] .is_wysiwyg = "true";
defparam \PC_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N42
cyclonev_lcell_comb \aluout_EX_r[4]~51 (
// Equation(s):
// \aluout_EX_r[4]~51_combout  = ( \aluout_EX_r[3]~0_combout  & ( (!\regval1_ID[4]~DUPLICATE_q  & (immval_ID[4])) # (\regval1_ID[4]~DUPLICATE_q  & ((!immval_ID[4]) # (!\aluout_EX_r[3]~1_combout ))) ) ) # ( !\aluout_EX_r[3]~0_combout  & ( 
// (!\aluout_EX_r[3]~1_combout  & PC_ID[4]) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!immval_ID[4]),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!PC_ID[4]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~51 .extended_lut = "off";
defparam \aluout_EX_r[4]~51 .lut_mask = 64'h00F000F076767676;
defparam \aluout_EX_r[4]~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[4]~52 (
// Equation(s):
// \aluout_EX_r[4]~52_combout  = ( \ShiftRight0~40_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~33_combout )) # (regval2_ID[3] & ((\ShiftRight0~35_combout ))) ) ) ) # ( !\ShiftRight0~40_combout  & ( regval2_ID[2] & ( (!regval2_ID[3] & 
// (\ShiftRight0~33_combout )) # (regval2_ID[3] & ((\ShiftRight0~35_combout ))) ) ) ) # ( \ShiftRight0~40_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3]) # (\ShiftRight0~34_combout ) ) ) ) # ( !\ShiftRight0~40_combout  & ( !regval2_ID[2] & ( 
// (\ShiftRight0~34_combout  & regval2_ID[3]) ) ) )

	.dataa(!\ShiftRight0~33_combout ),
	.datab(!\ShiftRight0~34_combout ),
	.datac(!\ShiftRight0~35_combout ),
	.datad(!regval2_ID[3]),
	.datae(!\ShiftRight0~40_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~52 .extended_lut = "off";
defparam \aluout_EX_r[4]~52 .lut_mask = 64'h0033FF33550F550F;
defparam \aluout_EX_r[4]~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \aluout_EX_r[4]~53 (
// Equation(s):
// \aluout_EX_r[4]~53_combout  = ( \ShiftRight0~39_combout  & ( \aluout_EX_r[4]~52_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4]) # (!\op2_ID[0]~DUPLICATE_q )))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & ((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) 
// # ( !\ShiftRight0~39_combout  & ( \aluout_EX_r[4]~52_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (regval1_ID[31] & ((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) # ( \ShiftRight0~39_combout  & ( 
// !\aluout_EX_r[4]~52_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~39_combout  & ( !\aluout_EX_r[4]~52_combout  & ( (regval1_ID[31] & 
// (\ShiftRight0~5_combout  & !\op2_ID[0]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval2_ID[4]),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!\ShiftRight0~39_combout ),
	.dataf(!\aluout_EX_r[4]~52_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~53 .extended_lut = "off";
defparam \aluout_EX_r[4]~53 .lut_mask = 64'h11001D00D1C0DDC0;
defparam \aluout_EX_r[4]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N47
dffeas \regval1_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~9_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[4] .is_wysiwyg = "true";
defparam \regval1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N27
cyclonev_lcell_comb \aluout_EX_r[4]~197 (
// Equation(s):
// \aluout_EX_r[4]~197_combout  = ( \regval1_ID[4]~DUPLICATE_q  & ( regval2_ID[4] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[2])))) ) ) ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( regval2_ID[4] & ( 
// (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( \regval1_ID[4]~DUPLICATE_q  & ( !regval2_ID[4] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval1_ID[4]~DUPLICATE_q  & ( !regval2_ID[4] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\aluout_EX_r[3]~10_combout ),
	.datae(!\regval1_ID[4]~DUPLICATE_q ),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~197 .extended_lut = "off";
defparam \aluout_EX_r[4]~197 .lut_mask = 64'h0F0500F500F500F6;
defparam \aluout_EX_r[4]~197 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \aluout_EX_r[4]~54 (
// Equation(s):
// \aluout_EX_r[4]~54_combout  = ( op2_ID[2] & ( \Add1~29_sumout  & ( \aluout_EX_r[4]~197_combout  ) ) ) # ( !op2_ID[2] & ( \Add1~29_sumout  & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[4]~197_combout )) # (\aluout_EX_r[3]~9_combout  & 
// ((!\aluout_EX_r[4]~197_combout  & (\aluout_EX_r[3]~10_combout )) # (\aluout_EX_r[4]~197_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\Add2~29_sumout ))))) ) ) ) # ( op2_ID[2] & ( !\Add1~29_sumout  & ( \aluout_EX_r[4]~197_combout  ) ) ) # ( !op2_ID[2] & ( 
// !\Add1~29_sumout  & ( (\aluout_EX_r[4]~197_combout  & ((!\aluout_EX_r[3]~9_combout ) # ((!\aluout_EX_r[3]~10_combout ) # (\Add2~29_sumout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[4]~197_combout ),
	.datac(!\aluout_EX_r[3]~10_combout ),
	.datad(!\Add2~29_sumout ),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~54 .extended_lut = "off";
defparam \aluout_EX_r[4]~54 .lut_mask = 64'h3233333336373333;
defparam \aluout_EX_r[4]~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[4]~55 (
// Equation(s):
// \aluout_EX_r[4]~55_combout  = ( \aluout_EX_r[4]~54_combout  & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout ) # (!regval1_ID[4] $ (regval2_ID[4])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[4] $ 
// (!regval2_ID[4])))) ) ) # ( !\aluout_EX_r[4]~54_combout  & ( (!\aluout_EX_r[3]~7_combout  & (\aluout_EX_r[3]~8_combout  & (!regval1_ID[4] $ (regval2_ID[4])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[4] $ 
// (!regval2_ID[4])))) ) )

	.dataa(!\aluout_EX_r[3]~7_combout ),
	.datab(!\aluout_EX_r[3]~8_combout ),
	.datac(!regval1_ID[4]),
	.datad(!regval2_ID[4]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[4]~54_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~55 .extended_lut = "off";
defparam \aluout_EX_r[4]~55 .lut_mask = 64'h24422442ACCAACCA;
defparam \aluout_EX_r[4]~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \aluout_EX_r[4]~56 (
// Equation(s):
// \aluout_EX_r[4]~56_combout  = ( \aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[4]~55_combout  & ( (\ShiftLeft0~19_combout  & !\aluout_EX_r[3]~4_combout ) ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( \aluout_EX_r[4]~55_combout  & ( (!\aluout_EX_r[3]~4_combout ) 
// # (\aluout_EX_r[4]~53_combout ) ) ) ) # ( \aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[4]~55_combout  & ( (\ShiftLeft0~19_combout  & !\aluout_EX_r[3]~4_combout ) ) ) ) # ( !\aluout_EX_r[3]~3_combout  & ( !\aluout_EX_r[4]~55_combout  & ( 
// (\aluout_EX_r[4]~53_combout  & \aluout_EX_r[3]~4_combout ) ) ) )

	.dataa(!\aluout_EX_r[4]~53_combout ),
	.datab(!\ShiftLeft0~19_combout ),
	.datac(!\aluout_EX_r[3]~4_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~3_combout ),
	.dataf(!\aluout_EX_r[4]~55_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~56 .extended_lut = "off";
defparam \aluout_EX_r[4]~56 .lut_mask = 64'h05053030F5F53030;
defparam \aluout_EX_r[4]~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[4]~325 (
// Equation(s):
// \aluout_EX_r[4]~325_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[4]~56_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~29_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & ((((\aluout_EX_r[4]~51_combout ))))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[4] & (\regval1_ID[4]~DUPLICATE_q ))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!immval_ID[4]),
	.datac(!\regval1_ID[4]~DUPLICATE_q ),
	.datad(!\Add3~29_sumout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[4]~51_combout ),
	.datag(!\aluout_EX_r[4]~56_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[4]~325_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[4]~325 .extended_lut = "on";
defparam \aluout_EX_r[4]~325 .lut_mask = 64'h0A5F01010A5FABAB;
defparam \aluout_EX_r[4]~325 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N55
dffeas \aluout_EX[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[4]~325_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[4]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[4] .is_wysiwyg = "true";
defparam \aluout_EX[4] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a47 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a47 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: M10K_X30_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[15]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a15 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014004801012420882654A08120000000000000000";
// synopsys translate_on

// Location: FF_X31_Y10_N56
dffeas \dmem~16 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~16 .is_wysiwyg = "true";
defparam \dmem~16 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N54
cyclonev_lcell_comb \rd_val_MEM_w[15]~47 (
// Equation(s):
// \rd_val_MEM_w[15]~47_combout  = ( \dmem~16_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( !\dmem~16_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & ((\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ))) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & (\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout )) ) ) ) # ( \dmem~16_q  & ( !\dmem~0_q  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a47~portbdataout ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.datae(!\dmem~16_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~47 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~47 .lut_mask = 64'h0000FFFF03F303F3;
defparam \rd_val_MEM_w[15]~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y10_N18
cyclonev_lcell_comb \rd_val_MEM_w[15]~48 (
// Equation(s):
// \rd_val_MEM_w[15]~48_combout  = ( \rd_val_MEM_w[15]~47_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[59] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( !\rd_val_MEM_w[15]~47_combout  & ( \dmem~41_combout  & ( (dmem_rtl_0_bypass[59] 
// & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( \rd_val_MEM_w[15]~47_combout  & ( !\dmem~41_combout  & ( (!dmem_rtl_0_bypass[59] & (dmem_rtl_0_bypass[60] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) # (dmem_rtl_0_bypass[59] & 
// (((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( !\rd_val_MEM_w[15]~47_combout  & ( !\dmem~41_combout  & ( (dmem_rtl_0_bypass[59] & (!dmem_rtl_0_bypass[60] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[59]),
	.datab(!dmem_rtl_0_bypass[60]),
	.datac(!\Equal23~6_combout ),
	.datad(!\Equal23~7_combout ),
	.datae(!\rd_val_MEM_w[15]~47_combout ),
	.dataf(!\dmem~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[15]~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[15]~48 .extended_lut = "off";
defparam \rd_val_MEM_w[15]~48 .lut_mask = 64'h4440777055505550;
defparam \rd_val_MEM_w[15]~48 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y10_N20
dffeas \regval_MEM[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[15]~48_combout ),
	.asdata(aluout_EX[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[15] .is_wysiwyg = "true";
defparam \regval_MEM[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y7_N44
dffeas \regs[13][15] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][15] .is_wysiwyg = "true";
defparam \regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N30
cyclonev_lcell_comb \regval1_ID~131 (
// Equation(s):
// \regval1_ID~131_combout  = ( \regs[5][15]~q  & ( \regs[9][15]~q  & ( (!inst_FE[7] & (((\regs[1][15]~q ) # (inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][15]~q ))) ) ) ) # ( !\regs[5][15]~q  & ( \regs[9][15]~q  & ( (!inst_FE[7] & 
// (((!inst_FE[6] & \regs[1][15]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[13][15]~q ))) ) ) ) # ( \regs[5][15]~q  & ( !\regs[9][15]~q  & ( (!inst_FE[7] & (((\regs[1][15]~q ) # (inst_FE[6])))) # (inst_FE[7] & (\regs[13][15]~q  & (inst_FE[6]))) ) ) ) # 
// ( !\regs[5][15]~q  & ( !\regs[9][15]~q  & ( (!inst_FE[7] & (((!inst_FE[6] & \regs[1][15]~q )))) # (inst_FE[7] & (\regs[13][15]~q  & (inst_FE[6]))) ) ) )

	.dataa(!\regs[13][15]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[1][15]~q ),
	.datae(!\regs[5][15]~q ),
	.dataf(!\regs[9][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~131_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~131 .extended_lut = "off";
defparam \regval1_ID~131 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~131 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y11_N33
cyclonev_lcell_comb \regval1_ID~130 (
// Equation(s):
// \regval1_ID~130_combout  = ( \regs[4][15]~q  & ( \regs[8][15]~q  & ( (!inst_FE[7] & (((\regs[0][15]~q ) # (inst_FE[6])))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[12][15]~q ))) ) ) ) # ( !\regs[4][15]~q  & ( \regs[8][15]~q  & ( (!inst_FE[7] & 
// (((!inst_FE[6] & \regs[0][15]~q )))) # (inst_FE[7] & (((!inst_FE[6])) # (\regs[12][15]~q ))) ) ) ) # ( \regs[4][15]~q  & ( !\regs[8][15]~q  & ( (!inst_FE[7] & (((\regs[0][15]~q ) # (inst_FE[6])))) # (inst_FE[7] & (\regs[12][15]~q  & (inst_FE[6]))) ) ) ) # 
// ( !\regs[4][15]~q  & ( !\regs[8][15]~q  & ( (!inst_FE[7] & (((!inst_FE[6] & \regs[0][15]~q )))) # (inst_FE[7] & (\regs[12][15]~q  & (inst_FE[6]))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[12][15]~q ),
	.datac(!inst_FE[6]),
	.datad(!\regs[0][15]~q ),
	.datae(!\regs[4][15]~q ),
	.dataf(!\regs[8][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~130 .extended_lut = "off";
defparam \regval1_ID~130 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \regval1_ID~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y6_N0
cyclonev_lcell_comb \regval1_ID~133 (
// Equation(s):
// \regval1_ID~133_combout  = ( \regs[15][15]~q  & ( \regs[11][15]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][15]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][15]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[15][15]~q  & ( \regs[11][15]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[3][15]~q ) # (inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][15]~q  & (!inst_FE[7]))) ) ) ) # ( \regs[15][15]~q  & ( !\regs[11][15]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & \regs[3][15]~q )))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[7][15]~q ))) ) ) ) # ( !\regs[15][15]~q  & ( !\regs[11][15]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][15]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][15]~q )))) ) ) )

	.dataa(!\regs[7][15]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[3][15]~q ),
	.datae(!\regs[15][15]~q ),
	.dataf(!\regs[11][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~133_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~133 .extended_lut = "off";
defparam \regval1_ID~133 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~133 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y5_N11
dffeas \regs[10][15]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[15]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][15]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[10][15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y6_N30
cyclonev_lcell_comb \regval1_ID~132 (
// Equation(s):
// \regval1_ID~132_combout  = ( \regs[14][15]~q  & ( \regs[6][15]~q  & ( ((!inst_FE[7] & ((\regs[2][15]~q ))) # (inst_FE[7] & (\regs[10][15]~DUPLICATE_q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[14][15]~q  & ( \regs[6][15]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[2][15]~q ))) # (inst_FE[7] & (\regs[10][15]~DUPLICATE_q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( \regs[14][15]~q  & ( !\regs[6][15]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[2][15]~q ))) # (inst_FE[7] & (\regs[10][15]~DUPLICATE_q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( !\regs[14][15]~q  & ( !\regs[6][15]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[2][15]~q ))) # 
// (inst_FE[7] & (\regs[10][15]~DUPLICATE_q )))) ) ) )

	.dataa(!\regs[10][15]~DUPLICATE_q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[2][15]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[14][15]~q ),
	.dataf(!\regs[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~132_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~132 .extended_lut = "off";
defparam \regval1_ID~132 .lut_mask = 64'h0C440C773F443F77;
defparam \regval1_ID~132 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y8_N30
cyclonev_lcell_comb \regval1_ID~134 (
// Equation(s):
// \regval1_ID~134_combout  = ( \regval1_ID~133_combout  & ( \regval1_ID~132_combout  & ( ((!inst_FE[4] & ((\regval1_ID~130_combout ))) # (inst_FE[4] & (\regval1_ID~131_combout ))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regval1_ID~133_combout  & ( 
// \regval1_ID~132_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~130_combout ))) # (inst_FE[4] & (\regval1_ID~131_combout )))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regval1_ID~133_combout  & ( 
// !\regval1_ID~132_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~130_combout ))) # (inst_FE[4] & (\regval1_ID~131_combout )))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regval1_ID~133_combout  & ( 
// !\regval1_ID~132_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~130_combout ))) # (inst_FE[4] & (\regval1_ID~131_combout )))) ) ) )

	.dataa(!\regval1_ID~131_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~130_combout ),
	.datad(!inst_FE[4]),
	.datae(!\regval1_ID~133_combout ),
	.dataf(!\regval1_ID~132_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~134 .extended_lut = "off";
defparam \regval1_ID~134 .lut_mask = 64'h0C440C773F443F77;
defparam \regval1_ID~134 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y8_N31
dffeas \regval1_ID[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~134_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[15]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[15] .is_wysiwyg = "true";
defparam \regval1_ID[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N6
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( !op2_ID[2] & ( ((!op2_ID[0] & ((!\op2_ID[3]~DUPLICATE_q  & ((\Add1~105_sumout ))) # (\op2_ID[3]~DUPLICATE_q  & (\Add2~105_sumout ))))) ) ) # ( op2_ID[2] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[15] & ((!regval2_ID[15]) # 
// ((!op2_ID[0])))) # (regval1_ID[15] & (!regval2_ID[15] & (!op2_ID[0]))))) ) )

	.dataa(!regval1_ID[15]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[15]),
	.datad(!op2_ID[0]),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~105_sumout ),
	.datag(!\Add2~105_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "on";
defparam \Selector17~1 .lut_mask = 64'h0300366CCF00366C;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N33
cyclonev_lcell_comb \aluout_EX_r[15]~156 (
// Equation(s):
// \aluout_EX_r[15]~156_combout  = ( PC_ID[15] & ( (\Equal22~0_combout  & ((!op1_ID[1]) # ((!\Equal19~0_combout ) # (op1_ID[0])))) ) )

	.dataa(!op1_ID[1]),
	.datab(!\Equal22~0_combout ),
	.datac(!\Equal19~0_combout ),
	.datad(!op1_ID[0]),
	.datae(gnd),
	.dataf(!PC_ID[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~156 .extended_lut = "off";
defparam \aluout_EX_r[15]~156 .lut_mask = 64'h0000000032333233;
defparam \aluout_EX_r[15]~156 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N33
cyclonev_lcell_comb \aluout_EX_r[15]~157 (
// Equation(s):
// \aluout_EX_r[15]~157_combout  = ( !\aluout_EX_r[15]~156_combout  & ( op1_ID[1] & ( ((!\Equal19~0_combout ) # (!\immval_ID[15]~DUPLICATE_q  $ (regval1_ID[15]))) # (op1_ID[0]) ) ) ) # ( \aluout_EX_r[15]~156_combout  & ( !op1_ID[1] & ( (\Equal19~0_combout  & 
// ((!\immval_ID[15]~DUPLICATE_q  & ((!regval1_ID[15]) # (!op1_ID[0]))) # (\immval_ID[15]~DUPLICATE_q  & (!regval1_ID[15] & !op1_ID[0])))) ) ) ) # ( !\aluout_EX_r[15]~156_combout  & ( !op1_ID[1] & ( (!\Equal19~0_combout ) # ((!\immval_ID[15]~DUPLICATE_q  & 
// ((!regval1_ID[15]) # (!op1_ID[0]))) # (\immval_ID[15]~DUPLICATE_q  & (!regval1_ID[15] & !op1_ID[0]))) ) ) )

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!regval1_ID[15]),
	.datac(!op1_ID[0]),
	.datad(!\Equal19~0_combout ),
	.datae(!\aluout_EX_r[15]~156_combout ),
	.dataf(!op1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~157 .extended_lut = "off";
defparam \aluout_EX_r[15]~157 .lut_mask = 64'hFFE800E8FF9F0000;
defparam \aluout_EX_r[15]~157 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N12
cyclonev_lcell_comb \ShiftRight0~48 (
// Equation(s):
// \ShiftRight0~48_combout  = ( \ShiftRight0~15_combout  & ( regval2_ID[2] & ( (regval2_ID[3]) # (\ShiftRight0~20_combout ) ) ) ) # ( !\ShiftRight0~15_combout  & ( regval2_ID[2] & ( (\ShiftRight0~20_combout  & !regval2_ID[3]) ) ) ) # ( 
// \ShiftRight0~15_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~19_combout )) # (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) ) # ( !\ShiftRight0~15_combout  & ( !regval2_ID[2] & ( (!regval2_ID[3] & (\ShiftRight0~19_combout )) # 
// (regval2_ID[3] & ((\ShiftRight0~14_combout ))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftRight0~19_combout ),
	.datad(!\ShiftRight0~14_combout ),
	.datae(!\ShiftRight0~15_combout ),
	.dataf(!regval2_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~48 .extended_lut = "off";
defparam \ShiftRight0~48 .lut_mask = 64'h0C3F0C3F44447777;
defparam \ShiftRight0~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y10_N54
cyclonev_lcell_comb \ShiftLeft0~40 (
// Equation(s):
// \ShiftLeft0~40_combout  = ( \ShiftLeft0~3_combout  & ( \ShiftLeft0~4_combout  & ( ((!regval2_ID[2] & ((\ShiftLeft0~23_combout ))) # (regval2_ID[2] & (\ShiftLeft0~6_combout ))) # (regval2_ID[3]) ) ) ) # ( !\ShiftLeft0~3_combout  & ( \ShiftLeft0~4_combout  
// & ( (!regval2_ID[2] & (!regval2_ID[3] & ((\ShiftLeft0~23_combout )))) # (regval2_ID[2] & (((\ShiftLeft0~6_combout )) # (regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~3_combout  & ( !\ShiftLeft0~4_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~23_combout )) # 
// (regval2_ID[3]))) # (regval2_ID[2] & (!regval2_ID[3] & (\ShiftLeft0~6_combout ))) ) ) ) # ( !\ShiftLeft0~3_combout  & ( !\ShiftLeft0~4_combout  & ( (!regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftLeft0~23_combout ))) # (regval2_ID[2] & (\ShiftLeft0~6_combout 
// )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!\ShiftLeft0~6_combout ),
	.datad(!\ShiftLeft0~23_combout ),
	.datae(!\ShiftLeft0~3_combout ),
	.dataf(!\ShiftLeft0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~40 .extended_lut = "off";
defparam \ShiftLeft0~40 .lut_mask = 64'h048C26AE159D37BF;
defparam \ShiftLeft0~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N21
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \ShiftRight0~48_combout  & ( \ShiftLeft0~40_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !regval2_ID[4])) # (regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout  & (!regval2_ID[4]))) 
// ) ) ) # ( !\ShiftRight0~48_combout  & ( \ShiftLeft0~40_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31] & ((regval2_ID[4]) # (\ShiftRight0~5_combout )))) # (\op2_ID[0]~DUPLICATE_q  & (!\ShiftRight0~5_combout  & (!regval2_ID[4]))) ) ) ) # ( 
// \ShiftRight0~48_combout  & ( !\ShiftLeft0~40_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !regval2_ID[4])) # (regval1_ID[31]))) ) ) ) # ( !\ShiftRight0~48_combout  & ( !\ShiftLeft0~40_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// (regval1_ID[31] & ((regval2_ID[4]) # (\ShiftRight0~5_combout )))) ) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!regval2_ID[4]),
	.datad(!regval1_ID[31]),
	.datae(!\ShiftRight0~48_combout ),
	.dataf(!\ShiftLeft0~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h002A80AA406AC0EA;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N24
cyclonev_lcell_comb \aluout_EX_r[15]~213 (
// Equation(s):
// \aluout_EX_r[15]~213_combout  = ( \Selector17~0_combout  & ( \Add3~105_sumout  & ( (!\Equal15~1_combout  & (((!\aluout_EX_r[15]~157_combout )) # (\always4~0_combout ))) # (\Equal15~1_combout  & (((\aluout_EX_r[31]~125_combout )))) ) ) ) # ( 
// !\Selector17~0_combout  & ( \Add3~105_sumout  & ( (!\Equal15~1_combout  & ((!\aluout_EX_r[15]~157_combout ) # (\always4~0_combout ))) ) ) ) # ( \Selector17~0_combout  & ( !\Add3~105_sumout  & ( (!\Equal15~1_combout  & (!\always4~0_combout  & 
// (!\aluout_EX_r[15]~157_combout ))) # (\Equal15~1_combout  & (((\aluout_EX_r[31]~125_combout )))) ) ) ) # ( !\Selector17~0_combout  & ( !\Add3~105_sumout  & ( (!\Equal15~1_combout  & (!\always4~0_combout  & !\aluout_EX_r[15]~157_combout )) ) ) )

	.dataa(!\Equal15~1_combout ),
	.datab(!\always4~0_combout ),
	.datac(!\aluout_EX_r[15]~157_combout ),
	.datad(!\aluout_EX_r[31]~125_combout ),
	.datae(!\Selector17~0_combout ),
	.dataf(!\Add3~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~213 .extended_lut = "off";
defparam \aluout_EX_r[15]~213 .lut_mask = 64'h808080D5A2A2A2F7;
defparam \aluout_EX_r[15]~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N51
cyclonev_lcell_comb \aluout_EX_r[15]~155 (
// Equation(s):
// \aluout_EX_r[15]~155_combout  = ( \Selector32~0_combout  & ( (op2_ID[1] & (!regval1_ID[15] $ (!\op2_ID[3]~DUPLICATE_q  $ (regval2_ID[15])))) ) )

	.dataa(!regval1_ID[15]),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval2_ID[15]),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~155 .extended_lut = "off";
defparam \aluout_EX_r[15]~155 .lut_mask = 64'h0000000000690069;
defparam \aluout_EX_r[15]~155 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N0
cyclonev_lcell_comb \aluout_EX_r[15]~214 (
// Equation(s):
// \aluout_EX_r[15]~214_combout  = (!op2_ID[4] & ((!op2_ID[1]) # (\aluout_EX_r[15]~155_combout )))

	.dataa(!op2_ID[4]),
	.datab(gnd),
	.datac(!\aluout_EX_r[15]~155_combout ),
	.datad(!op2_ID[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~214 .extended_lut = "off";
defparam \aluout_EX_r[15]~214 .lut_mask = 64'hAA0AAA0AAA0AAA0A;
defparam \aluout_EX_r[15]~214 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y12_N33
cyclonev_lcell_comb \aluout_EX_r[15]~158 (
// Equation(s):
// \aluout_EX_r[15]~158_combout  = ( \aluout_EX_r[15]~214_combout  & ( \aluout_EX_r[15]~155_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[15]~213_combout ))) # (\Equal15~1_combout  & (op2_ID[5])) ) ) ) # ( !\aluout_EX_r[15]~214_combout  & ( 
// \aluout_EX_r[15]~155_combout  & ( (\aluout_EX_r[15]~213_combout  & ((!\Equal15~1_combout ) # (op2_ID[5]))) ) ) ) # ( \aluout_EX_r[15]~214_combout  & ( !\aluout_EX_r[15]~155_combout  & ( (!\Equal15~1_combout  & (((\aluout_EX_r[15]~213_combout )))) # 
// (\Equal15~1_combout  & (op2_ID[5] & ((\aluout_EX_r[15]~213_combout ) # (\Selector17~1_combout )))) ) ) ) # ( !\aluout_EX_r[15]~214_combout  & ( !\aluout_EX_r[15]~155_combout  & ( (\aluout_EX_r[15]~213_combout  & ((!\Equal15~1_combout ) # (op2_ID[5]))) ) ) 
// )

	.dataa(!\Equal15~1_combout ),
	.datab(!\Selector17~1_combout ),
	.datac(!op2_ID[5]),
	.datad(!\aluout_EX_r[15]~213_combout ),
	.datae(!\aluout_EX_r[15]~214_combout ),
	.dataf(!\aluout_EX_r[15]~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[15]~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[15]~158 .extended_lut = "off";
defparam \aluout_EX_r[15]~158 .lut_mask = 64'h00AF01AF00AF05AF;
defparam \aluout_EX_r[15]~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N12
cyclonev_lcell_comb \aluout_EX[15]~feeder (
// Equation(s):
// \aluout_EX[15]~feeder_combout  = ( \aluout_EX_r[15]~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[15]~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX[15]~feeder .extended_lut = "off";
defparam \aluout_EX[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \aluout_EX[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N14
dffeas \aluout_EX[15]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[15]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N24
cyclonev_lcell_comb \dmem_rtl_0|auto_generated|decode2|eq_node[0] (
// Equation(s):
// \dmem_rtl_0|auto_generated|decode2|eq_node [0] = ( !\aluout_EX[15]~DUPLICATE_q  & ( \ctrlsig_EX[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctrlsig_EX[1]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .extended_lut = "off";
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .lut_mask = 64'h0F0F0F0F00000000;
defparam \dmem_rtl_0|auto_generated|decode2|eq_node[0] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X11_Y11_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022A88763840901038008400200000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N35
dffeas \dmem~6 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~6_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~6 .is_wysiwyg = "true";
defparam \dmem~6 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a37 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[5]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a37 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N33
cyclonev_lcell_comb \rd_val_MEM_w[5]~3 (
// Equation(s):
// \rd_val_MEM_w[5]~3_combout  = ( \dmem~6_q  & ( \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ) ) ) ) # ( !\dmem~6_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ))) ) ) ) # ( \dmem~6_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~6_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout  & (!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~6_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a37~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~3 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~3 .lut_mask = 64'h0404F4F40707F7F7;
defparam \rd_val_MEM_w[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N30
cyclonev_lcell_comb \rd_val_MEM_w[5]~4 (
// Equation(s):
// \rd_val_MEM_w[5]~4_combout  = ( \Equal23~7_combout  & ( \rd_val_MEM_w[5]~3_combout  & ( (!\Equal23~6_combout  & (((dmem_rtl_0_bypass[40] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[39]))) ) ) ) # ( !\Equal23~7_combout  & ( \rd_val_MEM_w[5]~3_combout  & ( 
// ((dmem_rtl_0_bypass[40] & !\dmem~41_combout )) # (dmem_rtl_0_bypass[39]) ) ) ) # ( \Equal23~7_combout  & ( !\rd_val_MEM_w[5]~3_combout  & ( (!\Equal23~6_combout  & (dmem_rtl_0_bypass[39] & ((!dmem_rtl_0_bypass[40]) # (\dmem~41_combout )))) ) ) ) # ( 
// !\Equal23~7_combout  & ( !\rd_val_MEM_w[5]~3_combout  & ( (dmem_rtl_0_bypass[39] & ((!dmem_rtl_0_bypass[40]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!dmem_rtl_0_bypass[40]),
	.datac(!dmem_rtl_0_bypass[39]),
	.datad(!\dmem~41_combout ),
	.datae(!\Equal23~7_combout ),
	.dataf(!\rd_val_MEM_w[5]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[5]~4 .extended_lut = "off";
defparam \rd_val_MEM_w[5]~4 .lut_mask = 64'h0C0F080A3F0F2A0A;
defparam \rd_val_MEM_w[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y12_N31
dffeas \regval_MEM[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[5]~4_combout ),
	.asdata(aluout_EX[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[5] .is_wysiwyg = "true";
defparam \regval_MEM[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N44
dffeas \regs[15][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][5] .is_wysiwyg = "true";
defparam \regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N36
cyclonev_lcell_comb \regval1_ID~3 (
// Equation(s):
// \regval1_ID~3_combout  = ( \regs[7][5]~q  & ( \regs[11][5]~q  & ( (!inst_FE[7] & (((\regs[3][5]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[15][5]~q ))) ) ) ) # ( !\regs[7][5]~q  & ( \regs[11][5]~q  & ( 
// (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[3][5]~q )))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[15][5]~q ))) ) ) ) # ( \regs[7][5]~q  & ( !\regs[11][5]~q  & ( (!inst_FE[7] & (((\regs[3][5]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & (\regs[15][5]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( !\regs[7][5]~q  & ( !\regs[11][5]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q  & \regs[3][5]~q )))) # (inst_FE[7] & (\regs[15][5]~q  & (\inst_FE[6]~DUPLICATE_q ))) ) ) )

	.dataa(!\regs[15][5]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[3][5]~q ),
	.datae(!\regs[7][5]~q ),
	.dataf(!\regs[11][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~3 .extended_lut = "off";
defparam \regval1_ID~3 .lut_mask = 64'h01C10DCD31F13DFD;
defparam \regval1_ID~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y10_N36
cyclonev_lcell_comb \regval1_ID~2 (
// Equation(s):
// \regval1_ID~2_combout  = ( \regs[14][5]~q  & ( \regs[10][5]~q  & ( ((!inst_FE[6] & (\regs[2][5]~q )) # (inst_FE[6] & ((\regs[6][5]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[14][5]~q  & ( \regs[10][5]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[2][5]~q )) # 
// (inst_FE[6] & ((\regs[6][5]~q ))))) # (inst_FE[7] & (((!inst_FE[6])))) ) ) ) # ( \regs[14][5]~q  & ( !\regs[10][5]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[2][5]~q )) # (inst_FE[6] & ((\regs[6][5]~q ))))) # (inst_FE[7] & (((inst_FE[6])))) ) ) ) # ( 
// !\regs[14][5]~q  & ( !\regs[10][5]~q  & ( (!inst_FE[7] & ((!inst_FE[6] & (\regs[2][5]~q )) # (inst_FE[6] & ((\regs[6][5]~q ))))) ) ) )

	.dataa(!\regs[2][5]~q ),
	.datab(!inst_FE[7]),
	.datac(!inst_FE[6]),
	.datad(!\regs[6][5]~q ),
	.datae(!\regs[14][5]~q ),
	.dataf(!\regs[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~2 .extended_lut = "off";
defparam \regval1_ID~2 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y7_N35
dffeas \regs[12][5] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][5] .is_wysiwyg = "true";
defparam \regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y6_N30
cyclonev_lcell_comb \regval1_ID~0 (
// Equation(s):
// \regval1_ID~0_combout  = ( \regs[4][5]~q  & ( \regs[12][5]~q  & ( ((!inst_FE[7] & (\regs[0][5]~q )) # (inst_FE[7] & ((\regs[8][5]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[4][5]~q  & ( \regs[12][5]~q  & ( (!inst_FE[7] & (\regs[0][5]~q  & 
// (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[8][5]~q ) # (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[0][5]~q ))) # (inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q  & \regs[8][5]~q )))) ) ) ) # ( !\regs[4][5]~q  & ( !\regs[12][5]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[0][5]~q )) # (inst_FE[7] & ((\regs[8][5]~q ))))) ) ) )

	.dataa(!\regs[0][5]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[8][5]~q ),
	.datae(!\regs[4][5]~q ),
	.dataf(!\regs[12][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~0 .extended_lut = "off";
defparam \regval1_ID~0 .lut_mask = 64'h40704C7C43734F7F;
defparam \regval1_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y7_N36
cyclonev_lcell_comb \regval1_ID~1 (
// Equation(s):
// \regval1_ID~1_combout  = ( \regs[13][5]~q  & ( \regs[5][5]~q  & ( ((!inst_FE[7] & ((\regs[1][5]~q ))) # (inst_FE[7] & (\regs[9][5]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[13][5]~q  & ( \regs[5][5]~q  & ( (!inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q ) # (\regs[1][5]~q )))) # (inst_FE[7] & (\regs[9][5]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[13][5]~q  & ( !\regs[5][5]~q  & ( (!inst_FE[7] & (((\regs[1][5]~q  & !\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & 
// (((\inst_FE[6]~DUPLICATE_q )) # (\regs[9][5]~q ))) ) ) ) # ( !\regs[13][5]~q  & ( !\regs[5][5]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[1][5]~q ))) # (inst_FE[7] & (\regs[9][5]~q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[9][5]~q ),
	.datac(!\regs[1][5]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[13][5]~q ),
	.dataf(!\regs[5][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~1 .extended_lut = "off";
defparam \regval1_ID~1 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \regval1_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N0
cyclonev_lcell_comb \regval1_ID~4 (
// Equation(s):
// \regval1_ID~4_combout  = ( \regval1_ID~0_combout  & ( \regval1_ID~1_combout  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & ((\regval1_ID~2_combout ))) # (inst_FE[4] & (\regval1_ID~3_combout ))) ) ) ) # ( !\regval1_ID~0_combout  & ( 
// \regval1_ID~1_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~2_combout ))) # (inst_FE[4] & (\regval1_ID~3_combout )))) ) ) ) # ( \regval1_ID~0_combout  & ( !\regval1_ID~1_combout  & 
// ( (!\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~2_combout ))) # (inst_FE[4] & (\regval1_ID~3_combout )))) ) ) ) # ( !\regval1_ID~0_combout  & ( !\regval1_ID~1_combout  & ( 
// (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & ((\regval1_ID~2_combout ))) # (inst_FE[4] & (\regval1_ID~3_combout )))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regval1_ID~3_combout ),
	.datac(!inst_FE[4]),
	.datad(!\regval1_ID~2_combout ),
	.datae(!\regval1_ID~0_combout ),
	.dataf(!\regval1_ID~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~4 .extended_lut = "off";
defparam \regval1_ID~4 .lut_mask = 64'h0151A1F10B5BABFB;
defparam \regval1_ID~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N2
dffeas \regval1_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[5] .is_wysiwyg = "true";
defparam \regval1_ID[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y9_N40
dffeas \PC_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[5] .is_wysiwyg = "true";
defparam \PC_ID[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N3
cyclonev_lcell_comb \aluout_EX_r[5]~2 (
// Equation(s):
// \aluout_EX_r[5]~2_combout  = ( \immval_ID[5]~DUPLICATE_q  & ( \aluout_EX_r[3]~0_combout  & ( (!regval1_ID[5]) # (!\aluout_EX_r[3]~1_combout ) ) ) ) # ( !\immval_ID[5]~DUPLICATE_q  & ( \aluout_EX_r[3]~0_combout  & ( regval1_ID[5] ) ) ) # ( 
// \immval_ID[5]~DUPLICATE_q  & ( !\aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[5]) ) ) ) # ( !\immval_ID[5]~DUPLICATE_q  & ( !\aluout_EX_r[3]~0_combout  & ( (!\aluout_EX_r[3]~1_combout  & PC_ID[5]) ) ) )

	.dataa(!regval1_ID[5]),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~1_combout ),
	.datad(!PC_ID[5]),
	.datae(!\immval_ID[5]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~2 .extended_lut = "off";
defparam \aluout_EX_r[5]~2 .lut_mask = 64'h00F000F05555FAFA;
defparam \aluout_EX_r[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[5]~5 (
// Equation(s):
// \aluout_EX_r[5]~5_combout  = ( \ShiftRight0~10_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & ((\ShiftRight0~12_combout ))) # (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) ) # ( !\ShiftRight0~10_combout  & ( regval2_ID[3] & ( (!regval2_ID[2] & 
// ((\ShiftRight0~12_combout ))) # (regval2_ID[2] & (\ShiftRight0~13_combout )) ) ) ) # ( \ShiftRight0~10_combout  & ( !regval2_ID[3] & ( (!regval2_ID[2]) # (\ShiftRight0~11_combout ) ) ) ) # ( !\ShiftRight0~10_combout  & ( !regval2_ID[3] & ( (regval2_ID[2] 
// & \ShiftRight0~11_combout ) ) ) )

	.dataa(!\ShiftRight0~13_combout ),
	.datab(!\ShiftRight0~12_combout ),
	.datac(!regval2_ID[2]),
	.datad(!\ShiftRight0~11_combout ),
	.datae(!\ShiftRight0~10_combout ),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~5 .extended_lut = "off";
defparam \aluout_EX_r[5]~5 .lut_mask = 64'h000FF0FF35353535;
defparam \aluout_EX_r[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y12_N3
cyclonev_lcell_comb \aluout_EX_r[5]~6 (
// Equation(s):
// \aluout_EX_r[5]~6_combout  = ( \ShiftRight0~9_combout  & ( \aluout_EX_r[5]~5_combout  & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((!op2_ID[0])))) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( !\ShiftRight0~9_combout  & 
// ( \aluout_EX_r[5]~5_combout  & ( (!\ShiftRight0~5_combout  & (!regval2_ID[4])) # (\ShiftRight0~5_combout  & (((regval1_ID[31] & !op2_ID[0])))) ) ) ) # ( \ShiftRight0~9_combout  & ( !\aluout_EX_r[5]~5_combout  & ( (!op2_ID[0] & ((!\ShiftRight0~5_combout  & 
// (regval2_ID[4])) # (\ShiftRight0~5_combout  & ((regval1_ID[31]))))) ) ) ) # ( !\ShiftRight0~9_combout  & ( !\aluout_EX_r[5]~5_combout  & ( (regval1_ID[31] & (\ShiftRight0~5_combout  & !op2_ID[0])) ) ) )

	.dataa(!regval2_ID[4]),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~9_combout ),
	.dataf(!\aluout_EX_r[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~6 .extended_lut = "off";
defparam \aluout_EX_r[5]~6 .lut_mask = 64'h03005300A3A0F3A0;
defparam \aluout_EX_r[5]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y9_N8
dffeas \regval2_ID[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~79_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[5]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[5] .is_wysiwyg = "true";
defparam \regval2_ID[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N24
cyclonev_lcell_comb \aluout_EX_r[5]~200 (
// Equation(s):
// \aluout_EX_r[5]~200_combout  = ( regval1_ID[5] & ( regval2_ID[5] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (!op2_ID[2])))) ) ) ) # ( !regval1_ID[5] & ( regval2_ID[5] & ( (\aluout_EX_r[3]~10_combout  & 
// ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[5] & ( !regval2_ID[5] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[5] & ( !regval2_ID[5] & ( 
// (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (\op2_ID[3]~DUPLICATE_q ))) ) ) )

	.dataa(!\op2_ID[3]~DUPLICATE_q ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[3]~10_combout ),
	.datad(!\aluout_EX_r[3]~9_combout ),
	.datae(!regval1_ID[5]),
	.dataf(!regval2_ID[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~200 .extended_lut = "off";
defparam \aluout_EX_r[5]~200 .lut_mask = 64'h00F50F050F050F06;
defparam \aluout_EX_r[5]~200 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[5]~11 (
// Equation(s):
// \aluout_EX_r[5]~11_combout  = ( \aluout_EX_r[3]~10_combout  & ( \Add1~1_sumout  & ( (!op2_ID[2] & ((!\aluout_EX_r[5]~200_combout  & ((\aluout_EX_r[3]~9_combout ))) # (\aluout_EX_r[5]~200_combout  & ((!\aluout_EX_r[3]~9_combout ) # (\Add2~1_sumout ))))) # 
// (op2_ID[2] & (((\aluout_EX_r[5]~200_combout )))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \Add1~1_sumout  & ( \aluout_EX_r[5]~200_combout  ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\Add1~1_sumout  & ( (\aluout_EX_r[5]~200_combout  & 
// (((!\aluout_EX_r[3]~9_combout ) # (op2_ID[2])) # (\Add2~1_sumout ))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( !\Add1~1_sumout  & ( \aluout_EX_r[5]~200_combout  ) ) )

	.dataa(!\Add2~1_sumout ),
	.datab(!op2_ID[2]),
	.datac(!\aluout_EX_r[5]~200_combout ),
	.datad(!\aluout_EX_r[3]~9_combout ),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~11 .extended_lut = "off";
defparam \aluout_EX_r[5]~11 .lut_mask = 64'h0F0F0F070F0F0FC7;
defparam \aluout_EX_r[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N51
cyclonev_lcell_comb \aluout_EX_r[5]~12 (
// Equation(s):
// \aluout_EX_r[5]~12_combout  = ( \regval2_ID[5]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout  & ((\aluout_EX_r[5]~11_combout ))) # (\aluout_EX_r[3]~8_combout  & (regval1_ID[5])))) # (\aluout_EX_r[3]~7_combout  & 
// (!regval1_ID[5] & ((!\aluout_EX_r[3]~8_combout )))) ) ) # ( !\regval2_ID[5]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout  & ((\aluout_EX_r[5]~11_combout ))) # (\aluout_EX_r[3]~8_combout  & (!regval1_ID[5])))) # 
// (\aluout_EX_r[3]~7_combout  & (regval1_ID[5] & ((!\aluout_EX_r[3]~8_combout )))) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\aluout_EX_r[5]~11_combout ),
	.datac(!\aluout_EX_r[3]~7_combout ),
	.datad(!\aluout_EX_r[3]~8_combout ),
	.datae(!\regval2_ID[5]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~12 .extended_lut = "off";
defparam \aluout_EX_r[5]~12 .lut_mask = 64'h35A03A5035A03A50;
defparam \aluout_EX_r[5]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N9
cyclonev_lcell_comb \aluout_EX_r[5]~13 (
// Equation(s):
// \aluout_EX_r[5]~13_combout  = ( \aluout_EX_r[5]~6_combout  & ( \aluout_EX_r[5]~12_combout  & ( (!\aluout_EX_r[3]~3_combout ) # ((!\aluout_EX_r[3]~4_combout  & \ShiftLeft0~2_combout )) ) ) ) # ( !\aluout_EX_r[5]~6_combout  & ( \aluout_EX_r[5]~12_combout  & 
// ( (!\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout ) # (\ShiftLeft0~2_combout ))) ) ) ) # ( \aluout_EX_r[5]~6_combout  & ( !\aluout_EX_r[5]~12_combout  & ( (!\aluout_EX_r[3]~4_combout  & (\aluout_EX_r[3]~3_combout  & \ShiftLeft0~2_combout )) # 
// (\aluout_EX_r[3]~4_combout  & (!\aluout_EX_r[3]~3_combout )) ) ) ) # ( !\aluout_EX_r[5]~6_combout  & ( !\aluout_EX_r[5]~12_combout  & ( (!\aluout_EX_r[3]~4_combout  & (\aluout_EX_r[3]~3_combout  & \ShiftLeft0~2_combout )) ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[3]~4_combout ),
	.datac(!\aluout_EX_r[3]~3_combout ),
	.datad(!\ShiftLeft0~2_combout ),
	.datae(!\aluout_EX_r[5]~6_combout ),
	.dataf(!\aluout_EX_r[5]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~13 .extended_lut = "off";
defparam \aluout_EX_r[5]~13 .lut_mask = 64'h000C303CC0CCF0FC;
defparam \aluout_EX_r[5]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y11_N51
cyclonev_lcell_comb \aluout_EX_r[5]~353 (
// Equation(s):
// \aluout_EX_r[5]~353_combout  = ( !\aluout_EX[27]~1_combout  & ( (((!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[5]~13_combout )) # (\aluout_EX_r[3]~14_combout  & ((\Add3~1_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  & 
// (\aluout_EX_r[5]~2_combout )) # (\aluout_EX_r[3]~14_combout  & (((\immval_ID[5]~DUPLICATE_q  & regval1_ID[5]))))) ) )

	.dataa(!\aluout_EX_r[5]~2_combout ),
	.datab(!\immval_ID[5]~DUPLICATE_q ),
	.datac(!regval1_ID[5]),
	.datad(!\Add3~1_sumout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[3]~14_combout ),
	.datag(!\aluout_EX_r[5]~13_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[5]~353_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[5]~353 .extended_lut = "on";
defparam \aluout_EX_r[5]~353 .lut_mask = 64'h0F0F555500FF0303;
defparam \aluout_EX_r[5]~353 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N1
dffeas \aluout_EX[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[5]~353_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[5]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[5] .is_wysiwyg = "true";
defparam \aluout_EX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N6
cyclonev_lcell_comb \Equal23~7 (
// Equation(s):
// \Equal23~7_combout  = ( aluout_EX[7] & ( !aluout_EX[5] ) )

	.dataa(gnd),
	.datab(!aluout_EX[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(!aluout_EX[7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~7 .extended_lut = "off";
defparam \Equal23~7 .lut_mask = 64'h0000CCCC0000CCCC;
defparam \Equal23~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[74]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[74]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[74]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N20
dffeas \dmem_rtl_0_bypass[74] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[74]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[74]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[74] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[74] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y11_N26
dffeas \regval2_EX[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\regval2_ID[22]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[22] .is_wysiwyg = "true";
defparam \regval2_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N19
dffeas \dmem_rtl_0_bypass[73] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[73]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[73] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[73] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y16_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001290450148BC00C8040000000000000000";
// synopsys translate_on

// Location: M10K_X22_Y2_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a54 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[22]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_first_bit_number = 22;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a54 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N41
dffeas \dmem~23 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~23 .is_wysiwyg = "true";
defparam \dmem~23 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N39
cyclonev_lcell_comb \rd_val_MEM_w[22]~13 (
// Equation(s):
// \rd_val_MEM_w[22]~13_combout  = ( \dmem~23_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0] & 
// ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( !\dmem~23_q  & ( \dmem~0_q  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b 
// [0] & ((\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ))) ) ) ) # ( \dmem~23_q  & ( !\dmem~0_q  ) )

	.dataa(gnd),
	.datab(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\dmem_rtl_0|auto_generated|ram_block1a54~portbdataout ),
	.datae(!\dmem~23_q ),
	.dataf(!\dmem~0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~13 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~13 .lut_mask = 64'h0000FFFF0C3F0C3F;
defparam \rd_val_MEM_w[22]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N0
cyclonev_lcell_comb \rd_val_MEM_w[22]~14 (
// Equation(s):
// \rd_val_MEM_w[22]~14_combout  = ( \Equal23~6_combout  & ( \rd_val_MEM_w[22]~13_combout  & ( (!\Equal23~7_combout  & (((!\dmem~41_combout  & dmem_rtl_0_bypass[74])) # (dmem_rtl_0_bypass[73]))) ) ) ) # ( !\Equal23~6_combout  & ( \rd_val_MEM_w[22]~13_combout 
//  & ( ((!\dmem~41_combout  & dmem_rtl_0_bypass[74])) # (dmem_rtl_0_bypass[73]) ) ) ) # ( \Equal23~6_combout  & ( !\rd_val_MEM_w[22]~13_combout  & ( (!\Equal23~7_combout  & (dmem_rtl_0_bypass[73] & ((!dmem_rtl_0_bypass[74]) # (\dmem~41_combout )))) ) ) ) # 
// ( !\Equal23~6_combout  & ( !\rd_val_MEM_w[22]~13_combout  & ( (dmem_rtl_0_bypass[73] & ((!dmem_rtl_0_bypass[74]) # (\dmem~41_combout ))) ) ) )

	.dataa(!\dmem~41_combout ),
	.datab(!\Equal23~7_combout ),
	.datac(!dmem_rtl_0_bypass[74]),
	.datad(!dmem_rtl_0_bypass[73]),
	.datae(!\Equal23~6_combout ),
	.dataf(!\rd_val_MEM_w[22]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[22]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[22]~14 .extended_lut = "off";
defparam \rd_val_MEM_w[22]~14 .lut_mask = 64'h00F500C40AFF08CC;
defparam \rd_val_MEM_w[22]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N54
cyclonev_lcell_comb \aluout_EX_r[22]~227 (
// Equation(s):
// \aluout_EX_r[22]~227_combout  = ( \regval2_ID[22]~DUPLICATE_q  & ( \Add1~65_sumout  & ( (!\aluout_EX[27]~3_combout  & ((!op2_ID[2]) # ((\regval1_ID[22]~DUPLICATE_q )))) # (\aluout_EX[27]~3_combout  & (((!\Equal14~2_combout )))) ) ) ) # ( 
// !\regval2_ID[22]~DUPLICATE_q  & ( \Add1~65_sumout  & ( (!\aluout_EX[27]~3_combout  & (!op2_ID[2])) # (\aluout_EX[27]~3_combout  & ((!\Equal14~2_combout ))) ) ) ) # ( \regval2_ID[22]~DUPLICATE_q  & ( !\Add1~65_sumout  & ( (!\aluout_EX[27]~3_combout  & 
// (op2_ID[2] & (\regval1_ID[22]~DUPLICATE_q ))) # (\aluout_EX[27]~3_combout  & (((!\Equal14~2_combout )))) ) ) ) # ( !\regval2_ID[22]~DUPLICATE_q  & ( !\Add1~65_sumout  & ( (\aluout_EX[27]~3_combout  & !\Equal14~2_combout ) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\aluout_EX[27]~3_combout ),
	.datad(!\Equal14~2_combout ),
	.datae(!\regval2_ID[22]~DUPLICATE_q ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~227 .extended_lut = "off";
defparam \aluout_EX_r[22]~227 .lut_mask = 64'h0F001F10AFA0BFB0;
defparam \aluout_EX_r[22]~227 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N48
cyclonev_lcell_comb \aluout_EX_r[22]~99 (
// Equation(s):
// \aluout_EX_r[22]~99_combout  = ( \ShiftLeft0~24_combout  & ( \ShiftLeft0~25_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~35_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~8_combout ))) ) ) ) # ( 
// !\ShiftLeft0~24_combout  & ( \ShiftLeft0~25_combout  & ( (!regval2_ID[2] & (((\ShiftLeft0~35_combout ) # (regval2_ID[3])))) # (regval2_ID[2] & (\ShiftLeft0~8_combout  & (regval2_ID[3]))) ) ) ) # ( \ShiftLeft0~24_combout  & ( !\ShiftLeft0~25_combout  & ( 
// (!regval2_ID[2] & (((!regval2_ID[3] & \ShiftLeft0~35_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftLeft0~8_combout ))) ) ) ) # ( !\ShiftLeft0~24_combout  & ( !\ShiftLeft0~25_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3] & 
// \ShiftLeft0~35_combout )))) # (regval2_ID[2] & (\ShiftLeft0~8_combout  & (regval2_ID[3]))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\ShiftLeft0~8_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftLeft0~35_combout ),
	.datae(!\ShiftLeft0~24_combout ),
	.dataf(!\ShiftLeft0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~99 .extended_lut = "off";
defparam \aluout_EX_r[22]~99 .lut_mask = 64'h01A151F10BAB5BFB;
defparam \aluout_EX_r[22]~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y12_N27
cyclonev_lcell_comb \aluout_EX_r[22]~100 (
// Equation(s):
// \aluout_EX_r[22]~100_combout  = ( regval1_ID[31] & ( \aluout_EX_r[22]~99_combout  & ( (!\aluout_EX[27]~4_combout  & (((!\op2_ID[0]~DUPLICATE_q ) # (\ShiftLeft0~18_combout )))) # (\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q )) # 
// (\ShiftRight0~37_combout ))) ) ) ) # ( !regval1_ID[31] & ( \aluout_EX_r[22]~99_combout  & ( (!\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q  & \ShiftLeft0~18_combout )))) # (\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q )) # 
// (\ShiftRight0~37_combout ))) ) ) ) # ( regval1_ID[31] & ( !\aluout_EX_r[22]~99_combout  & ( (!\aluout_EX[27]~4_combout  & (((!\op2_ID[0]~DUPLICATE_q ) # (\ShiftLeft0~18_combout )))) # (\aluout_EX[27]~4_combout  & (\ShiftRight0~37_combout  & 
// (!\op2_ID[0]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[31] & ( !\aluout_EX_r[22]~99_combout  & ( (!\aluout_EX[27]~4_combout  & (((\op2_ID[0]~DUPLICATE_q  & \ShiftLeft0~18_combout )))) # (\aluout_EX[27]~4_combout  & (\ShiftRight0~37_combout  & 
// (!\op2_ID[0]~DUPLICATE_q ))) ) ) )

	.dataa(!\aluout_EX[27]~4_combout ),
	.datab(!\ShiftRight0~37_combout ),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!\ShiftLeft0~18_combout ),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX_r[22]~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~100 .extended_lut = "off";
defparam \aluout_EX_r[22]~100 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \aluout_EX_r[22]~100 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N15
cyclonev_lcell_comb \aluout_EX_r[22]~228 (
// Equation(s):
// \aluout_EX_r[22]~228_combout  = ( \aluout_EX_r[22]~100_combout  & ( (!\aluout_EX[27]~3_combout ) # (!\aluout_EX_r[22]~227_combout ) ) ) # ( !\aluout_EX_r[22]~100_combout  & ( (\aluout_EX[27]~3_combout  & !\aluout_EX_r[22]~227_combout ) ) )

	.dataa(!\aluout_EX[27]~3_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\aluout_EX_r[22]~227_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[22]~100_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~228 .extended_lut = "off";
defparam \aluout_EX_r[22]~228 .lut_mask = 64'h55005500FFAAFFAA;
defparam \aluout_EX_r[22]~228 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N30
cyclonev_lcell_comb \aluout_EX_r[22]~101 (
// Equation(s):
// \aluout_EX_r[22]~101_combout  = ( op1_ID[0] & ( \Equal19~0_combout  & ( (!op1_ID[1] & (((\regval1_ID[22]~DUPLICATE_q ) # (\immval_ID[15]~DUPLICATE_q )))) # (op1_ID[1] & (PC_ID[22])) ) ) ) # ( !op1_ID[0] & ( \Equal19~0_combout  & ( (!op1_ID[1] & 
// (\immval_ID[15]~DUPLICATE_q  & \regval1_ID[22]~DUPLICATE_q )) # (op1_ID[1] & (!\immval_ID[15]~DUPLICATE_q  $ (!\regval1_ID[22]~DUPLICATE_q ))) ) ) ) # ( op1_ID[0] & ( !\Equal19~0_combout  & ( PC_ID[22] ) ) ) # ( !op1_ID[0] & ( !\Equal19~0_combout  & ( 
// PC_ID[22] ) ) )

	.dataa(!op1_ID[1]),
	.datab(!PC_ID[22]),
	.datac(!\immval_ID[15]~DUPLICATE_q ),
	.datad(!\regval1_ID[22]~DUPLICATE_q ),
	.datae(!op1_ID[0]),
	.dataf(!\Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~101 .extended_lut = "off";
defparam \aluout_EX_r[22]~101 .lut_mask = 64'h33333333055A1BBB;
defparam \aluout_EX_r[22]~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N3
cyclonev_lcell_comb \aluout_EX_r[22]~229 (
// Equation(s):
// \aluout_EX_r[22]~229_combout  = ( \aluout_EX_r[22]~101_combout  & ( \Add3~65_sumout  ) ) # ( !\aluout_EX_r[22]~101_combout  & ( \Add3~65_sumout  & ( \always4~0_combout  ) ) ) # ( \aluout_EX_r[22]~101_combout  & ( !\Add3~65_sumout  & ( !\always4~0_combout  
// ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\always4~0_combout ),
	.datad(gnd),
	.datae(!\aluout_EX_r[22]~101_combout ),
	.dataf(!\Add3~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~229 .extended_lut = "off";
defparam \aluout_EX_r[22]~229 .lut_mask = 64'h0000F0F00F0FFFFF;
defparam \aluout_EX_r[22]~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N42
cyclonev_lcell_comb \aluout_EX_r[22]~289 (
// Equation(s):
// \aluout_EX_r[22]~289_combout  = ( !op2_ID[0] & ( ((!\op2_ID[3]~DUPLICATE_q  & (\aluout_EX_r[22]~227_combout )) # (\op2_ID[3]~DUPLICATE_q  & ((!op2_ID[2] & ((\Add2~65_sumout ))) # (op2_ID[2] & (!\aluout_EX_r[22]~227_combout ))))) ) ) # ( op2_ID[0] & ( 
// !\op2_ID[3]~DUPLICATE_q  $ (((!\regval2_ID[22]~DUPLICATE_q  & (!\regval1_ID[22]~DUPLICATE_q )))) ) )

	.dataa(!\regval2_ID[22]~DUPLICATE_q ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\regval1_ID[22]~DUPLICATE_q ),
	.datad(!\Add2~65_sumout ),
	.datae(!op2_ID[0]),
	.dataf(!op2_ID[2]),
	.datag(!\aluout_EX_r[22]~227_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~289_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~289 .extended_lut = "on";
defparam \aluout_EX_r[22]~289 .lut_mask = 64'h0C3F6C6C3C3C6C6C;
defparam \aluout_EX_r[22]~289 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y14_N30
cyclonev_lcell_comb \aluout_EX_r[22]~102 (
// Equation(s):
// \aluout_EX_r[22]~102_combout  = ( \aluout_EX[27]~2_combout  & ( \aluout_EX[27]~3_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[22]~229_combout ))) # (\Equal15~1_combout  & (!\aluout_EX_r[22]~228_combout )) ) ) ) # ( !\aluout_EX[27]~2_combout  & ( 
// \aluout_EX[27]~3_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[22]~229_combout ))) # (\Equal15~1_combout  & (\aluout_EX_r[22]~228_combout )) ) ) ) # ( \aluout_EX[27]~2_combout  & ( !\aluout_EX[27]~3_combout  & ( (!\Equal15~1_combout  & 
// (\aluout_EX_r[22]~229_combout )) # (\Equal15~1_combout  & ((\aluout_EX_r[22]~289_combout ))) ) ) ) # ( !\aluout_EX[27]~2_combout  & ( !\aluout_EX[27]~3_combout  & ( (!\Equal15~1_combout  & ((\aluout_EX_r[22]~229_combout ))) # (\Equal15~1_combout  & 
// (\aluout_EX_r[22]~228_combout )) ) ) )

	.dataa(!\Equal15~1_combout ),
	.datab(!\aluout_EX_r[22]~228_combout ),
	.datac(!\aluout_EX_r[22]~229_combout ),
	.datad(!\aluout_EX_r[22]~289_combout ),
	.datae(!\aluout_EX[27]~2_combout ),
	.dataf(!\aluout_EX[27]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[22]~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[22]~102 .extended_lut = "off";
defparam \aluout_EX_r[22]~102 .lut_mask = 64'h1B1B0A5F1B1B4E4E;
defparam \aluout_EX_r[22]~102 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y14_N31
dffeas \aluout_EX[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[22]~102_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[22]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[22] .is_wysiwyg = "true";
defparam \aluout_EX[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N1
dffeas \regval_MEM[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[22]~14_combout ),
	.asdata(aluout_EX[22]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[22] .is_wysiwyg = "true";
defparam \regval_MEM[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \regs[12][22]~feeder (
// Equation(s):
// \regs[12][22]~feeder_combout  = ( regval_MEM[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][22]~feeder .extended_lut = "off";
defparam \regs[12][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N7
dffeas \regs[12][22] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][22] .is_wysiwyg = "true";
defparam \regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y7_N42
cyclonev_lcell_comb \regval2_ID~25 (
// Equation(s):
// \regval2_ID~25_combout  = ( \regs[4][22]~q  & ( \regs[0][22]~q  & ( (!inst_FE[3]) # ((!inst_FE[2] & ((\regs[8][22]~q ))) # (inst_FE[2] & (\regs[12][22]~q ))) ) ) ) # ( !\regs[4][22]~q  & ( \regs[0][22]~q  & ( (!inst_FE[2] & (((!inst_FE[3]) # 
// (\regs[8][22]~q )))) # (inst_FE[2] & (\regs[12][22]~q  & (inst_FE[3]))) ) ) ) # ( \regs[4][22]~q  & ( !\regs[0][22]~q  & ( (!inst_FE[2] & (((inst_FE[3] & \regs[8][22]~q )))) # (inst_FE[2] & (((!inst_FE[3])) # (\regs[12][22]~q ))) ) ) ) # ( !\regs[4][22]~q 
//  & ( !\regs[0][22]~q  & ( (inst_FE[3] & ((!inst_FE[2] & ((\regs[8][22]~q ))) # (inst_FE[2] & (\regs[12][22]~q )))) ) ) )

	.dataa(!\regs[12][22]~q ),
	.datab(!inst_FE[2]),
	.datac(!inst_FE[3]),
	.datad(!\regs[8][22]~q ),
	.datae(!\regs[4][22]~q ),
	.dataf(!\regs[0][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~25 .extended_lut = "off";
defparam \regval2_ID~25 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \regval2_ID~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N6
cyclonev_lcell_comb \regval2_ID~26 (
// Equation(s):
// \regval2_ID~26_combout  = ( \regs[13][22]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (\regs[9][22]~q ) # (inst_FE[2]) ) ) ) # ( !\regs[13][22]~q  & ( \inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & \regs[9][22]~q ) ) ) ) # ( \regs[13][22]~q  & ( 
// !\inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[1][22]~q ))) # (inst_FE[2] & (\regs[5][22]~q )) ) ) ) # ( !\regs[13][22]~q  & ( !\inst_FE[3]~DUPLICATE_q  & ( (!inst_FE[2] & ((\regs[1][22]~q ))) # (inst_FE[2] & (\regs[5][22]~q )) ) ) )

	.dataa(!\regs[5][22]~q ),
	.datab(!inst_FE[2]),
	.datac(!\regs[1][22]~q ),
	.datad(!\regs[9][22]~q ),
	.datae(!\regs[13][22]~q ),
	.dataf(!\inst_FE[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~26 .extended_lut = "off";
defparam \regval2_ID~26 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \regval2_ID~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y5_N6
cyclonev_lcell_comb \regval2_ID~28 (
// Equation(s):
// \regval2_ID~28_combout  = ( \regs[7][22]~q  & ( \regs[11][22]~q  & ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[3][22]~q ))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][22]~q )))) ) ) ) # ( !\regs[7][22]~q  & ( \regs[11][22]~q  & 
// ( (!inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q )) # (\regs[3][22]~q ))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[15][22]~q )))) ) ) ) # ( \regs[7][22]~q  & ( !\regs[11][22]~q  & ( (!inst_FE[2] & (\regs[3][22]~q  & (!\inst_FE[3]~DUPLICATE_q ))) # 
// (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q ) # (\regs[15][22]~q )))) ) ) ) # ( !\regs[7][22]~q  & ( !\regs[11][22]~q  & ( (!inst_FE[2] & (\regs[3][22]~q  & (!\inst_FE[3]~DUPLICATE_q ))) # (inst_FE[2] & (((\inst_FE[3]~DUPLICATE_q  & \regs[15][22]~q )))) ) ) 
// )

	.dataa(!inst_FE[2]),
	.datab(!\regs[3][22]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[15][22]~q ),
	.datae(!\regs[7][22]~q ),
	.dataf(!\regs[11][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~28 .extended_lut = "off";
defparam \regval2_ID~28 .lut_mask = 64'h202570752A2F7A7F;
defparam \regval2_ID~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N42
cyclonev_lcell_comb \regval2_ID~27 (
// Equation(s):
// \regval2_ID~27_combout  = ( \regs[14][22]~q  & ( \regs[10][22]~q  & ( ((!inst_FE[2] & (\regs[2][22]~q )) # (inst_FE[2] & ((\regs[6][22]~q )))) # (\inst_FE[3]~DUPLICATE_q ) ) ) ) # ( !\regs[14][22]~q  & ( \regs[10][22]~q  & ( (!inst_FE[2] & 
// (((\inst_FE[3]~DUPLICATE_q )) # (\regs[2][22]~q ))) # (inst_FE[2] & (((!\inst_FE[3]~DUPLICATE_q  & \regs[6][22]~q )))) ) ) ) # ( \regs[14][22]~q  & ( !\regs[10][22]~q  & ( (!inst_FE[2] & (\regs[2][22]~q  & (!\inst_FE[3]~DUPLICATE_q ))) # (inst_FE[2] & 
// (((\regs[6][22]~q ) # (\inst_FE[3]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][22]~q  & ( !\regs[10][22]~q  & ( (!\inst_FE[3]~DUPLICATE_q  & ((!inst_FE[2] & (\regs[2][22]~q )) # (inst_FE[2] & ((\regs[6][22]~q ))))) ) ) )

	.dataa(!inst_FE[2]),
	.datab(!\regs[2][22]~q ),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(!\regs[6][22]~q ),
	.datae(!\regs[14][22]~q ),
	.dataf(!\regs[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~27 .extended_lut = "off";
defparam \regval2_ID~27 .lut_mask = 64'h207025752A7A2F7F;
defparam \regval2_ID~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N12
cyclonev_lcell_comb \regval2_ID~29 (
// Equation(s):
// \regval2_ID~29_combout  = ( \regval2_ID~28_combout  & ( \regval2_ID~27_combout  & ( ((!inst_FE[0] & (\regval2_ID~25_combout )) # (inst_FE[0] & ((\regval2_ID~26_combout )))) # (inst_FE[1]) ) ) ) # ( !\regval2_ID~28_combout  & ( \regval2_ID~27_combout  & ( 
// (!inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~25_combout )) # (inst_FE[0] & ((\regval2_ID~26_combout ))))) # (inst_FE[1] & (((!inst_FE[0])))) ) ) ) # ( \regval2_ID~28_combout  & ( !\regval2_ID~27_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & 
// (\regval2_ID~25_combout )) # (inst_FE[0] & ((\regval2_ID~26_combout ))))) # (inst_FE[1] & (((inst_FE[0])))) ) ) ) # ( !\regval2_ID~28_combout  & ( !\regval2_ID~27_combout  & ( (!inst_FE[1] & ((!inst_FE[0] & (\regval2_ID~25_combout )) # (inst_FE[0] & 
// ((\regval2_ID~26_combout ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!\regval2_ID~25_combout ),
	.datac(!\regval2_ID~26_combout ),
	.datad(!inst_FE[0]),
	.datae(!\regval2_ID~28_combout ),
	.dataf(!\regval2_ID~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~29 .extended_lut = "off";
defparam \regval2_ID~29 .lut_mask = 64'h220A225F770A775F;
defparam \regval2_ID~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N13
dffeas \regval2_ID[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[22] .is_wysiwyg = "true";
defparam \regval2_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N51
cyclonev_lcell_comb \LessThan6~18 (
// Equation(s):
// \LessThan6~18_combout  = ( \LessThan6~1_combout  & ( (!\Equal14~3_combout  & !\Equal14~0_combout ) ) )

	.dataa(!\Equal14~3_combout ),
	.datab(gnd),
	.datac(!\Equal14~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\LessThan6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~18 .extended_lut = "off";
defparam \LessThan6~18 .lut_mask = 64'h00000000A0A0A0A0;
defparam \LessThan6~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y11_N53
dffeas \regval1_ID[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~49_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[23]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[23] .is_wysiwyg = "true";
defparam \regval1_ID[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y9_N38
dffeas \regval1_ID[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~44_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[22]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[22] .is_wysiwyg = "true";
defparam \regval1_ID[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N12
cyclonev_lcell_comb \LessThan5~21 (
// Equation(s):
// \LessThan5~21_combout  = ( \regval2_ID[26]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & ((!\regval2_ID[28]~DUPLICATE_q ) # (regval1_ID[28]))) # (\regval2_ID[27]~DUPLICATE_q  & (!\regval2_ID[28]~DUPLICATE_q  & 
// regval1_ID[28])) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[28]~DUPLICATE_q  & ((!\regval2_ID[27]~DUPLICATE_q ) # ((regval1_ID[26]) # (regval1_ID[28])))) # (\regval2_ID[28]~DUPLICATE_q  & (regval1_ID[28] & 
// ((!\regval2_ID[27]~DUPLICATE_q ) # (regval1_ID[26])))) ) ) ) # ( \regval2_ID[26]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[28]~DUPLICATE_q  & regval1_ID[28]) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  
// & ( (!\regval2_ID[28]~DUPLICATE_q  & (((!\regval2_ID[27]~DUPLICATE_q  & regval1_ID[26])) # (regval1_ID[28]))) # (\regval2_ID[28]~DUPLICATE_q  & (!\regval2_ID[27]~DUPLICATE_q  & (regval1_ID[28] & regval1_ID[26]))) ) ) )

	.dataa(!\regval2_ID[27]~DUPLICATE_q ),
	.datab(!\regval2_ID[28]~DUPLICATE_q ),
	.datac(!regval1_ID[28]),
	.datad(!regval1_ID[26]),
	.datae(!\regval2_ID[26]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~21 .extended_lut = "off";
defparam \LessThan5~21 .lut_mask = 64'h0C8E0C0C8ECF8E8E;
defparam \LessThan5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N18
cyclonev_lcell_comb \LessThan5~22 (
// Equation(s):
// \LessThan5~22_combout  = ( regval1_ID[24] & ( !\LessThan5~21_combout  & ( (!\LessThan6~1_combout ) # ((!regval2_ID[24] & (regval2_ID[25] & !regval1_ID[25])) # (regval2_ID[24] & ((!regval1_ID[25]) # (regval2_ID[25])))) ) ) ) # ( !regval1_ID[24] & ( 
// !\LessThan5~21_combout  & ( ((!\LessThan6~1_combout ) # (!regval1_ID[25])) # (regval2_ID[25]) ) ) )

	.dataa(!regval2_ID[24]),
	.datab(!regval2_ID[25]),
	.datac(!\LessThan6~1_combout ),
	.datad(!regval1_ID[25]),
	.datae(!regval1_ID[24]),
	.dataf(!\LessThan5~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~22 .extended_lut = "off";
defparam \LessThan5~22 .lut_mask = 64'hFFF3F7F100000000;
defparam \LessThan5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N54
cyclonev_lcell_comb \LessThan5~23 (
// Equation(s):
// \LessThan5~23_combout  = ( regval1_ID[22] & ( \LessThan5~22_combout  & ( (!\LessThan6~18_combout ) # ((!regval2_ID[22] & (\regval2_ID[23]~DUPLICATE_q  & !regval1_ID[23])) # (regval2_ID[22] & ((!regval1_ID[23]) # (\regval2_ID[23]~DUPLICATE_q )))) ) ) ) # ( 
// !regval1_ID[22] & ( \LessThan5~22_combout  & ( ((!\LessThan6~18_combout ) # (!regval1_ID[23])) # (\regval2_ID[23]~DUPLICATE_q ) ) ) )

	.dataa(!regval2_ID[22]),
	.datab(!\regval2_ID[23]~DUPLICATE_q ),
	.datac(!\LessThan6~18_combout ),
	.datad(!regval1_ID[23]),
	.datae(!regval1_ID[22]),
	.dataf(!\LessThan5~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~23 .extended_lut = "off";
defparam \LessThan5~23 .lut_mask = 64'h00000000FFF3F7F1;
defparam \LessThan5~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N13
dffeas \regval2_ID[31]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~89_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval2_ID[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[31]~DUPLICATE .is_wysiwyg = "true";
defparam \regval2_ID[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N54
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( regval1_ID[31] & ( regval2_ID[29] & ( (\regval2_ID[31]~DUPLICATE_q  & (!\regval2_ID[30]~DUPLICATE_q  & regval1_ID[30])) ) ) ) # ( !regval1_ID[31] & ( regval2_ID[29] & ( ((!\regval2_ID[30]~DUPLICATE_q  & regval1_ID[30])) # 
// (\regval2_ID[31]~DUPLICATE_q ) ) ) ) # ( regval1_ID[31] & ( !regval2_ID[29] & ( (\regval2_ID[31]~DUPLICATE_q  & ((!\regval1_ID[29]~DUPLICATE_q  & (!\regval2_ID[30]~DUPLICATE_q  & regval1_ID[30])) # (\regval1_ID[29]~DUPLICATE_q  & 
// ((!\regval2_ID[30]~DUPLICATE_q ) # (regval1_ID[30]))))) ) ) ) # ( !regval1_ID[31] & ( !regval2_ID[29] & ( ((!\regval1_ID[29]~DUPLICATE_q  & (!\regval2_ID[30]~DUPLICATE_q  & regval1_ID[30])) # (\regval1_ID[29]~DUPLICATE_q  & ((!\regval2_ID[30]~DUPLICATE_q 
// ) # (regval1_ID[30])))) # (\regval2_ID[31]~DUPLICATE_q ) ) ) )

	.dataa(!\regval2_ID[31]~DUPLICATE_q ),
	.datab(!\regval1_ID[29]~DUPLICATE_q ),
	.datac(!\regval2_ID[30]~DUPLICATE_q ),
	.datad(!regval1_ID[30]),
	.datae(!regval1_ID[31]),
	.dataf(!regval2_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h75F7105155F50050;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y10_N24
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( !op1_ID[0] & ( !\Selector0~0_combout  & ( op1_ID[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op1_ID[1]),
	.datad(gnd),
	.datae(!op1_ID[0]),
	.dataf(!\Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h0F0F000000000000;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N15
cyclonev_lcell_comb \LessThan5~5 (
// Equation(s):
// \LessThan5~5_combout  = ( regval1_ID[3] & ( (!regval2_ID[3]) # ((!regval2_ID[2] & regval1_ID[2])) ) ) # ( !regval1_ID[3] & ( (!regval2_ID[2] & (!regval2_ID[3] & regval1_ID[2])) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~5 .extended_lut = "off";
defparam \LessThan5~5 .lut_mask = 64'h08080808CECECECE;
defparam \LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N24
cyclonev_lcell_comb \LessThan5~4 (
// Equation(s):
// \LessThan5~4_combout  = ( regval1_ID[1] & ( (!regval2_ID[1]) # ((!\regval2_ID[0]~DUPLICATE_q  & regval1_ID[0])) ) ) # ( !regval1_ID[1] & ( (!\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[0] & !regval2_ID[1])) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[0]~DUPLICATE_q ),
	.datac(!regval1_ID[0]),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~4 .extended_lut = "off";
defparam \LessThan5~4 .lut_mask = 64'h0C000C00FF0CFF0C;
defparam \LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N0
cyclonev_lcell_comb \LessThan5~6 (
// Equation(s):
// \LessThan5~6_combout  = ( \Equal14~5_combout  & ( \LessThan5~4_combout  & ( (\Equal14~4_combout  & (\LessThan6~0_combout  & ((\LessThan5~5_combout ) # (\Equal14~11_combout )))) ) ) ) # ( \Equal14~5_combout  & ( !\LessThan5~4_combout  & ( 
// (\Equal14~4_combout  & (\LessThan6~0_combout  & \LessThan5~5_combout )) ) ) )

	.dataa(!\Equal14~4_combout ),
	.datab(!\LessThan6~0_combout ),
	.datac(!\Equal14~11_combout ),
	.datad(!\LessThan5~5_combout ),
	.datae(!\Equal14~5_combout ),
	.dataf(!\LessThan5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~6 .extended_lut = "off";
defparam \LessThan5~6 .lut_mask = 64'h0000001100000111;
defparam \LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N15
cyclonev_lcell_comb \LessThan5~11 (
// Equation(s):
// \LessThan5~11_combout  = ( \regval2_ID[10]~DUPLICATE_q  & ( (!\regval2_ID[11]~DUPLICATE_q  & \regval1_ID[11]~DUPLICATE_q ) ) ) # ( !\regval2_ID[10]~DUPLICATE_q  & ( (!\regval1_ID[10]~DUPLICATE_q  & (!\regval2_ID[11]~DUPLICATE_q  & 
// \regval1_ID[11]~DUPLICATE_q )) # (\regval1_ID[10]~DUPLICATE_q  & ((!\regval2_ID[11]~DUPLICATE_q ) # (\regval1_ID[11]~DUPLICATE_q ))) ) )

	.dataa(!\regval1_ID[10]~DUPLICATE_q ),
	.datab(!\regval2_ID[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval1_ID[11]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~11 .extended_lut = "off";
defparam \LessThan5~11 .lut_mask = 64'h44DD44DD00CC00CC;
defparam \LessThan5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N30
cyclonev_lcell_comb \LessThan5~12 (
// Equation(s):
// \LessThan5~12_combout  = ( \LessThan5~3_combout  & ( \LessThan5~11_combout  & ( (\LessThan5~2_combout  & (\Equal14~7_combout  & (\LessThan5~1_combout  & \LessThan5~0_combout ))) ) ) )

	.dataa(!\LessThan5~2_combout ),
	.datab(!\Equal14~7_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan5~0_combout ),
	.datae(!\LessThan5~3_combout ),
	.dataf(!\LessThan5~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~12 .extended_lut = "off";
defparam \LessThan5~12 .lut_mask = 64'h0000000000000001;
defparam \LessThan5~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N51
cyclonev_lcell_comb \LessThan5~8 (
// Equation(s):
// \LessThan5~8_combout  = ( regval1_ID[6] & ( (!\regval2_ID[7]~DUPLICATE_q  & ((!\regval2_ID[6]~DUPLICATE_q ) # (regval1_ID[7]))) # (\regval2_ID[7]~DUPLICATE_q  & (!\regval2_ID[6]~DUPLICATE_q  & regval1_ID[7])) ) ) # ( !regval1_ID[6] & ( 
// (!\regval2_ID[7]~DUPLICATE_q  & regval1_ID[7]) ) )

	.dataa(!\regval2_ID[7]~DUPLICATE_q ),
	.datab(!\regval2_ID[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!regval1_ID[7]),
	.datae(gnd),
	.dataf(!regval1_ID[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~8 .extended_lut = "off";
defparam \LessThan5~8 .lut_mask = 64'h00AA00AA88EE88EE;
defparam \LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N51
cyclonev_lcell_comb \LessThan5~9 (
// Equation(s):
// \LessThan5~9_combout  = ( \regval2_ID[8]~DUPLICATE_q  & ( (regval1_ID[9] & !regval2_ID[9]) ) ) # ( !\regval2_ID[8]~DUPLICATE_q  & ( (!regval1_ID[8] & (regval1_ID[9] & !regval2_ID[9])) # (regval1_ID[8] & ((!regval2_ID[9]) # (regval1_ID[9]))) ) )

	.dataa(!regval1_ID[8]),
	.datab(!regval1_ID[9]),
	.datac(gnd),
	.datad(!regval2_ID[9]),
	.datae(gnd),
	.dataf(!\regval2_ID[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~9 .extended_lut = "off";
defparam \LessThan5~9 .lut_mask = 64'h7711771133003300;
defparam \LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N15
cyclonev_lcell_comb \LessThan5~7 (
// Equation(s):
// \LessThan5~7_combout  = ( regval2_ID[4] & ( (regval1_ID[5] & !\regval2_ID[5]~DUPLICATE_q ) ) ) # ( !regval2_ID[4] & ( (!regval1_ID[5] & (\regval1_ID[4]~DUPLICATE_q  & !\regval2_ID[5]~DUPLICATE_q )) # (regval1_ID[5] & ((!\regval2_ID[5]~DUPLICATE_q ) # 
// (\regval1_ID[4]~DUPLICATE_q ))) ) )

	.dataa(!regval1_ID[5]),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\regval2_ID[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~7 .extended_lut = "off";
defparam \LessThan5~7 .lut_mask = 64'h7711771155005500;
defparam \LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N54
cyclonev_lcell_comb \LessThan5~10 (
// Equation(s):
// \LessThan5~10_combout  = ( \LessThan6~0_combout  & ( (!\LessThan5~8_combout  & (!\LessThan5~9_combout  & ((!\Equal14~4_combout ) # (!\LessThan5~7_combout )))) ) ) # ( !\LessThan6~0_combout  & ( !\LessThan5~9_combout  ) )

	.dataa(!\LessThan5~8_combout ),
	.datab(!\LessThan5~9_combout ),
	.datac(!\Equal14~4_combout ),
	.datad(!\LessThan5~7_combout ),
	.datae(gnd),
	.dataf(!\LessThan6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~10 .extended_lut = "off";
defparam \LessThan5~10 .lut_mask = 64'hCCCCCCCC88808880;
defparam \LessThan5~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N54
cyclonev_lcell_comb \LessThan5~14 (
// Equation(s):
// \LessThan5~14_combout  = ( regval1_ID[18] & ( (!regval2_ID[19] & ((!regval2_ID[18]) # (\regval1_ID[19]~DUPLICATE_q ))) # (regval2_ID[19] & (!regval2_ID[18] & \regval1_ID[19]~DUPLICATE_q )) ) ) # ( !regval1_ID[18] & ( (!regval2_ID[19] & 
// \regval1_ID[19]~DUPLICATE_q ) ) )

	.dataa(!regval2_ID[19]),
	.datab(gnd),
	.datac(!regval2_ID[18]),
	.datad(!\regval1_ID[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~14 .extended_lut = "off";
defparam \LessThan5~14 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \LessThan5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N57
cyclonev_lcell_comb \LessThan5~13 (
// Equation(s):
// \LessThan5~13_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (!regval2_ID[17] & ((!regval2_ID[16]) # (regval1_ID[17]))) # (regval2_ID[17] & (regval1_ID[17] & !regval2_ID[16])) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (!regval2_ID[17] & regval1_ID[17]) ) )

	.dataa(gnd),
	.datab(!regval2_ID[17]),
	.datac(!regval1_ID[17]),
	.datad(!regval2_ID[16]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~13 .extended_lut = "off";
defparam \LessThan5~13 .lut_mask = 64'h0C0C0C0CCF0CCF0C;
defparam \LessThan5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N12
cyclonev_lcell_comb \LessThan5~15 (
// Equation(s):
// \LessThan5~15_combout  = ( regval2_ID[21] & ( regval1_ID[21] & ( (regval1_ID[20] & !regval2_ID[20]) ) ) ) # ( !regval2_ID[21] & ( regval1_ID[21] ) ) # ( !regval2_ID[21] & ( !regval1_ID[21] & ( (regval1_ID[20] & !regval2_ID[20]) ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[20]),
	.datac(!regval2_ID[20]),
	.datad(gnd),
	.datae(!regval2_ID[21]),
	.dataf(!regval1_ID[21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~15 .extended_lut = "off";
defparam \LessThan5~15 .lut_mask = 64'h30300000FFFF3030;
defparam \LessThan5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N18
cyclonev_lcell_comb \LessThan5~16 (
// Equation(s):
// \LessThan5~16_combout  = ( !\LessThan5~15_combout  & ( (!\LessThan5~0_combout ) # ((!\LessThan5~14_combout  & ((!\LessThan5~1_combout ) # (!\LessThan5~13_combout )))) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\LessThan5~0_combout ),
	.datac(!\LessThan5~14_combout ),
	.datad(!\LessThan5~13_combout ),
	.datae(gnd),
	.dataf(!\LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~16 .extended_lut = "off";
defparam \LessThan5~16 .lut_mask = 64'hFCECFCEC00000000;
defparam \LessThan5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N42
cyclonev_lcell_comb \LessThan5~18 (
// Equation(s):
// \LessThan5~18_combout  = ( \regval2_ID[12]~DUPLICATE_q  & ( (regval1_ID[13] & !regval2_ID[13]) ) ) # ( !\regval2_ID[12]~DUPLICATE_q  & ( (!regval1_ID[12] & (regval1_ID[13] & !regval2_ID[13])) # (regval1_ID[12] & ((!regval2_ID[13]) # (regval1_ID[13]))) ) )

	.dataa(!regval1_ID[12]),
	.datab(!regval1_ID[13]),
	.datac(!regval2_ID[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regval2_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~18 .extended_lut = "off";
defparam \LessThan5~18 .lut_mask = 64'h7171717130303030;
defparam \LessThan5~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y6_N21
cyclonev_lcell_comb \LessThan5~17 (
// Equation(s):
// \LessThan5~17_combout  = ( !regval2_ID[15] & ( \regval2_ID[14]~DUPLICATE_q  & ( regval1_ID[15] ) ) ) # ( regval2_ID[15] & ( !\regval2_ID[14]~DUPLICATE_q  & ( (\regval1_ID[14]~DUPLICATE_q  & regval1_ID[15]) ) ) ) # ( !regval2_ID[15] & ( 
// !\regval2_ID[14]~DUPLICATE_q  & ( (regval1_ID[15]) # (\regval1_ID[14]~DUPLICATE_q ) ) ) )

	.dataa(!\regval1_ID[14]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval1_ID[15]),
	.datae(!regval2_ID[15]),
	.dataf(!\regval2_ID[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~17 .extended_lut = "off";
defparam \LessThan5~17 .lut_mask = 64'h55FF005500FF0000;
defparam \LessThan5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N42
cyclonev_lcell_comb \LessThan5~19 (
// Equation(s):
// \LessThan5~19_combout  = ( \LessThan5~18_combout  & ( \LessThan5~17_combout  & ( (\LessThan5~1_combout  & (\LessThan5~2_combout  & \LessThan5~0_combout )) ) ) ) # ( !\LessThan5~18_combout  & ( \LessThan5~17_combout  & ( (\LessThan5~1_combout  & 
// (\LessThan5~2_combout  & \LessThan5~0_combout )) ) ) ) # ( \LessThan5~18_combout  & ( !\LessThan5~17_combout  & ( (\LessThan5~1_combout  & (\Equal14~7_combout  & (\LessThan5~2_combout  & \LessThan5~0_combout ))) ) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\Equal14~7_combout ),
	.datac(!\LessThan5~2_combout ),
	.datad(!\LessThan5~0_combout ),
	.datae(!\LessThan5~18_combout ),
	.dataf(!\LessThan5~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~19 .extended_lut = "off";
defparam \LessThan5~19 .lut_mask = 64'h0000000100050005;
defparam \LessThan5~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N6
cyclonev_lcell_comb \LessThan5~20 (
// Equation(s):
// \LessThan5~20_combout  = ( !\LessThan5~19_combout  & ( \Equal14~9_combout  & ( (!\LessThan5~6_combout  & (!\LessThan5~12_combout  & (\LessThan5~10_combout  & \LessThan5~16_combout ))) ) ) ) # ( !\LessThan5~19_combout  & ( !\Equal14~9_combout  & ( 
// (!\LessThan5~12_combout  & \LessThan5~16_combout ) ) ) )

	.dataa(!\LessThan5~6_combout ),
	.datab(!\LessThan5~12_combout ),
	.datac(!\LessThan5~10_combout ),
	.datad(!\LessThan5~16_combout ),
	.datae(!\LessThan5~19_combout ),
	.dataf(!\Equal14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan5~20 .extended_lut = "off";
defparam \LessThan5~20 .lut_mask = 64'h00CC000000080000;
defparam \LessThan5~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N2
dffeas \op1_ID[0]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\op1_ID[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0]~DUPLICATE .is_wysiwyg = "true";
defparam \op1_ID[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N42
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \op1_ID[0]~DUPLICATE_q  & ( \Equal14~9_combout  & ( (op1_ID[1] & ((!\Equal14~10_combout ) # ((!\Equal14~6_combout ) # (!\Equal14~13_combout )))) ) ) ) # ( !\op1_ID[0]~DUPLICATE_q  & ( \Equal14~9_combout  & ( (!op1_ID[1] & 
// (\Equal14~10_combout  & (\Equal14~6_combout  & \Equal14~13_combout ))) ) ) ) # ( \op1_ID[0]~DUPLICATE_q  & ( !\Equal14~9_combout  & ( op1_ID[1] ) ) )

	.dataa(!op1_ID[1]),
	.datab(!\Equal14~10_combout ),
	.datac(!\Equal14~6_combout ),
	.datad(!\Equal14~13_combout ),
	.datae(!\op1_ID[0]~DUPLICATE_q ),
	.dataf(!\Equal14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0000555500025554;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N30
cyclonev_lcell_comb \Selector0~3 (
// Equation(s):
// \Selector0~3_combout  = ( \LessThan5~20_combout  & ( !\Selector0~2_combout  & ( (!\Selector0~1_combout ) # ((!\LessThan5~23_combout  & \Equal14~12_combout )) ) ) ) # ( !\LessThan5~20_combout  & ( !\Selector0~2_combout  & ( (!\Selector0~1_combout ) # 
// ((\Equal14~12_combout  & ((!\LessThan5~23_combout ) # (\Equal14~10_combout )))) ) ) )

	.dataa(!\LessThan5~23_combout ),
	.datab(!\Equal14~12_combout ),
	.datac(!\Selector0~1_combout ),
	.datad(!\Equal14~10_combout ),
	.datae(!\LessThan5~20_combout ),
	.dataf(!\Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~3 .extended_lut = "off";
defparam \Selector0~3 .lut_mask = 64'hF2F3F2F200000000;
defparam \Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N24
cyclonev_lcell_comb \Add0~127 (
// Equation(s):
// \Add0~127_combout  = ( \regval1_ID[4]~DUPLICATE_q  & ( PC_ID[4] ) ) # ( !\regval1_ID[4]~DUPLICATE_q  & ( PC_ID[4] & ( (\pctarget_EX_w~0_combout  & ((!\Selector0~3_combout ) # ((!\LessThan6~23_combout  & \Equal20~0_combout )))) ) ) ) # ( 
// \regval1_ID[4]~DUPLICATE_q  & ( !PC_ID[4] & ( (!\pctarget_EX_w~0_combout ) # ((\Selector0~3_combout  & ((!\Equal20~0_combout ) # (\LessThan6~23_combout )))) ) ) )

	.dataa(!\LessThan6~23_combout ),
	.datab(!\Selector0~3_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\pctarget_EX_w~0_combout ),
	.datae(!\regval1_ID[4]~DUPLICATE_q ),
	.dataf(!PC_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~127 .extended_lut = "off";
defparam \Add0~127 .lut_mask = 64'h0000FF3100CEFFFF;
defparam \Add0~127 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N21
cyclonev_lcell_comb \PC_FE[4]~feeder (
// Equation(s):
// \PC_FE[4]~feeder_combout  = ( \Add0~29_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[4]~feeder .extended_lut = "off";
defparam \PC_FE[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N22
dffeas \PC_FE[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[4]~feeder_combout ),
	.asdata(PC_ID[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[4] .is_wysiwyg = "true";
defparam \PC_FE[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N24
cyclonev_lcell_comb \imem~79 (
// Equation(s):
// \imem~79_combout  = ( PC_FE[5] & ( PC_FE[7] & ( (!PC_FE[3] & (PC_FE[6] & (!PC_FE[4] $ (!PC_FE[2])))) # (PC_FE[3] & (!PC_FE[4] & (PC_FE[2] & !PC_FE[6]))) ) ) ) # ( !PC_FE[5] & ( PC_FE[7] & ( (!PC_FE[3] & (!PC_FE[4] & (PC_FE[2]))) # (PC_FE[3] & (PC_FE[4] & 
// (!PC_FE[2] $ (!PC_FE[6])))) ) ) ) # ( PC_FE[5] & ( !PC_FE[7] & ( (!PC_FE[6] & (PC_FE[3] & (!PC_FE[4] & PC_FE[2]))) # (PC_FE[6] & (!PC_FE[2] $ (((!PC_FE[3] & PC_FE[4]))))) ) ) ) # ( !PC_FE[5] & ( !PC_FE[7] & ( (!PC_FE[4] & (PC_FE[2] & ((!PC_FE[3]) # 
// (PC_FE[6])))) # (PC_FE[4] & (!PC_FE[2] & (!PC_FE[3] $ (PC_FE[6])))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[6]),
	.datae(!PC_FE[5]),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~79 .extended_lut = "off";
defparam \imem~79 .lut_mask = 64'h281C04D209180428;
defparam \imem~79 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y12_N12
cyclonev_lcell_comb \imem~118 (
// Equation(s):
// \imem~118_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[7] & ((!PC_FE[6] & (!PC_FE[3] & !PC_FE[5])) # (PC_FE[6] & (PC_FE[3] & PC_FE[5])))) ) ) ) # ( !PC_FE[2] & ( 
// !PC_FE[4] & ( (!PC_FE[5] & ((!PC_FE[6] & (!PC_FE[3] & PC_FE[7])) # (PC_FE[6] & (PC_FE[3] & !PC_FE[7])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~118_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~118 .extended_lut = "off";
defparam \imem~118 .lut_mask = 64'h1080000081000200;
defparam \imem~118 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N6
cyclonev_lcell_comb \imem~80 (
// Equation(s):
// \imem~80_combout  = ( \imem~118_combout  & ( (\imem~3_combout  & ((\imem~79_combout ) # (\PC_FE[9]~DUPLICATE_q ))) ) ) # ( !\imem~118_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & (\imem~3_combout  & \imem~79_combout )) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~79_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~118_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~80 .extended_lut = "off";
defparam \imem~80 .lut_mask = 64'h0202020213131313;
defparam \imem~80 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N7
dffeas \inst_FE[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~80_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[15]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[15] .is_wysiwyg = "true";
defparam \inst_FE[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N36
cyclonev_lcell_comb \immval_ID[7]~feeder (
// Equation(s):
// \immval_ID[7]~feeder_combout  = ( inst_FE[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[7]~feeder .extended_lut = "off";
defparam \immval_ID[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N37
dffeas \immval_ID[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[7]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[7] .is_wysiwyg = "true";
defparam \immval_ID[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X12_Y9_N1
dffeas \PC_ID[7]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N9
cyclonev_lcell_comb \aluout_EX_r[7]~15 (
// Equation(s):
// \aluout_EX_r[7]~15_combout  = ( \aluout_EX_r[3]~1_combout  & ( \PC_ID[7]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & (!regval1_ID[7] $ (!immval_ID[7]))) ) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( \PC_ID[7]~DUPLICATE_q  & ( ((!\aluout_EX_r[3]~0_combout ) 
// # (immval_ID[7])) # (regval1_ID[7]) ) ) ) # ( \aluout_EX_r[3]~1_combout  & ( !\PC_ID[7]~DUPLICATE_q  & ( (\aluout_EX_r[3]~0_combout  & (!regval1_ID[7] $ (!immval_ID[7]))) ) ) ) # ( !\aluout_EX_r[3]~1_combout  & ( !\PC_ID[7]~DUPLICATE_q  & ( 
// (\aluout_EX_r[3]~0_combout  & ((immval_ID[7]) # (regval1_ID[7]))) ) ) )

	.dataa(!regval1_ID[7]),
	.datab(!\aluout_EX_r[3]~0_combout ),
	.datac(!immval_ID[7]),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~1_combout ),
	.dataf(!\PC_ID[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~15 .extended_lut = "off";
defparam \aluout_EX_r[7]~15 .lut_mask = 64'h13131212DFDF1212;
defparam \aluout_EX_r[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N15
cyclonev_lcell_comb \aluout_EX_r[7]~201 (
// Equation(s):
// \aluout_EX_r[7]~201_combout  = ( \regval2_ID[7]~DUPLICATE_q  & ( \aluout_EX_r[3]~9_combout  & ( (\aluout_EX_r[3]~10_combout  & (!op2_ID[3] $ (((!regval1_ID[7]) # (!op2_ID[2]))))) ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( \aluout_EX_r[3]~9_combout  & ( 
// (!\aluout_EX_r[3]~10_combout  & (!regval1_ID[7])) # (\aluout_EX_r[3]~10_combout  & ((op2_ID[3]))) ) ) ) # ( \regval2_ID[7]~DUPLICATE_q  & ( !\aluout_EX_r[3]~9_combout  & ( \aluout_EX_r[3]~10_combout  ) ) ) # ( !\regval2_ID[7]~DUPLICATE_q  & ( 
// !\aluout_EX_r[3]~9_combout  & ( (regval1_ID[7] & \aluout_EX_r[3]~10_combout ) ) ) )

	.dataa(!regval1_ID[7]),
	.datab(!op2_ID[2]),
	.datac(!op2_ID[3]),
	.datad(!\aluout_EX_r[3]~10_combout ),
	.datae(!\regval2_ID[7]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[3]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~201 .extended_lut = "off";
defparam \aluout_EX_r[7]~201 .lut_mask = 64'h005500FFAA0F001E;
defparam \aluout_EX_r[7]~201 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N30
cyclonev_lcell_comb \aluout_EX_r[7]~18 (
// Equation(s):
// \aluout_EX_r[7]~18_combout  = ( op2_ID[2] & ( \Add1~5_sumout  & ( \aluout_EX_r[7]~201_combout  ) ) ) # ( !op2_ID[2] & ( \Add1~5_sumout  & ( (!\aluout_EX_r[3]~10_combout  & (((\aluout_EX_r[7]~201_combout )))) # (\aluout_EX_r[3]~10_combout  & 
// ((!\aluout_EX_r[3]~9_combout  & ((\aluout_EX_r[7]~201_combout ))) # (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[7]~201_combout ) # (\Add2~5_sumout ))))) ) ) ) # ( op2_ID[2] & ( !\Add1~5_sumout  & ( \aluout_EX_r[7]~201_combout  ) ) ) # ( !op2_ID[2] & ( 
// !\Add1~5_sumout  & ( (\aluout_EX_r[7]~201_combout  & ((!\aluout_EX_r[3]~10_combout ) # ((!\aluout_EX_r[3]~9_combout ) # (\Add2~5_sumout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\aluout_EX_r[3]~9_combout ),
	.datac(!\Add2~5_sumout ),
	.datad(!\aluout_EX_r[7]~201_combout ),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~18 .extended_lut = "off";
defparam \aluout_EX_r[7]~18 .lut_mask = 64'h00EF00FF11EF00FF;
defparam \aluout_EX_r[7]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[7]~19 (
// Equation(s):
// \aluout_EX_r[7]~19_combout  = ( \aluout_EX_r[3]~7_combout  & ( \aluout_EX_r[7]~18_combout  & ( (!\aluout_EX_r[3]~8_combout  & (!\regval2_ID[7]~DUPLICATE_q  $ (!\regval1_ID[7]~DUPLICATE_q ))) ) ) ) # ( !\aluout_EX_r[3]~7_combout  & ( 
// \aluout_EX_r[7]~18_combout  & ( (!\aluout_EX_r[3]~8_combout ) # (!\regval2_ID[7]~DUPLICATE_q  $ (\regval1_ID[7]~DUPLICATE_q )) ) ) ) # ( \aluout_EX_r[3]~7_combout  & ( !\aluout_EX_r[7]~18_combout  & ( (!\aluout_EX_r[3]~8_combout  & 
// (!\regval2_ID[7]~DUPLICATE_q  $ (!\regval1_ID[7]~DUPLICATE_q ))) ) ) ) # ( !\aluout_EX_r[3]~7_combout  & ( !\aluout_EX_r[7]~18_combout  & ( (\aluout_EX_r[3]~8_combout  & (!\regval2_ID[7]~DUPLICATE_q  $ (\regval1_ID[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[7]~DUPLICATE_q ),
	.datab(!\aluout_EX_r[3]~8_combout ),
	.datac(!\regval1_ID[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\aluout_EX_r[3]~7_combout ),
	.dataf(!\aluout_EX_r[7]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~19 .extended_lut = "off";
defparam \aluout_EX_r[7]~19 .lut_mask = 64'h21214848EDED4848;
defparam \aluout_EX_r[7]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N30
cyclonev_lcell_comb \ShiftRight0~17 (
// Equation(s):
// \ShiftRight0~17_combout  = ( regval1_ID[8] & ( regval1_ID[10] & ( ((!regval2_ID[1] & (regval1_ID[7])) # (regval2_ID[1] & ((regval1_ID[9])))) # (\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[8] & ( regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((!regval2_ID[1] & (regval1_ID[7])) # (regval2_ID[1] & ((regval1_ID[9]))))) # (\regval2_ID[0]~DUPLICATE_q  & (((regval2_ID[1])))) ) ) ) # ( regval1_ID[8] & ( !regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[7])) # 
// (regval2_ID[1] & ((regval1_ID[9]))))) # (\regval2_ID[0]~DUPLICATE_q  & (((!regval2_ID[1])))) ) ) ) # ( !regval1_ID[8] & ( !regval1_ID[10] & ( (!\regval2_ID[0]~DUPLICATE_q  & ((!regval2_ID[1] & (regval1_ID[7])) # (regval2_ID[1] & ((regval1_ID[9]))))) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[7]),
	.datac(!regval1_ID[9]),
	.datad(!regval2_ID[1]),
	.datae(!regval1_ID[8]),
	.dataf(!regval1_ID[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftRight0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftRight0~17 .extended_lut = "off";
defparam \ShiftRight0~17 .lut_mask = 64'h220A770A225F775F;
defparam \ShiftRight0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N12
cyclonev_lcell_comb \aluout_EX_r[7]~16 (
// Equation(s):
// \aluout_EX_r[7]~16_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~17_combout  & ( (!regval2_ID[3]) # ((!regval2_ID[2] & ((\ShiftRight0~19_combout ))) # (regval2_ID[2] & (\ShiftRight0~20_combout ))) ) ) ) # ( !\ShiftRight0~18_combout  & ( 
// \ShiftRight0~17_combout  & ( (!regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~19_combout )))) # (regval2_ID[2] & (\ShiftRight0~20_combout  & (regval2_ID[3]))) ) ) ) # ( \ShiftRight0~18_combout  & ( !\ShiftRight0~17_combout  & ( (!regval2_ID[2] & 
// (((regval2_ID[3] & \ShiftRight0~19_combout )))) # (regval2_ID[2] & (((!regval2_ID[3])) # (\ShiftRight0~20_combout ))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~17_combout  & ( (regval2_ID[3] & ((!regval2_ID[2] & ((\ShiftRight0~19_combout ))) # 
// (regval2_ID[2] & (\ShiftRight0~20_combout )))) ) ) )

	.dataa(!\ShiftRight0~20_combout ),
	.datab(!regval2_ID[2]),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~19_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~16 .extended_lut = "off";
defparam \aluout_EX_r[7]~16 .lut_mask = 64'h010D313DC1CDF1FD;
defparam \aluout_EX_r[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N39
cyclonev_lcell_comb \aluout_EX_r[7]~17 (
// Equation(s):
// \aluout_EX_r[7]~17_combout  = ( \ShiftRight0~16_combout  & ( \aluout_EX_r[7]~16_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout )) # (regval1_ID[31]))) # (\op2_ID[0]~DUPLICATE_q  & (((!\ShiftRight0~5_combout  & !regval2_ID[4])))) ) ) ) 
// # ( !\ShiftRight0~16_combout  & ( \aluout_EX_r[7]~16_combout  & ( (!\ShiftRight0~5_combout  & (((!regval2_ID[4])))) # (\ShiftRight0~5_combout  & (!\op2_ID[0]~DUPLICATE_q  & (regval1_ID[31]))) ) ) ) # ( \ShiftRight0~16_combout  & ( 
// !\aluout_EX_r[7]~16_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((regval2_ID[4]))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !\ShiftRight0~16_combout  & ( !\aluout_EX_r[7]~16_combout  & ( (!\op2_ID[0]~DUPLICATE_q 
//  & (regval1_ID[31] & \ShiftRight0~5_combout )) ) ) )

	.dataa(!\op2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[31]),
	.datac(!\ShiftRight0~5_combout ),
	.datad(!regval2_ID[4]),
	.datae(!\ShiftRight0~16_combout ),
	.dataf(!\aluout_EX_r[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~17 .extended_lut = "off";
defparam \aluout_EX_r[7]~17 .lut_mask = 64'h020202A2F202F2A2;
defparam \aluout_EX_r[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y11_N15
cyclonev_lcell_comb \aluout_EX_r[7]~20 (
// Equation(s):
// \aluout_EX_r[7]~20_combout  = ( \aluout_EX_r[7]~17_combout  & ( (!\aluout_EX_r[3]~3_combout  & (((\aluout_EX_r[7]~19_combout )) # (\aluout_EX_r[3]~4_combout ))) # (\aluout_EX_r[3]~3_combout  & (!\aluout_EX_r[3]~4_combout  & (\ShiftLeft0~5_combout ))) ) ) 
// # ( !\aluout_EX_r[7]~17_combout  & ( (!\aluout_EX_r[3]~4_combout  & ((!\aluout_EX_r[3]~3_combout  & ((\aluout_EX_r[7]~19_combout ))) # (\aluout_EX_r[3]~3_combout  & (\ShiftLeft0~5_combout )))) ) )

	.dataa(!\aluout_EX_r[3]~3_combout ),
	.datab(!\aluout_EX_r[3]~4_combout ),
	.datac(!\ShiftLeft0~5_combout ),
	.datad(!\aluout_EX_r[7]~19_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~20 .extended_lut = "off";
defparam \aluout_EX_r[7]~20 .lut_mask = 64'h048C048C26AE26AE;
defparam \aluout_EX_r[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N12
cyclonev_lcell_comb \aluout_EX_r[7]~349 (
// Equation(s):
// \aluout_EX_r[7]~349_combout  = ( !\aluout_EX[27]~1_combout  & ( (((!\aluout_EX_r[3]~14_combout  & ((\aluout_EX_r[7]~20_combout ))) # (\aluout_EX_r[3]~14_combout  & (\Add3~5_sumout )))) ) ) # ( \aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  & 
// (((\aluout_EX_r[7]~15_combout )))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[7] & (regval1_ID[7])))) ) )

	.dataa(!\Add3~5_sumout ),
	.datab(!immval_ID[7]),
	.datac(!regval1_ID[7]),
	.datad(!\aluout_EX_r[7]~15_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[3]~14_combout ),
	.datag(!\aluout_EX_r[7]~20_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[7]~349_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[7]~349 .extended_lut = "on";
defparam \aluout_EX_r[7]~349 .lut_mask = 64'h0F0F00FF55550303;
defparam \aluout_EX_r[7]~349 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N19
dffeas \aluout_EX[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[7]~349_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[7] .is_wysiwyg = "true";
defparam \aluout_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N10
dffeas \dmem_rtl_0_bypass[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[11]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[11] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N51
cyclonev_lcell_comb \dmem_rtl_0_bypass[12]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[12]~feeder_combout  = ( \aluout_EX_r[7]~349_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[7]~349_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y11_N53
dffeas \dmem_rtl_0_bypass[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[12]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[12] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N17
dffeas \dmem_rtl_0_bypass[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[9]~337_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[16]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[16] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y13_N0
cyclonev_lcell_comb \dmem_rtl_0_bypass[14]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[14]~feeder_combout  = ( \aluout_EX_r[8]~333_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[8]~333_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y13_N1
dffeas \dmem_rtl_0_bypass[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[14]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[14] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N8
dffeas \dmem_rtl_0_bypass[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[15]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[15] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N44
dffeas \dmem_rtl_0_bypass[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[13]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[13] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N6
cyclonev_lcell_comb \dmem~38 (
// Equation(s):
// \dmem~38_combout  = ( dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[13] & ( (dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( dmem_rtl_0_bypass[13] & ( 
// (!dmem_rtl_0_bypass[16] & (dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) ) # ( dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[13] & ( (dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[11] $ 
// (dmem_rtl_0_bypass[12])))) ) ) ) # ( !dmem_rtl_0_bypass[15] & ( !dmem_rtl_0_bypass[13] & ( (!dmem_rtl_0_bypass[16] & (!dmem_rtl_0_bypass[14] & (!dmem_rtl_0_bypass[11] $ (dmem_rtl_0_bypass[12])))) ) ) )

	.dataa(!dmem_rtl_0_bypass[11]),
	.datab(!dmem_rtl_0_bypass[12]),
	.datac(!dmem_rtl_0_bypass[16]),
	.datad(!dmem_rtl_0_bypass[14]),
	.datae(!dmem_rtl_0_bypass[15]),
	.dataf(!dmem_rtl_0_bypass[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~38 .extended_lut = "off";
defparam \dmem~38 .lut_mask = 64'h9000090000900009;
defparam \dmem~38 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N27
cyclonev_lcell_comb \dmem_rtl_0_bypass[36]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[36]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[36]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y11_N29
dffeas \dmem_rtl_0_bypass[36] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[36]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[36]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[36] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[36] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N0
cyclonev_lcell_comb \rd_val_MEM_w[3]~1 (
// Equation(s):
// \rd_val_MEM_w[3]~1_combout  = ( dmem_rtl_0_bypass[36] & ( \dmem~36_combout  & ( (!\dmem~39_combout ) # ((!\dmem~38_combout ) # ((!\dmem~37_combout ) # (!\dmem~40_combout ))) ) ) ) # ( dmem_rtl_0_bypass[36] & ( !\dmem~36_combout  ) )

	.dataa(!\dmem~39_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~40_combout ),
	.datae(!dmem_rtl_0_bypass[36]),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~1 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~1 .lut_mask = 64'h0000FFFF0000FFFE;
defparam \rd_val_MEM_w[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003400C8024008802001F18F3420000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N44
dffeas \dmem~4 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~4_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~4 .is_wysiwyg = "true";
defparam \dmem~4 .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y18_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a35 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[3]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a35 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N42
cyclonev_lcell_comb \rd_val_MEM_w[3]~0 (
// Equation(s):
// \rd_val_MEM_w[3]~0_combout  = ( \dmem~4_q  & ( \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|address_reg_b [0])) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ) ) ) ) # ( !\dmem~4_q  & ( 
// \dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ))) ) ) ) # ( \dmem~4_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) ) # ( !\dmem~4_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout  & ( (\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout  & (\dmem~0_q  & !\dmem_rtl_0|auto_generated|address_reg_b [0])) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(!\dmem~4_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~0 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~0 .lut_mask = 64'h1010DCDC1313DFDF;
defparam \rd_val_MEM_w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y12_N0
cyclonev_lcell_comb \rd_val_MEM_w[3]~2 (
// Equation(s):
// \rd_val_MEM_w[3]~2_combout  = ( \rd_val_MEM_w[3]~0_combout  & ( \Equal23~6_combout  & ( (!\Equal23~7_combout  & (((\rd_val_MEM_w[3]~1_combout )) # (dmem_rtl_0_bypass[35]))) # (\Equal23~7_combout  & (((!\KEY[3]~input_o )))) ) ) ) # ( 
// !\rd_val_MEM_w[3]~0_combout  & ( \Equal23~6_combout  & ( (!\Equal23~7_combout  & (dmem_rtl_0_bypass[35] & ((!\rd_val_MEM_w[3]~1_combout )))) # (\Equal23~7_combout  & (((!\KEY[3]~input_o )))) ) ) ) # ( \rd_val_MEM_w[3]~0_combout  & ( !\Equal23~6_combout  & 
// ( (\rd_val_MEM_w[3]~1_combout ) # (dmem_rtl_0_bypass[35]) ) ) ) # ( !\rd_val_MEM_w[3]~0_combout  & ( !\Equal23~6_combout  & ( (dmem_rtl_0_bypass[35] & !\rd_val_MEM_w[3]~1_combout ) ) ) )

	.dataa(!dmem_rtl_0_bypass[35]),
	.datab(!\KEY[3]~input_o ),
	.datac(!\rd_val_MEM_w[3]~1_combout ),
	.datad(!\Equal23~7_combout ),
	.datae(!\rd_val_MEM_w[3]~0_combout ),
	.dataf(!\Equal23~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[3]~2 .extended_lut = "off";
defparam \rd_val_MEM_w[3]~2 .lut_mask = 64'h50505F5F50CC5FCC;
defparam \rd_val_MEM_w[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y12_N1
dffeas \regval_MEM[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[3]~2_combout ),
	.asdata(aluout_EX[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[3] .is_wysiwyg = "true";
defparam \regval_MEM[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N9
cyclonev_lcell_comb \regs[2][3]~feeder (
// Equation(s):
// \regs[2][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][3]~feeder .extended_lut = "off";
defparam \regs[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N10
dffeas \regs[2][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][3] .is_wysiwyg = "true";
defparam \regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y10_N45
cyclonev_lcell_comb \regs[10][3]~feeder (
// Equation(s):
// \regs[10][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[10][3]~feeder .extended_lut = "off";
defparam \regs[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y10_N46
dffeas \regs[10][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][3] .is_wysiwyg = "true";
defparam \regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N25
dffeas \regs[14][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[14][3] .is_wysiwyg = "true";
defparam \regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y3_N30
cyclonev_lcell_comb \regs[6][3]~feeder (
// Equation(s):
// \regs[6][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[6][3]~feeder .extended_lut = "off";
defparam \regs[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y3_N31
dffeas \regs[6][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[6][3] .is_wysiwyg = "true";
defparam \regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N24
cyclonev_lcell_comb \regval1_ID~12 (
// Equation(s):
// \regval1_ID~12_combout  = ( \regs[14][3]~q  & ( \regs[6][3]~q  & ( ((!inst_FE[7] & (\regs[2][3]~q )) # (inst_FE[7] & ((\regs[10][3]~q )))) # (inst_FE[6]) ) ) ) # ( !\regs[14][3]~q  & ( \regs[6][3]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[2][3]~q )) # 
// (inst_FE[7] & ((\regs[10][3]~q ))))) # (inst_FE[6] & (!inst_FE[7])) ) ) ) # ( \regs[14][3]~q  & ( !\regs[6][3]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[2][3]~q )) # (inst_FE[7] & ((\regs[10][3]~q ))))) # (inst_FE[6] & (inst_FE[7])) ) ) ) # ( 
// !\regs[14][3]~q  & ( !\regs[6][3]~q  & ( (!inst_FE[6] & ((!inst_FE[7] & (\regs[2][3]~q )) # (inst_FE[7] & ((\regs[10][3]~q ))))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[2][3]~q ),
	.datad(!\regs[10][3]~q ),
	.datae(!\regs[14][3]~q ),
	.dataf(!\regs[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~12 .extended_lut = "off";
defparam \regval1_ID~12 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \regval1_ID~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y11_N23
dffeas \regs[9][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][3] .is_wysiwyg = "true";
defparam \regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N37
dffeas \regs[1][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[1][3] .is_wysiwyg = "true";
defparam \regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N7
dffeas \regs[5][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[5][3] .is_wysiwyg = "true";
defparam \regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y11_N38
dffeas \regs[13][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[13][3] .is_wysiwyg = "true";
defparam \regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y12_N6
cyclonev_lcell_comb \regval1_ID~11 (
// Equation(s):
// \regval1_ID~11_combout  = ( \regs[5][3]~q  & ( \regs[13][3]~q  & ( ((!inst_FE[7] & ((\regs[1][3]~q ))) # (inst_FE[7] & (\regs[9][3]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[5][3]~q  & ( \regs[13][3]~q  & ( (!inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q  & \regs[1][3]~q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[9][3]~q ))) ) ) ) # ( \regs[5][3]~q  & ( !\regs[13][3]~q  & ( (!inst_FE[7] & (((\regs[1][3]~q ) # (\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & 
// (\regs[9][3]~q  & (!\inst_FE[6]~DUPLICATE_q ))) ) ) ) # ( !\regs[5][3]~q  & ( !\regs[13][3]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[1][3]~q ))) # (inst_FE[7] & (\regs[9][3]~q )))) ) ) )

	.dataa(!\regs[9][3]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[1][3]~q ),
	.datae(!\regs[5][3]~q ),
	.dataf(!\regs[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~11 .extended_lut = "off";
defparam \regval1_ID~11 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \regval1_ID~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \regs[12][3]~feeder (
// Equation(s):
// \regs[12][3]~feeder_combout  = ( regval_MEM[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[12][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[12][3]~feeder .extended_lut = "off";
defparam \regs[12][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[12][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N31
dffeas \regs[12][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[12][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[12][3] .is_wysiwyg = "true";
defparam \regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y10_N4
dffeas \regs[8][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][3] .is_wysiwyg = "true";
defparam \regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y10_N20
dffeas \regs[4][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[4][3] .is_wysiwyg = "true";
defparam \regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y10_N17
dffeas \regs[0][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[0][3] .is_wysiwyg = "true";
defparam \regs[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N18
cyclonev_lcell_comb \regval1_ID~10 (
// Equation(s):
// \regval1_ID~10_combout  = ( \regs[4][3]~q  & ( \regs[0][3]~q  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regs[8][3]~q ))) # (inst_FE[6] & (\regs[12][3]~q ))) ) ) ) # ( !\regs[4][3]~q  & ( \regs[0][3]~q  & ( (!inst_FE[6] & ((!inst_FE[7]) # ((\regs[8][3]~q )))) 
// # (inst_FE[6] & (inst_FE[7] & (\regs[12][3]~q ))) ) ) ) # ( \regs[4][3]~q  & ( !\regs[0][3]~q  & ( (!inst_FE[6] & (inst_FE[7] & ((\regs[8][3]~q )))) # (inst_FE[6] & ((!inst_FE[7]) # ((\regs[12][3]~q )))) ) ) ) # ( !\regs[4][3]~q  & ( !\regs[0][3]~q  & ( 
// (inst_FE[7] & ((!inst_FE[6] & ((\regs[8][3]~q ))) # (inst_FE[6] & (\regs[12][3]~q )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!inst_FE[7]),
	.datac(!\regs[12][3]~q ),
	.datad(!\regs[8][3]~q ),
	.datae(!\regs[4][3]~q ),
	.dataf(!\regs[0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~10 .extended_lut = "off";
defparam \regval1_ID~10 .lut_mask = 64'h0123456789ABCDEF;
defparam \regval1_ID~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y11_N1
dffeas \regs[7][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[7][3] .is_wysiwyg = "true";
defparam \regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y12_N1
dffeas \regs[3][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[3][3] .is_wysiwyg = "true";
defparam \regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y6_N2
dffeas \regs[15][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[15][3] .is_wysiwyg = "true";
defparam \regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N43
dffeas \regs[11][3] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[11][3] .is_wysiwyg = "true";
defparam \regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N36
cyclonev_lcell_comb \regval1_ID~13 (
// Equation(s):
// \regval1_ID~13_combout  = ( \regs[15][3]~q  & ( \regs[11][3]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][3]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][3]~q ))) # (inst_FE[7]) ) ) ) # ( !\regs[15][3]~q  & ( \regs[11][3]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((\regs[3][3]~q ) # (inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][3]~q  & (!inst_FE[7]))) ) ) ) # ( \regs[15][3]~q  & ( !\regs[11][3]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7] & \regs[3][3]~q )))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[7][3]~q ))) ) ) ) # ( !\regs[15][3]~q  & ( !\regs[11][3]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & ((\regs[3][3]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][3]~q )))) ) ) )

	.dataa(!\regs[7][3]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!inst_FE[7]),
	.datad(!\regs[3][3]~q ),
	.datae(!\regs[15][3]~q ),
	.dataf(!\regs[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~13 .extended_lut = "off";
defparam \regval1_ID~13 .lut_mask = 64'h10D013D31CDC1FDF;
defparam \regval1_ID~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N30
cyclonev_lcell_comb \regval1_ID~14 (
// Equation(s):
// \regval1_ID~14_combout  = ( inst_FE[4] & ( \regval1_ID~13_combout  & ( (\inst_FE[5]~DUPLICATE_q ) # (\regval1_ID~11_combout ) ) ) ) # ( !inst_FE[4] & ( \regval1_ID~13_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~10_combout ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~12_combout )) ) ) ) # ( inst_FE[4] & ( !\regval1_ID~13_combout  & ( (\regval1_ID~11_combout  & !\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !inst_FE[4] & ( !\regval1_ID~13_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((\regval1_ID~10_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~12_combout )) ) ) )

	.dataa(!\regval1_ID~12_combout ),
	.datab(!\regval1_ID~11_combout ),
	.datac(!\regval1_ID~10_combout ),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!inst_FE[4]),
	.dataf(!\regval1_ID~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~14 .extended_lut = "off";
defparam \regval1_ID~14 .lut_mask = 64'h0F5533000F5533FF;
defparam \regval1_ID~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y10_N31
dffeas \regval1_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~14_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[3] .is_wysiwyg = "true";
defparam \regval1_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N33
cyclonev_lcell_comb \aluout_EX_r[3]~57 (
// Equation(s):
// \aluout_EX_r[3]~57_combout  = ( regval1_ID[3] & ( (!\aluout_EX_r[3]~0_combout  & (((PC_ID[3] & !\aluout_EX_r[3]~1_combout )))) # (\aluout_EX_r[3]~0_combout  & ((!immval_ID[3]) # ((!\aluout_EX_r[3]~1_combout )))) ) ) # ( !regval1_ID[3] & ( 
// (!\aluout_EX_r[3]~0_combout  & (((PC_ID[3] & !\aluout_EX_r[3]~1_combout )))) # (\aluout_EX_r[3]~0_combout  & (immval_ID[3])) ) )

	.dataa(!immval_ID[3]),
	.datab(!PC_ID[3]),
	.datac(!\aluout_EX_r[3]~0_combout ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(gnd),
	.dataf(!regval1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~57 .extended_lut = "off";
defparam \aluout_EX_r[3]~57 .lut_mask = 64'h350535053F0A3F0A;
defparam \aluout_EX_r[3]~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N42
cyclonev_lcell_comb \aluout_EX_r[3]~58 (
// Equation(s):
// \aluout_EX_r[3]~58_combout  = ( regval1_ID[5] & ( \regval2_ID[0]~DUPLICATE_q  & ( (!regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) # (regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) ) ) ) # ( !regval1_ID[5] & ( \regval2_ID[0]~DUPLICATE_q  & ( 
// (!regval2_ID[1] & (\regval1_ID[4]~DUPLICATE_q )) # (regval2_ID[1] & ((\regval1_ID[6]~DUPLICATE_q ))) ) ) ) # ( regval1_ID[5] & ( !\regval2_ID[0]~DUPLICATE_q  & ( (regval1_ID[3]) # (regval2_ID[1]) ) ) ) # ( !regval1_ID[5] & ( !\regval2_ID[0]~DUPLICATE_q  & 
// ( (!regval2_ID[1] & regval1_ID[3]) ) ) )

	.dataa(!\regval1_ID[4]~DUPLICATE_q ),
	.datab(!regval2_ID[1]),
	.datac(!regval1_ID[3]),
	.datad(!\regval1_ID[6]~DUPLICATE_q ),
	.datae(!regval1_ID[5]),
	.dataf(!\regval2_ID[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~58 .extended_lut = "off";
defparam \aluout_EX_r[3]~58 .lut_mask = 64'h0C0C3F3F44774477;
defparam \aluout_EX_r[3]~58 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y10_N18
cyclonev_lcell_comb \aluout_EX_r[3]~59 (
// Equation(s):
// \aluout_EX_r[3]~59_combout  = ( \ShiftRight0~18_combout  & ( \ShiftRight0~17_combout  & ( (!regval2_ID[2] & (((regval2_ID[3])) # (\aluout_EX_r[3]~58_combout ))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~19_combout )))) ) ) ) # ( 
// !\ShiftRight0~18_combout  & ( \ShiftRight0~17_combout  & ( (!regval2_ID[2] & (\aluout_EX_r[3]~58_combout  & (!regval2_ID[3]))) # (regval2_ID[2] & (((!regval2_ID[3]) # (\ShiftRight0~19_combout )))) ) ) ) # ( \ShiftRight0~18_combout  & ( 
// !\ShiftRight0~17_combout  & ( (!regval2_ID[2] & (((regval2_ID[3])) # (\aluout_EX_r[3]~58_combout ))) # (regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~19_combout )))) ) ) ) # ( !\ShiftRight0~18_combout  & ( !\ShiftRight0~17_combout  & ( (!regval2_ID[2] & 
// (\aluout_EX_r[3]~58_combout  & (!regval2_ID[3]))) # (regval2_ID[2] & (((regval2_ID[3] & \ShiftRight0~19_combout )))) ) ) )

	.dataa(!regval2_ID[2]),
	.datab(!\aluout_EX_r[3]~58_combout ),
	.datac(!regval2_ID[3]),
	.datad(!\ShiftRight0~19_combout ),
	.datae(!\ShiftRight0~18_combout ),
	.dataf(!\ShiftRight0~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~59 .extended_lut = "off";
defparam \aluout_EX_r[3]~59 .lut_mask = 64'h20252A2F70757A7F;
defparam \aluout_EX_r[3]~59 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \aluout_EX_r[3]~60 (
// Equation(s):
// \aluout_EX_r[3]~60_combout  = ( regval2_ID[4] & ( \aluout_EX_r[3]~59_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~41_combout ))) # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !regval2_ID[4] & ( 
// \aluout_EX_r[3]~59_combout  & ( (!\ShiftRight0~5_combout ) # ((regval1_ID[31] & !\op2_ID[0]~DUPLICATE_q )) ) ) ) # ( regval2_ID[4] & ( !\aluout_EX_r[3]~59_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & ((!\ShiftRight0~5_combout  & ((\ShiftRight0~41_combout ))) 
// # (\ShiftRight0~5_combout  & (regval1_ID[31])))) ) ) ) # ( !regval2_ID[4] & ( !\aluout_EX_r[3]~59_combout  & ( (regval1_ID[31] & (\ShiftRight0~5_combout  & !\op2_ID[0]~DUPLICATE_q )) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!\ShiftRight0~5_combout ),
	.datac(!\ShiftRight0~41_combout ),
	.datad(!\op2_ID[0]~DUPLICATE_q ),
	.datae(!regval2_ID[4]),
	.dataf(!\aluout_EX_r[3]~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~60 .extended_lut = "off";
defparam \aluout_EX_r[3]~60 .lut_mask = 64'h11001D00DDCC1D00;
defparam \aluout_EX_r[3]~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[3]~198 (
// Equation(s):
// \aluout_EX_r[3]~198_combout  = ( \aluout_EX_r[3]~10_combout  & ( \op2_ID[2]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~9_combout  & (((regval2_ID[3]) # (regval1_ID[3])))) # (\aluout_EX_r[3]~9_combout  & (!\op2_ID[3]~DUPLICATE_q  $ (((!regval1_ID[3]) # 
// (!regval2_ID[3]))))) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( \op2_ID[2]~DUPLICATE_q  & ( (\aluout_EX_r[3]~9_combout  & (!regval1_ID[3] & !regval2_ID[3])) ) ) ) # ( \aluout_EX_r[3]~10_combout  & ( !\op2_ID[2]~DUPLICATE_q  & ( (!\aluout_EX_r[3]~9_combout 
//  & (((regval2_ID[3]) # (regval1_ID[3])))) # (\aluout_EX_r[3]~9_combout  & (\op2_ID[3]~DUPLICATE_q )) ) ) ) # ( !\aluout_EX_r[3]~10_combout  & ( !\op2_ID[2]~DUPLICATE_q  & ( (\aluout_EX_r[3]~9_combout  & (!regval1_ID[3] & !regval2_ID[3])) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(!\aluout_EX_r[3]~10_combout ),
	.dataf(!\op2_ID[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~198 .extended_lut = "off";
defparam \aluout_EX_r[3]~198 .lut_mask = 64'h50001BBB50001BBE;
defparam \aluout_EX_r[3]~198 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N42
cyclonev_lcell_comb \aluout_EX_r[3]~61 (
// Equation(s):
// \aluout_EX_r[3]~61_combout  = ( \Add1~33_sumout  & ( \aluout_EX_r[3]~198_combout  & ( (!\aluout_EX_r[3]~9_combout ) # (((!\aluout_EX_r[3]~10_combout ) # (op2_ID[2])) # (\Add2~33_sumout )) ) ) ) # ( !\Add1~33_sumout  & ( \aluout_EX_r[3]~198_combout  & ( 
// (!\aluout_EX_r[3]~9_combout ) # (((!\aluout_EX_r[3]~10_combout ) # (op2_ID[2])) # (\Add2~33_sumout )) ) ) ) # ( \Add1~33_sumout  & ( !\aluout_EX_r[3]~198_combout  & ( (\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[3]~10_combout  & !op2_ID[2])) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\Add2~33_sumout ),
	.datac(!\aluout_EX_r[3]~10_combout ),
	.datad(!op2_ID[2]),
	.datae(!\Add1~33_sumout ),
	.dataf(!\aluout_EX_r[3]~198_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~61 .extended_lut = "off";
defparam \aluout_EX_r[3]~61 .lut_mask = 64'h00000500FBFFFBFF;
defparam \aluout_EX_r[3]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \aluout_EX_r[3]~62 (
// Equation(s):
// \aluout_EX_r[3]~62_combout  = ( \aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[3]~7_combout  & ((!\aluout_EX_r[3]~8_combout ) # (!regval1_ID[3] $ (regval2_ID[3])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[3] $ 
// (!regval2_ID[3])))) ) ) # ( !\aluout_EX_r[3]~61_combout  & ( (!\aluout_EX_r[3]~7_combout  & (\aluout_EX_r[3]~8_combout  & (!regval1_ID[3] $ (regval2_ID[3])))) # (\aluout_EX_r[3]~7_combout  & (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[3] $ 
// (!regval2_ID[3])))) ) )

	.dataa(!\aluout_EX_r[3]~7_combout ),
	.datab(!\aluout_EX_r[3]~8_combout ),
	.datac(!regval1_ID[3]),
	.datad(!regval2_ID[3]),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~62 .extended_lut = "off";
defparam \aluout_EX_r[3]~62 .lut_mask = 64'h24422442ACCAACCA;
defparam \aluout_EX_r[3]~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \aluout_EX_r[3]~63 (
// Equation(s):
// \aluout_EX_r[3]~63_combout  = ( \aluout_EX_r[3]~4_combout  & ( (\aluout_EX_r[3]~60_combout  & !\aluout_EX_r[3]~3_combout ) ) ) # ( !\aluout_EX_r[3]~4_combout  & ( (!\aluout_EX_r[3]~3_combout  & ((\aluout_EX_r[3]~62_combout ))) # (\aluout_EX_r[3]~3_combout 
//  & (\ShiftLeft0~20_combout )) ) )

	.dataa(!\ShiftLeft0~20_combout ),
	.datab(!\aluout_EX_r[3]~60_combout ),
	.datac(!\aluout_EX_r[3]~62_combout ),
	.datad(!\aluout_EX_r[3]~3_combout ),
	.datae(gnd),
	.dataf(!\aluout_EX_r[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~63 .extended_lut = "off";
defparam \aluout_EX_r[3]~63 .lut_mask = 64'h0F550F5533003300;
defparam \aluout_EX_r[3]~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[3]~321 (
// Equation(s):
// \aluout_EX_r[3]~321_combout  = ( !\aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[3]~63_combout )))) # (\aluout_EX_r[3]~14_combout  & (\Add3~33_sumout ))) ) ) # ( \aluout_EX[27]~1_combout  & ( ((!\aluout_EX_r[3]~14_combout  
// & (((\aluout_EX_r[3]~57_combout )))) # (\aluout_EX_r[3]~14_combout  & (immval_ID[3] & (regval1_ID[3])))) ) )

	.dataa(!immval_ID[3]),
	.datab(!\Add3~33_sumout ),
	.datac(!regval1_ID[3]),
	.datad(!\aluout_EX_r[3]~14_combout ),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\aluout_EX_r[3]~57_combout ),
	.datag(!\aluout_EX_r[3]~63_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~321_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~321 .extended_lut = "on";
defparam \aluout_EX_r[3]~321 .lut_mask = 64'h0F3300050F33FF05;
defparam \aluout_EX_r[3]~321 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y10_N52
dffeas \aluout_EX[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~321_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[3] .is_wysiwyg = "true";
defparam \aluout_EX[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N35
dffeas \dmem_rtl_0_bypass[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[3]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[3] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y8_N46
dffeas \dmem_rtl_0_bypass[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\ctrlsig_EX[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[0]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[0] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y11_N59
dffeas \dmem_rtl_0_bypass[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~317_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[2]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[2] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X9_Y8_N26
dffeas \dmem_rtl_0_bypass[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(aluout_EX[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[1]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[1] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y11_N49
dffeas \dmem_rtl_0_bypass[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[3]~321_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[4]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[4] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N24
cyclonev_lcell_comb \dmem~39 (
// Equation(s):
// \dmem~39_combout  = ( dmem_rtl_0_bypass[4] & ( (dmem_rtl_0_bypass[3] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[2] $ (dmem_rtl_0_bypass[1])))) ) ) # ( !dmem_rtl_0_bypass[4] & ( (!dmem_rtl_0_bypass[3] & (dmem_rtl_0_bypass[0] & (!dmem_rtl_0_bypass[2] $ 
// (dmem_rtl_0_bypass[1])))) ) )

	.dataa(!dmem_rtl_0_bypass[3]),
	.datab(!dmem_rtl_0_bypass[0]),
	.datac(!dmem_rtl_0_bypass[2]),
	.datad(!dmem_rtl_0_bypass[1]),
	.datae(gnd),
	.dataf(!dmem_rtl_0_bypass[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~39 .extended_lut = "off";
defparam \dmem~39 .lut_mask = 64'h2002200210011001;
defparam \dmem~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y11_N12
cyclonev_lcell_comb \dmem~41 (
// Equation(s):
// \dmem~41_combout  = ( \dmem~36_combout  & ( (\dmem~39_combout  & (\dmem~38_combout  & (\dmem~37_combout  & \dmem~40_combout ))) ) )

	.dataa(!\dmem~39_combout ),
	.datab(!\dmem~38_combout ),
	.datac(!\dmem~37_combout ),
	.datad(!\dmem~40_combout ),
	.datae(gnd),
	.dataf(!\dmem~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~41 .extended_lut = "off";
defparam \dmem~41 .lut_mask = 64'h0000000000010001;
defparam \dmem~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y8_N35
dffeas \regval2_EX[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[31] .is_wysiwyg = "true";
defparam \regval2_EX[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N57
cyclonev_lcell_comb \dmem_rtl_0_bypass[91]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[91]~feeder_combout  = ( regval2_EX[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[91]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dmem_rtl_0_bypass[91]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y10_N59
dffeas \dmem_rtl_0_bypass[91] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[91]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[91]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[91] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[91] .power_up = "low";
// synopsys translate_on

// Location: M10K_X22_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a31 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a31 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000A052410919322485442126480000000000000000";
// synopsys translate_on

// Location: FF_X31_Y15_N44
dffeas \dmem~32 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~32 .is_wysiwyg = "true";
defparam \dmem~32 .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a63 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[31]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_first_bit_number = 31;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a63 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X31_Y15_N42
cyclonev_lcell_comb \rd_val_MEM_w[31]~35 (
// Equation(s):
// \rd_val_MEM_w[31]~35_combout  = ( \dmem~32_q  & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) # (\dmem_rtl_0|auto_generated|address_reg_b [0]) ) ) ) # ( !\dmem~32_q  
// & ( \dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (\dmem~0_q  & ((\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ) # (\dmem_rtl_0|auto_generated|address_reg_b [0]))) ) ) ) # ( \dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem~0_q ) # ((!\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) ) # ( !\dmem~32_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem~0_q  & \dmem_rtl_0|auto_generated|ram_block1a31~portbdataout )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem~0_q ),
	.datac(!\dmem_rtl_0|auto_generated|ram_block1a31~portbdataout ),
	.datad(gnd),
	.datae(!\dmem~32_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a63~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~35 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~35 .lut_mask = 64'h0202CECE1313DFDF;
defparam \rd_val_MEM_w[31]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y10_N48
cyclonev_lcell_comb \rd_val_MEM_w[31]~36 (
// Equation(s):
// \rd_val_MEM_w[31]~36_combout  = ( dmem_rtl_0_bypass[91] & ( \rd_val_MEM_w[31]~35_combout  & ( (!\Equal23~6_combout ) # (!\Equal23~7_combout ) ) ) ) # ( !dmem_rtl_0_bypass[91] & ( \rd_val_MEM_w[31]~35_combout  & ( (dmem_rtl_0_bypass[92] & 
// (!\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( dmem_rtl_0_bypass[91] & ( !\rd_val_MEM_w[31]~35_combout  & ( (!dmem_rtl_0_bypass[92] & ((!\Equal23~6_combout ) # ((!\Equal23~7_combout )))) # (dmem_rtl_0_bypass[92] & 
// (\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) )

	.dataa(!dmem_rtl_0_bypass[92]),
	.datab(!\Equal23~6_combout ),
	.datac(!\dmem~41_combout ),
	.datad(!\Equal23~7_combout ),
	.datae(!dmem_rtl_0_bypass[91]),
	.dataf(!\rd_val_MEM_w[31]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[31]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[31]~36 .extended_lut = "off";
defparam \rd_val_MEM_w[31]~36 .lut_mask = 64'h0000AF8C5040FFCC;
defparam \rd_val_MEM_w[31]~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N48
cyclonev_lcell_comb \Add0~142 (
// Equation(s):
// \Add0~142_combout  = ( regval1_ID[31] & ( (\pctarget_EX_w~1_combout ) # (PC_ID[31]) ) ) # ( !regval1_ID[31] & ( (PC_ID[31] & !\pctarget_EX_w~1_combout ) ) )

	.dataa(gnd),
	.datab(!PC_ID[31]),
	.datac(!\pctarget_EX_w~1_combout ),
	.datad(gnd),
	.datae(!regval1_ID[31]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~142 .extended_lut = "off";
defparam \Add0~142 .lut_mask = 64'h30303F3F30303F3F;
defparam \Add0~142 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N50
dffeas \PC_FE[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[31]~feeder_combout ),
	.asdata(PC_ID[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[31] .is_wysiwyg = "true";
defparam \PC_FE[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N27
cyclonev_lcell_comb \Add0~89 (
// Equation(s):
// \Add0~89_sumout  = SUM(( (\Add0~142_combout  & ((ctrlsig_ID[4]) # (ctrlsig_ID[3]))) ) + ( (!ctrlsig_ID[3] & ((!ctrlsig_ID[4] & ((PC_FE[31]))) # (ctrlsig_ID[4] & (\immval_ID[15]~DUPLICATE_q )))) # (ctrlsig_ID[3] & (\immval_ID[15]~DUPLICATE_q )) ) + ( 
// \Add0~94  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(!ctrlsig_ID[3]),
	.datac(!ctrlsig_ID[4]),
	.datad(!\Add0~142_combout ),
	.datae(gnd),
	.dataf(!PC_FE[31]),
	.datag(gnd),
	.cin(\Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~89 .extended_lut = "off";
defparam \Add0~89 .lut_mask = 64'h0000EA2A0000003F;
defparam \Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y7_N48
cyclonev_lcell_comb \PC_FE[31]~feeder (
// Equation(s):
// \PC_FE[31]~feeder_combout  = \Add0~89_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~89_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[31]~feeder .extended_lut = "off";
defparam \PC_FE[31]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \PC_FE[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y7_N49
dffeas \PC_FE[31]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[31]~feeder_combout ),
	.asdata(PC_ID[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[31]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N6
cyclonev_lcell_comb \PC_ID[31]~feeder (
// Equation(s):
// \PC_ID[31]~feeder_combout  = ( \PC_FE[31]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_FE[31]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_ID[31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_ID[31]~feeder .extended_lut = "off";
defparam \PC_ID[31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_ID[31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y11_N8
dffeas \PC_ID[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_ID[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[31] .is_wysiwyg = "true";
defparam \PC_ID[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N18
cyclonev_lcell_comb \aluout_EX_r[31]~128 (
// Equation(s):
// \aluout_EX_r[31]~128_combout  = ( \Equal22~0_combout  & ( PC_ID[31] & ( ((!\Equal19~0_combout ) # (!op1_ID[1])) # (op1_ID[0]) ) ) )

	.dataa(!op1_ID[0]),
	.datab(gnd),
	.datac(!\Equal19~0_combout ),
	.datad(!op1_ID[1]),
	.datae(!\Equal22~0_combout ),
	.dataf(!PC_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~128 .extended_lut = "off";
defparam \aluout_EX_r[31]~128 .lut_mask = 64'h000000000000FFF5;
defparam \aluout_EX_r[31]~128 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y16_N0
cyclonev_lcell_comb \aluout_EX_r[31]~129 (
// Equation(s):
// \aluout_EX_r[31]~129_combout  = ( \immval_ID[15]~DUPLICATE_q  & ( \aluout_EX_r[31]~128_combout  & ( (!op1_ID[1] & (\Equal19~0_combout  & (!op1_ID[0] & !regval1_ID[31]))) ) ) ) # ( !\immval_ID[15]~DUPLICATE_q  & ( \aluout_EX_r[31]~128_combout  & ( 
// (!op1_ID[1] & (\Equal19~0_combout  & ((!op1_ID[0]) # (!regval1_ID[31])))) ) ) ) # ( \immval_ID[15]~DUPLICATE_q  & ( !\aluout_EX_r[31]~128_combout  & ( (!\Equal19~0_combout ) # (!op1_ID[1] $ (((regval1_ID[31]) # (op1_ID[0])))) ) ) ) # ( 
// !\immval_ID[15]~DUPLICATE_q  & ( !\aluout_EX_r[31]~128_combout  & ( (!\Equal19~0_combout ) # ((!regval1_ID[31]) # (!op1_ID[1] $ (op1_ID[0]))) ) ) )

	.dataa(!op1_ID[1]),
	.datab(!\Equal19~0_combout ),
	.datac(!op1_ID[0]),
	.datad(!regval1_ID[31]),
	.datae(!\immval_ID[15]~DUPLICATE_q ),
	.dataf(!\aluout_EX_r[31]~128_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~129 .extended_lut = "off";
defparam \aluout_EX_r[31]~129 .lut_mask = 64'hFFEDEDDD22202000;
defparam \aluout_EX_r[31]~129 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y7_N33
cyclonev_lcell_comb \Add2~89 (
// Equation(s):
// \Add2~89_sumout  = SUM(( !regval1_ID[31] $ (\regval2_ID[31]~DUPLICATE_q ) ) + ( \Add2~95  ) + ( \Add2~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[31]),
	.datad(!\regval2_ID[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~94 ),
	.sharein(\Add2~95 ),
	.combout(),
	.sumout(\Add2~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~89 .extended_lut = "off";
defparam \Add2~89 .lut_mask = 64'h000000000000F00F;
defparam \Add2~89 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N39
cyclonev_lcell_comb \aluout_EX_r[31]~126 (
// Equation(s):
// \aluout_EX_r[31]~126_combout  = ( \op2_ID[3]~DUPLICATE_q  & ( \Selector32~0_combout  & ( (op2_ID[1] & (!regval1_ID[31] $ (\regval2_ID[31]~DUPLICATE_q ))) ) ) ) # ( !\op2_ID[3]~DUPLICATE_q  & ( \Selector32~0_combout  & ( (op2_ID[1] & (!regval1_ID[31] $ 
// (!\regval2_ID[31]~DUPLICATE_q ))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(gnd),
	.datac(!op2_ID[1]),
	.datad(!\regval2_ID[31]~DUPLICATE_q ),
	.datae(!\op2_ID[3]~DUPLICATE_q ),
	.dataf(!\Selector32~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~126 .extended_lut = "off";
defparam \aluout_EX_r[31]~126 .lut_mask = 64'h00000000050A0A05;
defparam \aluout_EX_r[31]~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N42
cyclonev_lcell_comb \ShiftLeft0~41 (
// Equation(s):
// \ShiftLeft0~41_combout  = ( regval2_ID[1] & ( \regval1_ID[28]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[29]) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[28]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[31]))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[30]~DUPLICATE_q )) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[28]~DUPLICATE_q  & ( (regval1_ID[29] & !\regval2_ID[0]~DUPLICATE_q ) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[28]~DUPLICATE_q  & ( 
// (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[31]))) # (\regval2_ID[0]~DUPLICATE_q  & (\regval1_ID[30]~DUPLICATE_q )) ) ) )

	.dataa(!\regval1_ID[30]~DUPLICATE_q ),
	.datab(!regval1_ID[31]),
	.datac(!regval1_ID[29]),
	.datad(!\regval2_ID[0]~DUPLICATE_q ),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[28]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~41 .extended_lut = "off";
defparam \ShiftLeft0~41 .lut_mask = 64'h33550F0033550FFF;
defparam \ShiftLeft0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N18
cyclonev_lcell_comb \ShiftLeft0~42 (
// Equation(s):
// \ShiftLeft0~42_combout  = ( \ShiftLeft0~34_combout  & ( \ShiftLeft0~41_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftLeft0~38_combout ))) # (regval2_ID[3] & (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( 
// \ShiftLeft0~41_combout  & ( (!regval2_ID[3] & (((!regval2_ID[2]) # (\ShiftLeft0~38_combout )))) # (regval2_ID[3] & (\ShiftLeft0~22_combout  & ((regval2_ID[2])))) ) ) ) # ( \ShiftLeft0~34_combout  & ( !\ShiftLeft0~41_combout  & ( (!regval2_ID[3] & 
// (((\ShiftLeft0~38_combout  & regval2_ID[2])))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftLeft0~22_combout ))) ) ) ) # ( !\ShiftLeft0~34_combout  & ( !\ShiftLeft0~41_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftLeft0~38_combout ))) # 
// (regval2_ID[3] & (\ShiftLeft0~22_combout )))) ) ) )

	.dataa(!\ShiftLeft0~22_combout ),
	.datab(!\ShiftLeft0~38_combout ),
	.datac(!regval2_ID[3]),
	.datad(!regval2_ID[2]),
	.datae(!\ShiftLeft0~34_combout ),
	.dataf(!\ShiftLeft0~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ShiftLeft0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ShiftLeft0~42 .extended_lut = "off";
defparam \ShiftLeft0~42 .lut_mask = 64'h00350F35F035FF35;
defparam \ShiftLeft0~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[31]~203 (
// Equation(s):
// \aluout_EX_r[31]~203_combout  = ( \ShiftRight0~5_combout  & ( regval1_ID[31] & ( !op2_ID[0] ) ) ) # ( !\ShiftRight0~5_combout  & ( regval1_ID[31] & ( (!op2_ID[0]) # ((!regval2_ID[4] & (\ShiftLeft0~42_combout )) # (regval2_ID[4] & ((\ShiftLeft0~40_combout 
// )))) ) ) ) # ( !\ShiftRight0~5_combout  & ( !regval1_ID[31] & ( (op2_ID[0] & ((!regval2_ID[4] & (\ShiftLeft0~42_combout )) # (regval2_ID[4] & ((\ShiftLeft0~40_combout ))))) ) ) )

	.dataa(!\ShiftLeft0~42_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\ShiftLeft0~40_combout ),
	.datad(!op2_ID[0]),
	.datae(!\ShiftRight0~5_combout ),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~203 .extended_lut = "off";
defparam \aluout_EX_r[31]~203 .lut_mask = 64'h00470000FF47FF00;
defparam \aluout_EX_r[31]~203 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N27
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( regval1_ID[31] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!\regval2_ID[31]~DUPLICATE_q  & !op2_ID[0]))) ) ) # ( !regval1_ID[31] & ( !\op2_ID[3]~DUPLICATE_q  $ (((!\regval2_ID[31]~DUPLICATE_q ) # (!op2_ID[0]))) ) )

	.dataa(gnd),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\regval2_ID[31]~DUPLICATE_q ),
	.datad(!op2_ID[0]),
	.datae(gnd),
	.dataf(!regval1_ID[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h333C333C3CCC3CCC;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \regval2_ID[31]~DUPLICATE_q  ) + ( regval1_ID[31] ) + ( \Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval1_ID[31]),
	.datad(!\regval2_ID[31]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N48
cyclonev_lcell_comb \aluout_EX_r[31]~204 (
// Equation(s):
// \aluout_EX_r[31]~204_combout  = ( \Selector1~0_combout  & ( \Add1~89_sumout  & ( (!op2_ID[2] & (op2_ID[0] & ((!\aluout_EX_r[31]~125_combout ) # (!\aluout_EX_r[31]~203_combout )))) ) ) ) # ( !\Selector1~0_combout  & ( \Add1~89_sumout  & ( (!op2_ID[2] & 
// (op2_ID[0] & ((!\aluout_EX_r[31]~125_combout ) # (!\aluout_EX_r[31]~203_combout )))) # (op2_ID[2] & (((!\aluout_EX_r[31]~125_combout ) # (!\aluout_EX_r[31]~203_combout )))) ) ) ) # ( \Selector1~0_combout  & ( !\Add1~89_sumout  & ( (!op2_ID[2] & 
// ((!\aluout_EX_r[31]~125_combout ) # (!\aluout_EX_r[31]~203_combout ))) ) ) ) # ( !\Selector1~0_combout  & ( !\Add1~89_sumout  & ( (!\aluout_EX_r[31]~125_combout ) # (!\aluout_EX_r[31]~203_combout ) ) ) )

	.dataa(!op2_ID[2]),
	.datab(!op2_ID[0]),
	.datac(!\aluout_EX_r[31]~125_combout ),
	.datad(!\aluout_EX_r[31]~203_combout ),
	.datae(!\Selector1~0_combout ),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~204 .extended_lut = "off";
defparam \aluout_EX_r[31]~204 .lut_mask = 64'hFFF0AAA077702220;
defparam \aluout_EX_r[31]~204 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N54
cyclonev_lcell_comb \aluout_EX_r[31]~205 (
// Equation(s):
// \aluout_EX_r[31]~205_combout  = ( op2_ID[0] & ( \aluout_EX_r[31]~204_combout  & ( (\aluout_EX_r[31]~125_combout  & (\aluout_EX_r[31]~203_combout  & ((op2_ID[4]) # (op2_ID[1])))) ) ) ) # ( !op2_ID[0] & ( \aluout_EX_r[31]~204_combout  & ( 
// (!\aluout_EX_r[31]~125_combout  & (!op2_ID[1] & (!op2_ID[4]))) # (\aluout_EX_r[31]~125_combout  & (((!op2_ID[1] & !op2_ID[4])) # (\aluout_EX_r[31]~203_combout ))) ) ) ) # ( op2_ID[0] & ( !\aluout_EX_r[31]~204_combout  & ( (!\aluout_EX_r[31]~125_combout  & 
// (!op2_ID[1] & (!op2_ID[4]))) # (\aluout_EX_r[31]~125_combout  & (((!op2_ID[1] & !op2_ID[4])) # (\aluout_EX_r[31]~203_combout ))) ) ) ) # ( !op2_ID[0] & ( !\aluout_EX_r[31]~204_combout  & ( (!\aluout_EX_r[31]~125_combout  & (!op2_ID[1] & (!op2_ID[4]))) # 
// (\aluout_EX_r[31]~125_combout  & (((!op2_ID[1] & !op2_ID[4])) # (\aluout_EX_r[31]~203_combout ))) ) ) )

	.dataa(!\aluout_EX_r[31]~125_combout ),
	.datab(!op2_ID[1]),
	.datac(!op2_ID[4]),
	.datad(!\aluout_EX_r[31]~203_combout ),
	.datae(!op2_ID[0]),
	.dataf(!\aluout_EX_r[31]~204_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~205 .extended_lut = "off";
defparam \aluout_EX_r[31]~205 .lut_mask = 64'hC0D5C0D5C0D50015;
defparam \aluout_EX_r[31]~205 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N24
cyclonev_lcell_comb \aluout_EX_r[31]~206 (
// Equation(s):
// \aluout_EX_r[31]~206_combout  = ( \aluout_EX_r[31]~203_combout  & ( (!\aluout_EX_r[31]~125_combout  & (\op2_ID[3]~DUPLICATE_q  & !op2_ID[2])) ) ) # ( !\aluout_EX_r[31]~203_combout  & ( (\op2_ID[3]~DUPLICATE_q  & !op2_ID[2]) ) )

	.dataa(!\aluout_EX_r[31]~125_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!op2_ID[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\aluout_EX_r[31]~203_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~206 .extended_lut = "off";
defparam \aluout_EX_r[31]~206 .lut_mask = 64'h3030303020202020;
defparam \aluout_EX_r[31]~206 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N0
cyclonev_lcell_comb \aluout_EX_r[31]~127 (
// Equation(s):
// \aluout_EX_r[31]~127_combout  = ( \aluout_EX_r[31]~205_combout  & ( \aluout_EX_r[31]~206_combout  & ( (!op2_ID[4] & (!\Add2~89_sumout  & !\aluout_EX_r[31]~126_combout )) ) ) ) # ( !\aluout_EX_r[31]~205_combout  & ( \aluout_EX_r[31]~206_combout  & ( 
// (!\aluout_EX_r[31]~126_combout ) # (op2_ID[4]) ) ) ) # ( \aluout_EX_r[31]~205_combout  & ( !\aluout_EX_r[31]~206_combout  & ( (!op2_ID[4] & (!\aluout_EX_r[31]~126_combout  & \aluout_EX_r[31]~204_combout )) ) ) ) # ( !\aluout_EX_r[31]~205_combout  & ( 
// !\aluout_EX_r[31]~206_combout  & ( (!\aluout_EX_r[31]~126_combout ) # (op2_ID[4]) ) ) )

	.dataa(!op2_ID[4]),
	.datab(!\Add2~89_sumout ),
	.datac(!\aluout_EX_r[31]~126_combout ),
	.datad(!\aluout_EX_r[31]~204_combout ),
	.datae(!\aluout_EX_r[31]~205_combout ),
	.dataf(!\aluout_EX_r[31]~206_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~127 .extended_lut = "off";
defparam \aluout_EX_r[31]~127 .lut_mask = 64'hF5F500A0F5F58080;
defparam \aluout_EX_r[31]~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y13_N33
cyclonev_lcell_comb \Add3~89 (
// Equation(s):
// \Add3~89_sumout  = SUM(( regval1_ID[31] ) + ( \immval_ID[15]~DUPLICATE_q  ) + ( \Add3~94  ))

	.dataa(!\immval_ID[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!regval1_ID[31]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~89 .extended_lut = "off";
defparam \Add3~89 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y13_N30
cyclonev_lcell_comb \aluout_EX_r[31]~130 (
// Equation(s):
// \aluout_EX_r[31]~130_combout  = ( \aluout_EX_r[31]~127_combout  & ( \Add3~89_sumout  & ( (!\Equal15~1_combout  & ((!\aluout_EX_r[31]~129_combout ) # (\always4~0_combout ))) ) ) ) # ( !\aluout_EX_r[31]~127_combout  & ( \Add3~89_sumout  & ( 
// (!\Equal15~1_combout  & ((!\aluout_EX_r[31]~129_combout ) # ((\always4~0_combout )))) # (\Equal15~1_combout  & (((op2_ID[5])))) ) ) ) # ( \aluout_EX_r[31]~127_combout  & ( !\Add3~89_sumout  & ( (!\aluout_EX_r[31]~129_combout  & (!\Equal15~1_combout  & 
// !\always4~0_combout )) ) ) ) # ( !\aluout_EX_r[31]~127_combout  & ( !\Add3~89_sumout  & ( (!\Equal15~1_combout  & (!\aluout_EX_r[31]~129_combout  & (!\always4~0_combout ))) # (\Equal15~1_combout  & (((op2_ID[5])))) ) ) )

	.dataa(!\aluout_EX_r[31]~129_combout ),
	.datab(!\Equal15~1_combout ),
	.datac(!\always4~0_combout ),
	.datad(!op2_ID[5]),
	.datae(!\aluout_EX_r[31]~127_combout ),
	.dataf(!\Add3~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[31]~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[31]~130 .extended_lut = "off";
defparam \aluout_EX_r[31]~130 .lut_mask = 64'h80B380808CBF8C8C;
defparam \aluout_EX_r[31]~130 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y13_N31
dffeas \aluout_EX[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[31]~130_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[31]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[31] .is_wysiwyg = "true";
defparam \aluout_EX[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y10_N49
dffeas \regval_MEM[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[31]~36_combout ),
	.asdata(aluout_EX[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[31] .is_wysiwyg = "true";
defparam \regval_MEM[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y10_N21
cyclonev_lcell_comb \regs[2][31]~feeder (
// Equation(s):
// \regs[2][31]~feeder_combout  = ( regval_MEM[31] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[2][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[2][31]~feeder .extended_lut = "off";
defparam \regs[2][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[2][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y10_N23
dffeas \regs[2][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[2][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[2][31] .is_wysiwyg = "true";
defparam \regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N41
dffeas \regs[10][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[10][31] .is_wysiwyg = "true";
defparam \regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y6_N12
cyclonev_lcell_comb \regval1_ID~32 (
// Equation(s):
// \regval1_ID~32_combout  = ( \regs[14][31]~q  & ( \regs[10][31]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regs[2][31]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[6][31]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[14][31]~q  & ( \regs[10][31]~q  & ( (!inst_FE[7] & 
// ((!\inst_FE[6]~DUPLICATE_q  & (\regs[2][31]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[6][31]~q ))))) # (inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][31]~q  & ( !\regs[10][31]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & 
// (\regs[2][31]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[6][31]~q ))))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( !\regs[14][31]~q  & ( !\regs[10][31]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[2][31]~q )) # 
// (\inst_FE[6]~DUPLICATE_q  & ((\regs[6][31]~q ))))) ) ) )

	.dataa(!\regs[2][31]~q ),
	.datab(!inst_FE[7]),
	.datac(!\regs[6][31]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][31]~q ),
	.dataf(!\regs[10][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~32 .extended_lut = "off";
defparam \regval1_ID~32 .lut_mask = 64'h440C443F770C773F;
defparam \regval1_ID~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y10_N7
dffeas \regs[8][31] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][31] .is_wysiwyg = "true";
defparam \regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N48
cyclonev_lcell_comb \regval1_ID~30 (
// Equation(s):
// \regval1_ID~30_combout  = ( \regs[4][31]~q  & ( inst_FE[7] & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[8][31]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[12][31]~q ))) ) ) ) # ( !\regs[4][31]~q  & ( inst_FE[7] & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[8][31]~q 
// )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[12][31]~q ))) ) ) ) # ( \regs[4][31]~q  & ( !inst_FE[7] & ( (\regs[0][31]~q ) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[4][31]~q  & ( !inst_FE[7] & ( (!\inst_FE[6]~DUPLICATE_q  & \regs[0][31]~q ) ) ) )

	.dataa(!\regs[8][31]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[0][31]~q ),
	.datad(!\regs[12][31]~q ),
	.datae(!\regs[4][31]~q ),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~30 .extended_lut = "off";
defparam \regval1_ID~30 .lut_mask = 64'h0C0C3F3F44774477;
defparam \regval1_ID~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N42
cyclonev_lcell_comb \regval1_ID~33 (
// Equation(s):
// \regval1_ID~33_combout  = ( \regs[15][31]~q  & ( \regs[3][31]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[11][31]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[7][31]~q ))) ) ) ) # ( !\regs[15][31]~q  & ( \regs[3][31]~q  & 
// ( (!\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7]) # (\regs[11][31]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][31]~q  & ((!inst_FE[7])))) ) ) ) # ( \regs[15][31]~q  & ( !\regs[3][31]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((\regs[11][31]~q  & inst_FE[7])))) 
// # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[7][31]~q ))) ) ) ) # ( !\regs[15][31]~q  & ( !\regs[3][31]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (((\regs[11][31]~q  & inst_FE[7])))) # (\inst_FE[6]~DUPLICATE_q  & (\regs[7][31]~q  & ((!inst_FE[7])))) ) 
// ) )

	.dataa(!\regs[7][31]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[11][31]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][31]~q ),
	.dataf(!\regs[3][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~33 .extended_lut = "off";
defparam \regval1_ID~33 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \regval1_ID~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y7_N4
dffeas \regs[9][31]~DUPLICATE (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval_MEM[31]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder2~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[9][31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[9][31]~DUPLICATE .is_wysiwyg = "true";
defparam \regs[9][31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y5_N3
cyclonev_lcell_comb \regval1_ID~31 (
// Equation(s):
// \regval1_ID~31_combout  = ( \regs[5][31]~q  & ( \regs[13][31]~q  & ( ((!inst_FE[7] & (\regs[1][31]~q )) # (inst_FE[7] & ((\regs[9][31]~DUPLICATE_q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[5][31]~q  & ( \regs[13][31]~q  & ( (!inst_FE[7] & 
// (\regs[1][31]~q  & ((!\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q ) # (\regs[9][31]~DUPLICATE_q )))) ) ) ) # ( \regs[5][31]~q  & ( !\regs[13][31]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[1][31]~q ))) # 
// (inst_FE[7] & (((\regs[9][31]~DUPLICATE_q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( !\regs[5][31]~q  & ( !\regs[13][31]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[1][31]~q )) # (inst_FE[7] & ((\regs[9][31]~DUPLICATE_q ))))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[1][31]~q ),
	.datac(!\regs[9][31]~DUPLICATE_q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[5][31]~q ),
	.dataf(!\regs[13][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~31 .extended_lut = "off";
defparam \regval1_ID~31 .lut_mask = 64'h270027AA275527FF;
defparam \regval1_ID~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N0
cyclonev_lcell_comb \regval1_ID~34 (
// Equation(s):
// \regval1_ID~34_combout  = ( inst_FE[4] & ( \regval1_ID~31_combout  & ( (!\inst_FE[5]~DUPLICATE_q ) # (\regval1_ID~33_combout ) ) ) ) # ( !inst_FE[4] & ( \regval1_ID~31_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & ((\regval1_ID~30_combout ))) # 
// (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~32_combout )) ) ) ) # ( inst_FE[4] & ( !\regval1_ID~31_combout  & ( (\inst_FE[5]~DUPLICATE_q  & \regval1_ID~33_combout ) ) ) ) # ( !inst_FE[4] & ( !\regval1_ID~31_combout  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((\regval1_ID~30_combout ))) # (\inst_FE[5]~DUPLICATE_q  & (\regval1_ID~32_combout )) ) ) )

	.dataa(!\regval1_ID~32_combout ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!\regval1_ID~30_combout ),
	.datad(!\regval1_ID~33_combout ),
	.datae(!inst_FE[4]),
	.dataf(!\regval1_ID~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~34 .extended_lut = "off";
defparam \regval1_ID~34 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \regval1_ID~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y10_N1
dffeas \regval1_ID[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~34_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval1_ID[31]),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[31] .is_wysiwyg = "true";
defparam \regval1_ID[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y10_N12
cyclonev_lcell_comb \LessThan6~22 (
// Equation(s):
// \LessThan6~22_combout  = ( \regval2_ID[30]~DUPLICATE_q  & ( regval1_ID[29] & ( (!regval1_ID[31] & (!regval1_ID[30] & !\regval2_ID[31]~DUPLICATE_q )) # (regval1_ID[31] & ((!regval1_ID[30]) # (!\regval2_ID[31]~DUPLICATE_q ))) ) ) ) # ( 
// !\regval2_ID[30]~DUPLICATE_q  & ( regval1_ID[29] & ( (regval1_ID[31] & !\regval2_ID[31]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[30]~DUPLICATE_q  & ( !regval1_ID[29] & ( (!regval1_ID[31] & (!\regval2_ID[31]~DUPLICATE_q  & ((!regval1_ID[30]) # 
// (regval2_ID[29])))) # (regval1_ID[31] & ((!regval1_ID[30]) # ((!\regval2_ID[31]~DUPLICATE_q ) # (regval2_ID[29])))) ) ) ) # ( !\regval2_ID[30]~DUPLICATE_q  & ( !regval1_ID[29] & ( (!regval1_ID[31] & (!regval1_ID[30] & (!\regval2_ID[31]~DUPLICATE_q  & 
// regval2_ID[29]))) # (regval1_ID[31] & ((!\regval2_ID[31]~DUPLICATE_q ) # ((!regval1_ID[30] & regval2_ID[29])))) ) ) )

	.dataa(!regval1_ID[31]),
	.datab(!regval1_ID[30]),
	.datac(!\regval2_ID[31]~DUPLICATE_q ),
	.datad(!regval2_ID[29]),
	.datae(!\regval2_ID[30]~DUPLICATE_q ),
	.dataf(!regval1_ID[29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~22 .extended_lut = "off";
defparam \LessThan6~22 .lut_mask = 64'h50D4D4F55050D4D4;
defparam \LessThan6~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N30
cyclonev_lcell_comb \LessThan6~19 (
// Equation(s):
// \LessThan6~19_combout  = ( \regval2_ID[26]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval1_ID[28] & (((\regval2_ID[27]~DUPLICATE_q  & !regval1_ID[26])) # (\regval2_ID[28]~DUPLICATE_q ))) # (regval1_ID[28] & (\regval2_ID[27]~DUPLICATE_q  & 
// (!regval1_ID[26] & \regval2_ID[28]~DUPLICATE_q ))) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  & ( \regval1_ID[27]~DUPLICATE_q  & ( (!regval1_ID[28] & \regval2_ID[28]~DUPLICATE_q ) ) ) ) # ( \regval2_ID[26]~DUPLICATE_q  & ( !\regval1_ID[27]~DUPLICATE_q  & ( 
// (!regval1_ID[28] & (((!regval1_ID[26]) # (\regval2_ID[28]~DUPLICATE_q )) # (\regval2_ID[27]~DUPLICATE_q ))) # (regval1_ID[28] & (\regval2_ID[28]~DUPLICATE_q  & ((!regval1_ID[26]) # (\regval2_ID[27]~DUPLICATE_q )))) ) ) ) # ( !\regval2_ID[26]~DUPLICATE_q  
// & ( !\regval1_ID[27]~DUPLICATE_q  & ( (!\regval2_ID[27]~DUPLICATE_q  & (!regval1_ID[28] & \regval2_ID[28]~DUPLICATE_q )) # (\regval2_ID[27]~DUPLICATE_q  & ((!regval1_ID[28]) # (\regval2_ID[28]~DUPLICATE_q ))) ) ) )

	.dataa(!\regval2_ID[27]~DUPLICATE_q ),
	.datab(!regval1_ID[26]),
	.datac(!regval1_ID[28]),
	.datad(!\regval2_ID[28]~DUPLICATE_q ),
	.datae(!\regval2_ID[26]~DUPLICATE_q ),
	.dataf(!\regval1_ID[27]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~19 .extended_lut = "off";
defparam \LessThan6~19 .lut_mask = 64'h50F5D0FD00F040F4;
defparam \LessThan6~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y9_N6
cyclonev_lcell_comb \LessThan6~20 (
// Equation(s):
// \LessThan6~20_combout  = ( regval1_ID[24] & ( !\LessThan6~19_combout  & ( (!regval2_ID[25]) # ((!\LessThan6~1_combout ) # (regval1_ID[25])) ) ) ) # ( !regval1_ID[24] & ( !\LessThan6~19_combout  & ( (!\LessThan6~1_combout ) # ((!regval2_ID[24] & 
// ((!regval2_ID[25]) # (regval1_ID[25]))) # (regval2_ID[24] & (!regval2_ID[25] & regval1_ID[25]))) ) ) )

	.dataa(!regval2_ID[24]),
	.datab(!regval2_ID[25]),
	.datac(!\LessThan6~1_combout ),
	.datad(!regval1_ID[25]),
	.datae(!regval1_ID[24]),
	.dataf(!\LessThan6~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~20 .extended_lut = "off";
defparam \LessThan6~20 .lut_mask = 64'hF8FEFCFF00000000;
defparam \LessThan6~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N18
cyclonev_lcell_comb \LessThan6~21 (
// Equation(s):
// \LessThan6~21_combout  = ( \LessThan6~20_combout  & ( \LessThan6~18_combout  & ( (!\regval1_ID[23]~DUPLICATE_q  & (!\regval2_ID[23]~DUPLICATE_q  & ((!regval2_ID[22]) # (\regval1_ID[22]~DUPLICATE_q )))) # (\regval1_ID[23]~DUPLICATE_q  & 
// (((!\regval2_ID[23]~DUPLICATE_q ) # (!regval2_ID[22])) # (\regval1_ID[22]~DUPLICATE_q ))) ) ) ) # ( \LessThan6~20_combout  & ( !\LessThan6~18_combout  ) )

	.dataa(!\regval1_ID[23]~DUPLICATE_q ),
	.datab(!\regval1_ID[22]~DUPLICATE_q ),
	.datac(!\regval2_ID[23]~DUPLICATE_q ),
	.datad(!regval2_ID[22]),
	.datae(!\LessThan6~20_combout ),
	.dataf(!\LessThan6~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~21 .extended_lut = "off";
defparam \LessThan6~21 .lut_mask = 64'h0000FFFF0000F571;
defparam \LessThan6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y8_N45
cyclonev_lcell_comb \LessThan6~11 (
// Equation(s):
// \LessThan6~11_combout  = ( \regval2_ID[12]~DUPLICATE_q  & ( (!regval1_ID[12] & ((!regval1_ID[13]) # (regval2_ID[13]))) # (regval1_ID[12] & (!regval1_ID[13] & regval2_ID[13])) ) ) # ( !\regval2_ID[12]~DUPLICATE_q  & ( (!regval1_ID[13] & regval2_ID[13]) ) )

	.dataa(!regval1_ID[12]),
	.datab(!regval1_ID[13]),
	.datac(gnd),
	.datad(!regval2_ID[13]),
	.datae(gnd),
	.dataf(!\regval2_ID[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~11 .extended_lut = "off";
defparam \LessThan6~11 .lut_mask = 64'h00CC00CC88EE88EE;
defparam \LessThan6~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N39
cyclonev_lcell_comb \LessThan6~9 (
// Equation(s):
// \LessThan6~9_combout  = ( \regval2_ID[14]~DUPLICATE_q  & ( (!regval2_ID[15] & (!regval1_ID[14] & !regval1_ID[15])) # (regval2_ID[15] & ((!regval1_ID[14]) # (!regval1_ID[15]))) ) ) # ( !\regval2_ID[14]~DUPLICATE_q  & ( (regval2_ID[15] & !regval1_ID[15]) ) 
// )

	.dataa(!regval2_ID[15]),
	.datab(gnd),
	.datac(!regval1_ID[14]),
	.datad(!regval1_ID[15]),
	.datae(gnd),
	.dataf(!\regval2_ID[14]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~9 .extended_lut = "off";
defparam \LessThan6~9 .lut_mask = 64'h55005500F550F550;
defparam \LessThan6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N36
cyclonev_lcell_comb \LessThan6~10 (
// Equation(s):
// \LessThan6~10_combout  = ( \LessThan6~9_combout  & ( (\LessThan5~2_combout  & (\LessThan5~1_combout  & \LessThan5~0_combout )) ) )

	.dataa(gnd),
	.datab(!\LessThan5~2_combout ),
	.datac(!\LessThan5~1_combout ),
	.datad(!\LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\LessThan6~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~10 .extended_lut = "off";
defparam \LessThan6~10 .lut_mask = 64'h0000000000030003;
defparam \LessThan6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N45
cyclonev_lcell_comb \Equal14~15 (
// Equation(s):
// \Equal14~15_combout  = ( \Equal14~7_combout  & ( (\LessThan5~1_combout  & (\LessThan5~2_combout  & \LessThan5~0_combout )) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(gnd),
	.datac(!\LessThan5~2_combout ),
	.datad(!\LessThan5~0_combout ),
	.datae(gnd),
	.dataf(!\Equal14~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal14~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal14~15 .extended_lut = "off";
defparam \Equal14~15 .lut_mask = 64'h0000000000050005;
defparam \Equal14~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N42
cyclonev_lcell_comb \LessThan6~14 (
// Equation(s):
// \LessThan6~14_combout  = ( \regval1_ID[16]~DUPLICATE_q  & ( (!regval1_ID[17] & regval2_ID[17]) ) ) # ( !\regval1_ID[16]~DUPLICATE_q  & ( (!regval1_ID[17] & ((regval2_ID[17]) # (regval2_ID[16]))) # (regval1_ID[17] & (regval2_ID[16] & regval2_ID[17])) ) )

	.dataa(gnd),
	.datab(!regval1_ID[17]),
	.datac(!regval2_ID[16]),
	.datad(!regval2_ID[17]),
	.datae(gnd),
	.dataf(!\regval1_ID[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~14 .extended_lut = "off";
defparam \LessThan6~14 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \LessThan6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N24
cyclonev_lcell_comb \LessThan6~13 (
// Equation(s):
// \LessThan6~13_combout  = ( regval1_ID[18] & ( (regval2_ID[19] & !\regval1_ID[19]~DUPLICATE_q ) ) ) # ( !regval1_ID[18] & ( (!regval2_ID[19] & (!\regval1_ID[19]~DUPLICATE_q  & regval2_ID[18])) # (regval2_ID[19] & ((!\regval1_ID[19]~DUPLICATE_q ) # 
// (regval2_ID[18]))) ) )

	.dataa(!regval2_ID[19]),
	.datab(!\regval1_ID[19]~DUPLICATE_q ),
	.datac(!regval2_ID[18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval1_ID[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~13 .extended_lut = "off";
defparam \LessThan6~13 .lut_mask = 64'h4D4D4D4D44444444;
defparam \LessThan6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N33
cyclonev_lcell_comb \LessThan6~15 (
// Equation(s):
// \LessThan6~15_combout  = ( regval2_ID[20] & ( (!regval2_ID[21] & (!\regval1_ID[20]~DUPLICATE_q  & !regval1_ID[21])) # (regval2_ID[21] & ((!\regval1_ID[20]~DUPLICATE_q ) # (!regval1_ID[21]))) ) ) # ( !regval2_ID[20] & ( (regval2_ID[21] & !regval1_ID[21]) ) 
// )

	.dataa(!regval2_ID[21]),
	.datab(gnd),
	.datac(!\regval1_ID[20]~DUPLICATE_q ),
	.datad(!regval1_ID[21]),
	.datae(gnd),
	.dataf(!regval2_ID[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~15 .extended_lut = "off";
defparam \LessThan6~15 .lut_mask = 64'h55005500F550F550;
defparam \LessThan6~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N21
cyclonev_lcell_comb \LessThan6~16 (
// Equation(s):
// \LessThan6~16_combout  = ( !\LessThan6~15_combout  & ( (!\LessThan5~0_combout ) # ((!\LessThan6~13_combout  & ((!\LessThan5~1_combout ) # (!\LessThan6~14_combout )))) ) )

	.dataa(!\LessThan5~1_combout ),
	.datab(!\LessThan5~0_combout ),
	.datac(!\LessThan6~14_combout ),
	.datad(!\LessThan6~13_combout ),
	.datae(gnd),
	.dataf(!\LessThan6~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~16 .extended_lut = "off";
defparam \LessThan6~16 .lut_mask = 64'hFECCFECC00000000;
defparam \LessThan6~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y8_N48
cyclonev_lcell_comb \LessThan6~12 (
// Equation(s):
// \LessThan6~12_combout  = ( \regval2_ID[10]~DUPLICATE_q  & ( (!\regval2_ID[11]~DUPLICATE_q  & (!\regval1_ID[11]~DUPLICATE_q  & !\regval1_ID[10]~DUPLICATE_q )) # (\regval2_ID[11]~DUPLICATE_q  & ((!\regval1_ID[11]~DUPLICATE_q ) # 
// (!\regval1_ID[10]~DUPLICATE_q ))) ) ) # ( !\regval2_ID[10]~DUPLICATE_q  & ( (\regval2_ID[11]~DUPLICATE_q  & !\regval1_ID[11]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(!\regval2_ID[11]~DUPLICATE_q ),
	.datac(!\regval1_ID[11]~DUPLICATE_q ),
	.datad(!\regval1_ID[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\regval2_ID[10]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~12 .extended_lut = "off";
defparam \LessThan6~12 .lut_mask = 64'h30303030F330F330;
defparam \LessThan6~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y9_N6
cyclonev_lcell_comb \LessThan6~17 (
// Equation(s):
// \LessThan6~17_combout  = ( \LessThan6~16_combout  & ( \LessThan6~12_combout  & ( (!\LessThan6~10_combout  & ((!\Equal14~15_combout ) # ((!\LessThan6~11_combout  & !\LessThan5~3_combout )))) ) ) ) # ( \LessThan6~16_combout  & ( !\LessThan6~12_combout  & ( 
// (!\LessThan6~10_combout  & ((!\LessThan6~11_combout ) # (!\Equal14~15_combout ))) ) ) )

	.dataa(!\LessThan6~11_combout ),
	.datab(!\LessThan5~3_combout ),
	.datac(!\LessThan6~10_combout ),
	.datad(!\Equal14~15_combout ),
	.datae(!\LessThan6~16_combout ),
	.dataf(!\LessThan6~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~17 .extended_lut = "off";
defparam \LessThan6~17 .lut_mask = 64'h0000F0A00000F080;
defparam \LessThan6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N39
cyclonev_lcell_comb \LessThan6~2 (
// Equation(s):
// \LessThan6~2_combout  = ( regval1_ID[1] & ( (!regval1_ID[0] & (\regval2_ID[0]~DUPLICATE_q  & regval2_ID[1])) ) ) # ( !regval1_ID[1] & ( ((!regval1_ID[0] & \regval2_ID[0]~DUPLICATE_q )) # (regval2_ID[1]) ) )

	.dataa(!regval1_ID[0]),
	.datab(gnd),
	.datac(!\regval2_ID[0]~DUPLICATE_q ),
	.datad(!regval2_ID[1]),
	.datae(gnd),
	.dataf(!regval1_ID[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~2 .extended_lut = "off";
defparam \LessThan6~2 .lut_mask = 64'h0AFF0AFF000A000A;
defparam \LessThan6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N12
cyclonev_lcell_comb \LessThan6~3 (
// Equation(s):
// \LessThan6~3_combout  = ( \LessThan6~2_combout  & ( (!regval2_ID[3] & (!regval1_ID[3] & ((!regval1_ID[2]) # (regval2_ID[2])))) # (regval2_ID[3] & (((!regval1_ID[3]) # (!regval1_ID[2])) # (regval2_ID[2]))) ) ) # ( !\LessThan6~2_combout  & ( (!regval2_ID[3] 
// & (regval2_ID[2] & (!regval1_ID[3] & !regval1_ID[2]))) # (regval2_ID[3] & ((!regval1_ID[3]) # ((regval2_ID[2] & !regval1_ID[2])))) ) )

	.dataa(!regval2_ID[2]),
	.datab(!regval2_ID[3]),
	.datac(!regval1_ID[3]),
	.datad(!regval1_ID[2]),
	.datae(gnd),
	.dataf(!\LessThan6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~3 .extended_lut = "off";
defparam \LessThan6~3 .lut_mask = 64'h71307130F371F371;
defparam \LessThan6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N18
cyclonev_lcell_comb \LessThan6~6 (
// Equation(s):
// \LessThan6~6_combout  = ( regval2_ID[9] & ( \regval2_ID[8]~DUPLICATE_q  & ( (!regval1_ID[9]) # (!regval1_ID[8]) ) ) ) # ( !regval2_ID[9] & ( \regval2_ID[8]~DUPLICATE_q  & ( (!regval1_ID[9] & !regval1_ID[8]) ) ) ) # ( regval2_ID[9] & ( 
// !\regval2_ID[8]~DUPLICATE_q  & ( !regval1_ID[9] ) ) )

	.dataa(gnd),
	.datab(!regval1_ID[9]),
	.datac(!regval1_ID[8]),
	.datad(gnd),
	.datae(!regval2_ID[9]),
	.dataf(!\regval2_ID[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~6 .extended_lut = "off";
defparam \LessThan6~6 .lut_mask = 64'h0000CCCCC0C0FCFC;
defparam \LessThan6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y9_N18
cyclonev_lcell_comb \LessThan6~5 (
// Equation(s):
// \LessThan6~5_combout  = ( regval1_ID[5] & ( regval2_ID[4] & ( (!\regval1_ID[4]~DUPLICATE_q  & \regval2_ID[5]~DUPLICATE_q ) ) ) ) # ( !regval1_ID[5] & ( regval2_ID[4] & ( (!\regval1_ID[4]~DUPLICATE_q ) # (\regval2_ID[5]~DUPLICATE_q ) ) ) ) # ( 
// !regval1_ID[5] & ( !regval2_ID[4] & ( \regval2_ID[5]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\regval1_ID[4]~DUPLICATE_q ),
	.datac(!\regval2_ID[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!regval1_ID[5]),
	.dataf(!regval2_ID[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~5 .extended_lut = "off";
defparam \LessThan6~5 .lut_mask = 64'h0F0F0000CFCF0C0C;
defparam \LessThan6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N42
cyclonev_lcell_comb \LessThan6~4 (
// Equation(s):
// \LessThan6~4_combout  = (!regval1_ID[7] & (((!regval1_ID[6] & \regval2_ID[6]~DUPLICATE_q )) # (\regval2_ID[7]~DUPLICATE_q ))) # (regval1_ID[7] & (!regval1_ID[6] & (\regval2_ID[6]~DUPLICATE_q  & \regval2_ID[7]~DUPLICATE_q )))

	.dataa(!regval1_ID[6]),
	.datab(!\regval2_ID[6]~DUPLICATE_q ),
	.datac(!regval1_ID[7]),
	.datad(!\regval2_ID[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~4 .extended_lut = "off";
defparam \LessThan6~4 .lut_mask = 64'h20F220F220F220F2;
defparam \LessThan6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N21
cyclonev_lcell_comb \LessThan6~7 (
// Equation(s):
// \LessThan6~7_combout  = ( \LessThan6~4_combout  & ( (!\LessThan6~6_combout  & !\LessThan6~0_combout ) ) ) # ( !\LessThan6~4_combout  & ( (!\LessThan6~6_combout  & ((!\LessThan6~0_combout ) # ((!\Equal14~4_combout ) # (!\LessThan6~5_combout )))) ) )

	.dataa(!\LessThan6~6_combout ),
	.datab(!\LessThan6~0_combout ),
	.datac(!\Equal14~4_combout ),
	.datad(!\LessThan6~5_combout ),
	.datae(gnd),
	.dataf(!\LessThan6~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~7 .extended_lut = "off";
defparam \LessThan6~7 .lut_mask = 64'hAAA8AAA888888888;
defparam \LessThan6~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N36
cyclonev_lcell_comb \LessThan6~8 (
// Equation(s):
// \LessThan6~8_combout  = ( \Equal14~9_combout  & ( (!\LessThan6~7_combout ) # ((\LessThan6~3_combout  & \Equal14~6_combout )) ) )

	.dataa(gnd),
	.datab(!\LessThan6~3_combout ),
	.datac(!\LessThan6~7_combout ),
	.datad(!\Equal14~6_combout ),
	.datae(gnd),
	.dataf(!\Equal14~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~8 .extended_lut = "off";
defparam \LessThan6~8 .lut_mask = 64'h00000000F0F3F0F3;
defparam \LessThan6~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N36
cyclonev_lcell_comb \LessThan6~23 (
// Equation(s):
// \LessThan6~23_combout  = ( \LessThan6~17_combout  & ( \LessThan6~8_combout  & ( (!\LessThan6~22_combout  & ((!\Equal14~12_combout ) # ((!\Equal14~10_combout  & \LessThan6~21_combout )))) ) ) ) # ( !\LessThan6~17_combout  & ( \LessThan6~8_combout  & ( 
// (!\LessThan6~22_combout  & ((!\Equal14~12_combout ) # ((!\Equal14~10_combout  & \LessThan6~21_combout )))) ) ) ) # ( \LessThan6~17_combout  & ( !\LessThan6~8_combout  & ( (!\LessThan6~22_combout  & ((!\Equal14~12_combout ) # (\LessThan6~21_combout ))) ) ) 
// ) # ( !\LessThan6~17_combout  & ( !\LessThan6~8_combout  & ( (!\LessThan6~22_combout  & ((!\Equal14~12_combout ) # ((!\Equal14~10_combout  & \LessThan6~21_combout )))) ) ) )

	.dataa(!\LessThan6~22_combout ),
	.datab(!\Equal14~10_combout ),
	.datac(!\LessThan6~21_combout ),
	.datad(!\Equal14~12_combout ),
	.datae(!\LessThan6~17_combout ),
	.dataf(!\LessThan6~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan6~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan6~23 .extended_lut = "off";
defparam \LessThan6~23 .lut_mask = 64'hAA08AA0AAA08AA08;
defparam \LessThan6~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N6
cyclonev_lcell_comb \pctarget_EX_w~1 (
// Equation(s):
// \pctarget_EX_w~1_combout  = ( \Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout ) # ((!\Equal20~0_combout ) # (\LessThan6~23_combout )) ) ) # ( !\Selector0~3_combout  & ( !\pctarget_EX_w~0_combout  ) )

	.dataa(gnd),
	.datab(!\pctarget_EX_w~0_combout ),
	.datac(!\Equal20~0_combout ),
	.datad(!\LessThan6~23_combout ),
	.datae(gnd),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w~1 .extended_lut = "off";
defparam \pctarget_EX_w~1 .lut_mask = 64'hCCCCCCCCFCFFFCFF;
defparam \pctarget_EX_w~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N6
cyclonev_lcell_comb \PC_FE~1 (
// Equation(s):
// \PC_FE~1_combout  = ( !ctrlsig_ID[4] & ( (!ctrlsig_ID[3] & ((!\stall_pipe~6_combout  & (((\Add0~21_sumout )))) # (\stall_pipe~6_combout  & (!PC_FE[8])))) # (ctrlsig_ID[3] & ((((\Add0~21_sumout ))))) ) ) # ( ctrlsig_ID[4] & ( ((!ctrlsig_ID[3] & 
// ((!\pctarget_EX_w~1_combout  & ((\Add0~21_sumout ))) # (\pctarget_EX_w~1_combout  & (PC_ID[8])))) # (ctrlsig_ID[3] & (((\Add0~21_sumout ))))) ) )

	.dataa(!PC_FE[8]),
	.datab(!ctrlsig_ID[3]),
	.datac(!PC_ID[8]),
	.datad(!\pctarget_EX_w~1_combout ),
	.datae(!ctrlsig_ID[4]),
	.dataf(!\Add0~21_sumout ),
	.datag(!\stall_pipe~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE~1 .extended_lut = "on";
defparam \PC_FE~1 .lut_mask = 64'h0808000CFBFBFF3F;
defparam \PC_FE~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y9_N24
cyclonev_lcell_comb \PC_FE[8]~5 (
// Equation(s):
// \PC_FE[8]~5_combout  = ( !\PC_FE~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\PC_FE~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[8]~5 .extended_lut = "off";
defparam \PC_FE[8]~5 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \PC_FE[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y9_N26
dffeas \PC_FE[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[8]~5_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[8] .is_wysiwyg = "true";
defparam \PC_FE[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N27
cyclonev_lcell_comb \imem~3 (
// Equation(s):
// \imem~3_combout  = ( \imem~2_combout  & ( !\PC_FE[9]~DUPLICATE_q  $ (PC_FE[8]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!PC_FE[8]),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~3 .extended_lut = "off";
defparam \imem~3 .lut_mask = 64'h00000000F00FF00F;
defparam \imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N30
cyclonev_lcell_comb \imem~50 (
// Equation(s):
// \imem~50_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[3] & (PC_FE[7] & (!PC_FE[6] $ (PC_FE[5])))) # (PC_FE[3] & (PC_FE[5] & ((!PC_FE[7]) # (PC_FE[6])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (!PC_FE[7] & (!PC_FE[6] $ (!PC_FE[3] $ (!PC_FE[5])))) # 
// (PC_FE[7] & (!PC_FE[6] & (PC_FE[3]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[3] & (!PC_FE[5] $ (((PC_FE[6] & PC_FE[7]))))) # (PC_FE[3] & (PC_FE[5] & (!PC_FE[6] $ (!PC_FE[7])))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & ((!PC_FE[3] & 
// (PC_FE[5])) # (PC_FE[3] & (!PC_FE[5] & !PC_FE[7])))) # (PC_FE[6] & (((!PC_FE[5] & PC_FE[7])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~50 .extended_lut = "off";
defparam \imem~50 .lut_mask = 64'h2858C18696220385;
defparam \imem~50 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N36
cyclonev_lcell_comb \imem~49 (
// Equation(s):
// \imem~49_combout  = ( PC_FE[4] & ( (!PC_FE[5] & (!PC_FE[6] & (PC_FE[2] & PC_FE[3]))) # (PC_FE[5] & (((!PC_FE[2] & !PC_FE[3])))) ) ) # ( !PC_FE[4] & ( (!PC_FE[5] & (!PC_FE[3] & (!PC_FE[6] $ (!PC_FE[2])))) # (PC_FE[5] & (!PC_FE[6] $ (((!PC_FE[3]) # 
// (PC_FE[2]))))) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[3]),
	.datae(gnd),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~49 .extended_lut = "off";
defparam \imem~49 .lut_mask = 64'h5921592130083008;
defparam \imem~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N42
cyclonev_lcell_comb \imem~51 (
// Equation(s):
// \imem~51_combout  = ( PC_FE[7] & ( (!\PC_FE[9]~DUPLICATE_q  & (\imem~3_combout  & \imem~50_combout )) ) ) # ( !PC_FE[7] & ( (\imem~3_combout  & ((!\PC_FE[9]~DUPLICATE_q  & (\imem~50_combout )) # (\PC_FE[9]~DUPLICATE_q  & ((\imem~49_combout ))))) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~3_combout ),
	.datac(!\imem~50_combout ),
	.datad(!\imem~49_combout ),
	.datae(gnd),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~51 .extended_lut = "off";
defparam \imem~51 .lut_mask = 64'h0213021302020202;
defparam \imem~51 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N43
dffeas \inst_FE[30] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~51_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[30]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[30] .is_wysiwyg = "true";
defparam \inst_FE[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N56
dffeas \op1_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[30]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[4] .is_wysiwyg = "true";
defparam \op1_ID[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N9
cyclonev_lcell_comb \Equal19~0 (
// Equation(s):
// \Equal19~0_combout  = ( !op1_ID[3] & ( (op1_ID[5] & (op1_ID[2] & !op1_ID[4])) ) )

	.dataa(!op1_ID[5]),
	.datab(gnd),
	.datac(!op1_ID[2]),
	.datad(!op1_ID[4]),
	.datae(gnd),
	.dataf(!op1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal19~0 .extended_lut = "off";
defparam \Equal19~0 .lut_mask = 64'h0500050000000000;
defparam \Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N12
cyclonev_lcell_comb \aluout_EX_r[3]~14 (
// Equation(s):
// \aluout_EX_r[3]~14_combout  = ( \Equal15~0_combout  & ( (!\Equal15~1_combout  & ((\always4~0_combout ) # (\Equal19~0_combout ))) ) ) # ( !\Equal15~0_combout  & ( (!\Equal15~1_combout  & \always4~0_combout ) ) )

	.dataa(gnd),
	.datab(!\Equal19~0_combout ),
	.datac(!\Equal15~1_combout ),
	.datad(!\always4~0_combout ),
	.datae(gnd),
	.dataf(!\Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[3]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[3]~14 .extended_lut = "off";
defparam \aluout_EX_r[3]~14 .lut_mask = 64'h00F000F030F030F0;
defparam \aluout_EX_r[3]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N24
cyclonev_lcell_comb \aluout_EX_r[2]~64 (
// Equation(s):
// \aluout_EX_r[2]~64_combout  = ( PC_ID[2] & ( (!\aluout_EX_r[3]~0_combout  & (((!\aluout_EX_r[3]~1_combout )))) # (\aluout_EX_r[3]~0_combout  & ((!regval1_ID[2] & (immval_ID[2])) # (regval1_ID[2] & ((!immval_ID[2]) # (!\aluout_EX_r[3]~1_combout ))))) ) ) # 
// ( !PC_ID[2] & ( (\aluout_EX_r[3]~0_combout  & ((!regval1_ID[2] & (immval_ID[2])) # (regval1_ID[2] & ((!immval_ID[2]) # (!\aluout_EX_r[3]~1_combout ))))) ) )

	.dataa(!regval1_ID[2]),
	.datab(!immval_ID[2]),
	.datac(!\aluout_EX_r[3]~0_combout ),
	.datad(!\aluout_EX_r[3]~1_combout ),
	.datae(gnd),
	.dataf(!PC_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~64 .extended_lut = "off";
defparam \aluout_EX_r[2]~64 .lut_mask = 64'h07060706F706F706;
defparam \aluout_EX_r[2]~64 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N0
cyclonev_lcell_comb \aluout_EX_r[2]~65 (
// Equation(s):
// \aluout_EX_r[2]~65_combout  = ( regval2_ID[1] & ( \regval1_ID[4]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q ) # (regval1_ID[5]) ) ) ) # ( !regval2_ID[1] & ( \regval1_ID[4]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & ((regval1_ID[2]))) # 
// (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) ) ) ) # ( regval2_ID[1] & ( !\regval1_ID[4]~DUPLICATE_q  & ( (\regval2_ID[0]~DUPLICATE_q  & regval1_ID[5]) ) ) ) # ( !regval2_ID[1] & ( !\regval1_ID[4]~DUPLICATE_q  & ( (!\regval2_ID[0]~DUPLICATE_q  & 
// ((regval1_ID[2]))) # (\regval2_ID[0]~DUPLICATE_q  & (regval1_ID[3])) ) ) )

	.dataa(!\regval2_ID[0]~DUPLICATE_q ),
	.datab(!regval1_ID[3]),
	.datac(!regval1_ID[2]),
	.datad(!regval1_ID[5]),
	.datae(!regval2_ID[1]),
	.dataf(!\regval1_ID[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~65 .extended_lut = "off";
defparam \aluout_EX_r[2]~65 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \aluout_EX_r[2]~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y14_N6
cyclonev_lcell_comb \aluout_EX_r[2]~66 (
// Equation(s):
// \aluout_EX_r[2]~66_combout  = ( \aluout_EX_r[2]~65_combout  & ( \ShiftRight0~25_combout  & ( (!regval2_ID[2]) # ((!regval2_ID[3] & ((\ShiftRight0~38_combout ))) # (regval2_ID[3] & (\ShiftRight0~26_combout ))) ) ) ) # ( !\aluout_EX_r[2]~65_combout  & ( 
// \ShiftRight0~25_combout  & ( (!regval2_ID[3] & (((\ShiftRight0~38_combout  & regval2_ID[2])))) # (regval2_ID[3] & (((!regval2_ID[2])) # (\ShiftRight0~26_combout ))) ) ) ) # ( \aluout_EX_r[2]~65_combout  & ( !\ShiftRight0~25_combout  & ( (!regval2_ID[3] & 
// (((!regval2_ID[2]) # (\ShiftRight0~38_combout )))) # (regval2_ID[3] & (\ShiftRight0~26_combout  & ((regval2_ID[2])))) ) ) ) # ( !\aluout_EX_r[2]~65_combout  & ( !\ShiftRight0~25_combout  & ( (regval2_ID[2] & ((!regval2_ID[3] & ((\ShiftRight0~38_combout 
// ))) # (regval2_ID[3] & (\ShiftRight0~26_combout )))) ) ) )

	.dataa(!regval2_ID[3]),
	.datab(!\ShiftRight0~26_combout ),
	.datac(!\ShiftRight0~38_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\aluout_EX_r[2]~65_combout ),
	.dataf(!\ShiftRight0~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~66 .extended_lut = "off";
defparam \aluout_EX_r[2]~66 .lut_mask = 64'h001BAA1B551BFF1B;
defparam \aluout_EX_r[2]~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y11_N0
cyclonev_lcell_comb \aluout_EX_r[2]~67 (
// Equation(s):
// \aluout_EX_r[2]~67_combout  = ( regval1_ID[31] & ( \aluout_EX_r[2]~66_combout  & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((!\op2_ID[0]~DUPLICATE_q  & \ShiftRight0~42_combout )))) # (\ShiftRight0~5_combout  & (((!\op2_ID[0]~DUPLICATE_q )))) ) ) ) 
// # ( !regval1_ID[31] & ( \aluout_EX_r[2]~66_combout  & ( (!\ShiftRight0~5_combout  & ((!regval2_ID[4]) # ((!\op2_ID[0]~DUPLICATE_q  & \ShiftRight0~42_combout )))) ) ) ) # ( regval1_ID[31] & ( !\aluout_EX_r[2]~66_combout  & ( (!\op2_ID[0]~DUPLICATE_q  & 
// (((regval2_ID[4] & \ShiftRight0~42_combout )) # (\ShiftRight0~5_combout ))) ) ) ) # ( !regval1_ID[31] & ( !\aluout_EX_r[2]~66_combout  & ( (!\ShiftRight0~5_combout  & (regval2_ID[4] & (!\op2_ID[0]~DUPLICATE_q  & \ShiftRight0~42_combout ))) ) ) )

	.dataa(!\ShiftRight0~5_combout ),
	.datab(!regval2_ID[4]),
	.datac(!\op2_ID[0]~DUPLICATE_q ),
	.datad(!\ShiftRight0~42_combout ),
	.datae(!regval1_ID[31]),
	.dataf(!\aluout_EX_r[2]~66_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~67 .extended_lut = "off";
defparam \aluout_EX_r[2]~67 .lut_mask = 64'h0020507088A8D8F8;
defparam \aluout_EX_r[2]~67 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y11_N30
cyclonev_lcell_comb \aluout_EX_r[2]~199 (
// Equation(s):
// \aluout_EX_r[2]~199_combout  = ( regval2_ID[2] & ( regval1_ID[2] & ( (\aluout_EX_r[3]~10_combout  & ((!\op2_ID[3]~DUPLICATE_q ) # (!\aluout_EX_r[3]~9_combout ))) ) ) ) # ( !regval2_ID[2] & ( regval1_ID[2] & ( (\aluout_EX_r[3]~10_combout  & 
// ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (\op2_ID[2]~DUPLICATE_q )))) ) ) ) # ( regval2_ID[2] & ( !regval1_ID[2] & ( (\aluout_EX_r[3]~10_combout  & ((!\aluout_EX_r[3]~9_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (\op2_ID[2]~DUPLICATE_q 
// )))) ) ) ) # ( !regval2_ID[2] & ( !regval1_ID[2] & ( (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[3]~10_combout ) # (!\op2_ID[3]~DUPLICATE_q  $ (\op2_ID[2]~DUPLICATE_q )))) ) ) )

	.dataa(!\aluout_EX_r[3]~10_combout ),
	.datab(!\op2_ID[3]~DUPLICATE_q ),
	.datac(!\aluout_EX_r[3]~9_combout ),
	.datad(!\op2_ID[2]~DUPLICATE_q ),
	.datae(!regval2_ID[2]),
	.dataf(!regval1_ID[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~199 .extended_lut = "off";
defparam \aluout_EX_r[2]~199 .lut_mask = 64'h0E0B545154515454;
defparam \aluout_EX_r[2]~199 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \aluout_EX_r[2]~68 (
// Equation(s):
// \aluout_EX_r[2]~68_combout  = ( op2_ID[2] & ( \Add1~37_sumout  & ( \aluout_EX_r[2]~199_combout  ) ) ) # ( !op2_ID[2] & ( \Add1~37_sumout  & ( ((\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[3]~10_combout  & \Add2~37_sumout ))) # (\aluout_EX_r[2]~199_combout 
// ) ) ) ) # ( op2_ID[2] & ( !\Add1~37_sumout  & ( \aluout_EX_r[2]~199_combout  ) ) ) # ( !op2_ID[2] & ( !\Add1~37_sumout  & ( (!\aluout_EX_r[3]~9_combout  & (\aluout_EX_r[2]~199_combout )) # (\aluout_EX_r[3]~9_combout  & ((!\aluout_EX_r[2]~199_combout  & 
// (\aluout_EX_r[3]~10_combout  & \Add2~37_sumout )) # (\aluout_EX_r[2]~199_combout  & (!\aluout_EX_r[3]~10_combout )))) ) ) )

	.dataa(!\aluout_EX_r[3]~9_combout ),
	.datab(!\aluout_EX_r[2]~199_combout ),
	.datac(!\aluout_EX_r[3]~10_combout ),
	.datad(!\Add2~37_sumout ),
	.datae(!op2_ID[2]),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~68 .extended_lut = "off";
defparam \aluout_EX_r[2]~68 .lut_mask = 64'h3236333333373333;
defparam \aluout_EX_r[2]~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N27
cyclonev_lcell_comb \aluout_EX_r[2]~69 (
// Equation(s):
// \aluout_EX_r[2]~69_combout  = ( \aluout_EX_r[3]~7_combout  & ( \aluout_EX_r[2]~68_combout  & ( (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[2] $ (!regval2_ID[2]))) ) ) ) # ( !\aluout_EX_r[3]~7_combout  & ( \aluout_EX_r[2]~68_combout  & ( 
// (!\aluout_EX_r[3]~8_combout ) # (!regval1_ID[2] $ (regval2_ID[2])) ) ) ) # ( \aluout_EX_r[3]~7_combout  & ( !\aluout_EX_r[2]~68_combout  & ( (!\aluout_EX_r[3]~8_combout  & (!regval1_ID[2] $ (!regval2_ID[2]))) ) ) ) # ( !\aluout_EX_r[3]~7_combout  & ( 
// !\aluout_EX_r[2]~68_combout  & ( (\aluout_EX_r[3]~8_combout  & (!regval1_ID[2] $ (regval2_ID[2]))) ) ) )

	.dataa(!regval1_ID[2]),
	.datab(gnd),
	.datac(!\aluout_EX_r[3]~8_combout ),
	.datad(!regval2_ID[2]),
	.datae(!\aluout_EX_r[3]~7_combout ),
	.dataf(!\aluout_EX_r[2]~68_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~69 .extended_lut = "off";
defparam \aluout_EX_r[2]~69 .lut_mask = 64'h0A0550A0FAF550A0;
defparam \aluout_EX_r[2]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N21
cyclonev_lcell_comb \aluout_EX_r[2]~70 (
// Equation(s):
// \aluout_EX_r[2]~70_combout  = ( \aluout_EX_r[2]~69_combout  & ( \aluout_EX_r[3]~3_combout  & ( (!\aluout_EX_r[3]~4_combout  & \ShiftLeft0~21_combout ) ) ) ) # ( !\aluout_EX_r[2]~69_combout  & ( \aluout_EX_r[3]~3_combout  & ( (!\aluout_EX_r[3]~4_combout  & 
// \ShiftLeft0~21_combout ) ) ) ) # ( \aluout_EX_r[2]~69_combout  & ( !\aluout_EX_r[3]~3_combout  & ( (!\aluout_EX_r[3]~4_combout ) # (\aluout_EX_r[2]~67_combout ) ) ) ) # ( !\aluout_EX_r[2]~69_combout  & ( !\aluout_EX_r[3]~3_combout  & ( 
// (\aluout_EX_r[3]~4_combout  & \aluout_EX_r[2]~67_combout ) ) ) )

	.dataa(gnd),
	.datab(!\aluout_EX_r[3]~4_combout ),
	.datac(!\aluout_EX_r[2]~67_combout ),
	.datad(!\ShiftLeft0~21_combout ),
	.datae(!\aluout_EX_r[2]~69_combout ),
	.dataf(!\aluout_EX_r[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~70 .extended_lut = "off";
defparam \aluout_EX_r[2]~70 .lut_mask = 64'h0303CFCF00CC00CC;
defparam \aluout_EX_r[2]~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y11_N36
cyclonev_lcell_comb \aluout_EX_r[2]~317 (
// Equation(s):
// \aluout_EX_r[2]~317_combout  = ( !\aluout_EX[27]~1_combout  & ( (!\aluout_EX_r[3]~14_combout  & (((\aluout_EX_r[2]~70_combout )))) # (\aluout_EX_r[3]~14_combout  & ((((\Add3~37_sumout ))))) ) ) # ( \aluout_EX[27]~1_combout  & ( 
// (!\aluout_EX_r[3]~14_combout  & (\aluout_EX_r[2]~64_combout )) # (\aluout_EX_r[3]~14_combout  & (((regval1_ID[2] & (immval_ID[2]))))) ) )

	.dataa(!\aluout_EX_r[3]~14_combout ),
	.datab(!\aluout_EX_r[2]~64_combout ),
	.datac(!regval1_ID[2]),
	.datad(!immval_ID[2]),
	.datae(!\aluout_EX[27]~1_combout ),
	.dataf(!\Add3~37_sumout ),
	.datag(!\aluout_EX_r[2]~70_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\aluout_EX_r[2]~317_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \aluout_EX_r[2]~317 .extended_lut = "on";
defparam \aluout_EX_r[2]~317 .lut_mask = 64'h0A0A22275F5F2227;
defparam \aluout_EX_r[2]~317 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N23
dffeas \aluout_EX[2]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\aluout_EX_r[2]~317_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[2]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N54
cyclonev_lcell_comb \dmem~34 (
// Equation(s):
// \dmem~34_combout  = ( !aluout_EX[3] & ( !\aluout_EX[2]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\aluout_EX[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!aluout_EX[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~34 .extended_lut = "off";
defparam \dmem~34 .lut_mask = 64'hF0F0F0F000000000;
defparam \dmem~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y14_N59
dffeas \aluout_EX[0]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[0]~188_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[0]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N15
cyclonev_lcell_comb \Equal23~5 (
// Equation(s):
// \Equal23~5_combout  = ( !\aluout_EX[0]~DUPLICATE_q  & ( aluout_EX[26] & ( (aluout_EX[27] & (aluout_EX[13] & (aluout_EX[12] & !aluout_EX[1]))) ) ) )

	.dataa(!aluout_EX[27]),
	.datab(!aluout_EX[13]),
	.datac(!aluout_EX[12]),
	.datad(!aluout_EX[1]),
	.datae(!\aluout_EX[0]~DUPLICATE_q ),
	.dataf(!aluout_EX[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~5 .extended_lut = "off";
defparam \Equal23~5 .lut_mask = 64'h0000000001000000;
defparam \Equal23~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y12_N5
dffeas \aluout_EX[18]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[18]~80_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[18]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[18]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[18]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N2
dffeas \aluout_EX[19]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[19]~75_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[19]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \aluout_EX[16]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[16]~90_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\aluout_EX[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[16]~DUPLICATE .is_wysiwyg = "true";
defparam \aluout_EX[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y12_N12
cyclonev_lcell_comb \Equal23~0 (
// Equation(s):
// \Equal23~0_combout  = ( \aluout_EX[16]~DUPLICATE_q  & ( (\aluout_EX[18]~DUPLICATE_q  & (aluout_EX[17] & \aluout_EX[19]~DUPLICATE_q )) ) )

	.dataa(!\aluout_EX[18]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!aluout_EX[17]),
	.datad(!\aluout_EX[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\aluout_EX[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~0 .extended_lut = "off";
defparam \Equal23~0 .lut_mask = 64'h0000000000050005;
defparam \Equal23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N42
cyclonev_lcell_comb \Equal23~2 (
// Equation(s):
// \Equal23~2_combout  = ( aluout_EX[28] & ( \aluout_EX[15]~DUPLICATE_q  & ( (\aluout_EX[14]~DUPLICATE_q  & (aluout_EX[30] & (aluout_EX[31] & aluout_EX[29]))) ) ) )

	.dataa(!\aluout_EX[14]~DUPLICATE_q ),
	.datab(!aluout_EX[30]),
	.datac(!aluout_EX[31]),
	.datad(!aluout_EX[29]),
	.datae(!aluout_EX[28]),
	.dataf(!\aluout_EX[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~2 .extended_lut = "off";
defparam \Equal23~2 .lut_mask = 64'h0000000000000001;
defparam \Equal23~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y12_N44
dffeas \aluout_EX[25] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\aluout_EX_r[25]~106_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\aluout_EX[27]~8_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(aluout_EX[25]),
	.prn(vcc));
// synopsys translate_off
defparam \aluout_EX[25] .is_wysiwyg = "true";
defparam \aluout_EX[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y12_N12
cyclonev_lcell_comb \Equal23~1 (
// Equation(s):
// \Equal23~1_combout  = ( aluout_EX[20] & ( aluout_EX[25] & ( (aluout_EX[22] & (aluout_EX[23] & (aluout_EX[21] & aluout_EX[24]))) ) ) )

	.dataa(!aluout_EX[22]),
	.datab(!aluout_EX[23]),
	.datac(!aluout_EX[21]),
	.datad(!aluout_EX[24]),
	.datae(!aluout_EX[20]),
	.dataf(!aluout_EX[25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~1 .extended_lut = "off";
defparam \Equal23~1 .lut_mask = 64'h0000000000000001;
defparam \Equal23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N6
cyclonev_lcell_comb \Equal23~6 (
// Equation(s):
// \Equal23~6_combout  = ( \Equal23~1_combout  & ( \dmem~33_combout  & ( (\dmem~34_combout  & (\Equal23~5_combout  & (\Equal23~0_combout  & \Equal23~2_combout ))) ) ) )

	.dataa(!\dmem~34_combout ),
	.datab(!\Equal23~5_combout ),
	.datac(!\Equal23~0_combout ),
	.datad(!\Equal23~2_combout ),
	.datae(!\Equal23~1_combout ),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~6 .extended_lut = "off";
defparam \Equal23~6 .lut_mask = 64'h0000000000000001;
defparam \Equal23~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N56
dffeas \regval2_EX[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_ID[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[7] .is_wysiwyg = "true";
defparam \regval2_EX[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y5_N10
dffeas \dmem_rtl_0_bypass[43] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[43]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[43] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[43] .power_up = "low";
// synopsys translate_on

// Location: M10K_X11_Y12_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a39 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [1]),
	.ena1(\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a39 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
// synopsys translate_on

// Location: FF_X25_Y12_N17
dffeas \dmem~8 (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dmem~8_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dmem~8 .is_wysiwyg = "true";
defparam \dmem~8 .power_up = "low";
// synopsys translate_on

// Location: M10K_X30_Y9_N0
cyclonev_ram_block \dmem_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\dmem_rtl_0|auto_generated|decode2|eq_node [0]),
	.ena1(!\aluout_EX_r[15]~158_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({regval2_EX[7]}),
	.portaaddr({aluout_EX[14],aluout_EX[13],aluout_EX[12],aluout_EX[11],aluout_EX[10],aluout_EX[9],aluout_EX[8],aluout_EX[7],aluout_EX[6],aluout_EX[5],aluout_EX[4],aluout_EX[3],aluout_EX[2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\aluout_EX_r[14]~241_combout ,\aluout_EX_r[13]~237_combout ,\aluout_EX_r[12]~233_combout ,\aluout_EX_r[11]~345_combout ,\aluout_EX_r[10]~341_combout ,\aluout_EX_r[9]~337_combout ,\aluout_EX_r[8]~333_combout ,\aluout_EX_r[7]~349_combout ,
\aluout_EX_r[6]~329_combout ,\aluout_EX_r[5]~353_combout ,\aluout_EX_r[4]~325_combout ,\aluout_EX_r[3]~321_combout ,\aluout_EX_r[2]~317_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\dmem_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file = "db/project3_frame.ram1_project3_frame_aafa3dba.hdl.mif";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "altsyncram:dmem_rtl_0|altsyncram_94p1:auto_generated|ALTSYNCRAM";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 16384;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 32;
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dmem_rtl_0|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020008002000800000240002800000000000000000";
// synopsys translate_on

// Location: LABCELL_X25_Y12_N15
cyclonev_lcell_comb \rd_val_MEM_w[7]~29 (
// Equation(s):
// \rd_val_MEM_w[7]~29_combout  = ( \dmem~8_q  & ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem_rtl_0|auto_generated|address_reg_b [0]) # ((!\dmem~0_q ) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( !\dmem~8_q  & 
// ( \dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem~0_q  & ((!\dmem_rtl_0|auto_generated|address_reg_b [0]) # (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ))) ) ) ) # ( \dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (!\dmem~0_q ) # ((\dmem_rtl_0|auto_generated|address_reg_b [0] & \dmem_rtl_0|auto_generated|ram_block1a39~portbdataout )) ) ) ) # ( !\dmem~8_q  & ( 
// !\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout  & ( (\dmem_rtl_0|auto_generated|address_reg_b [0] & (\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout  & \dmem~0_q )) ) ) )

	.dataa(!\dmem_rtl_0|auto_generated|address_reg_b [0]),
	.datab(!\dmem_rtl_0|auto_generated|ram_block1a39~portbdataout ),
	.datac(!\dmem~0_q ),
	.datad(gnd),
	.datae(!\dmem~8_q ),
	.dataf(!\dmem_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~29 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~29 .lut_mask = 64'h0101F1F10B0BFBFB;
defparam \rd_val_MEM_w[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N18
cyclonev_lcell_comb \dmem_rtl_0_bypass[44]~feeder (
// Equation(s):
// \dmem_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44]~feeder .extended_lut = "off";
defparam \dmem_rtl_0_bypass[44]~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \dmem_rtl_0_bypass[44]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N19
dffeas \dmem_rtl_0_bypass[44] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\dmem_rtl_0_bypass[44]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(dmem_rtl_0_bypass[44]),
	.prn(vcc));
// synopsys translate_off
defparam \dmem_rtl_0_bypass[44] .is_wysiwyg = "true";
defparam \dmem_rtl_0_bypass[44] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y8_N0
cyclonev_lcell_comb \rd_val_MEM_w[7]~30 (
// Equation(s):
// \rd_val_MEM_w[7]~30_combout  = ( \rd_val_MEM_w[7]~29_combout  & ( dmem_rtl_0_bypass[44] & ( (!\Equal23~6_combout  & (((!\dmem~41_combout )) # (dmem_rtl_0_bypass[43]))) # (\Equal23~6_combout  & (!\Equal23~7_combout  & ((!\dmem~41_combout ) # 
// (dmem_rtl_0_bypass[43])))) ) ) ) # ( !\rd_val_MEM_w[7]~29_combout  & ( dmem_rtl_0_bypass[44] & ( (dmem_rtl_0_bypass[43] & (\dmem~41_combout  & ((!\Equal23~6_combout ) # (!\Equal23~7_combout )))) ) ) ) # ( \rd_val_MEM_w[7]~29_combout  & ( 
// !dmem_rtl_0_bypass[44] & ( (dmem_rtl_0_bypass[43] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) ) # ( !\rd_val_MEM_w[7]~29_combout  & ( !dmem_rtl_0_bypass[44] & ( (dmem_rtl_0_bypass[43] & ((!\Equal23~6_combout ) # (!\Equal23~7_combout ))) ) ) )

	.dataa(!\Equal23~6_combout ),
	.datab(!dmem_rtl_0_bypass[43]),
	.datac(!\Equal23~7_combout ),
	.datad(!\dmem~41_combout ),
	.datae(!\rd_val_MEM_w[7]~29_combout ),
	.dataf(!dmem_rtl_0_bypass[44]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rd_val_MEM_w[7]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rd_val_MEM_w[7]~30 .extended_lut = "off";
defparam \rd_val_MEM_w[7]~30 .lut_mask = 64'h323232320032FA32;
defparam \rd_val_MEM_w[7]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y8_N1
dffeas \regval_MEM[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\rd_val_MEM_w[7]~30_combout ),
	.asdata(aluout_EX[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(!ctrlsig_EX[2]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval_MEM[7]),
	.prn(vcc));
// synopsys translate_off
defparam \regval_MEM[7] .is_wysiwyg = "true";
defparam \regval_MEM[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \regs[8][7]~feeder (
// Equation(s):
// \regs[8][7]~feeder_combout  = ( regval_MEM[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval_MEM[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regs[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regs[8][7]~feeder .extended_lut = "off";
defparam \regs[8][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regs[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N35
dffeas \regs[8][7] (
	.clk(!\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regs[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder2~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \regs[8][7] .is_wysiwyg = "true";
defparam \regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y4_N42
cyclonev_lcell_comb \regval1_ID~90 (
// Equation(s):
// \regval1_ID~90_combout  = ( \regs[4][7]~q  & ( \regs[12][7]~q  & ( ((!inst_FE[7] & ((\regs[0][7]~q ))) # (inst_FE[7] & (\regs[8][7]~q ))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[4][7]~q  & ( \regs[12][7]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & 
// ((!inst_FE[7] & ((\regs[0][7]~q ))) # (inst_FE[7] & (\regs[8][7]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])))) ) ) ) # ( \regs[4][7]~q  & ( !\regs[12][7]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[0][7]~q ))) # (inst_FE[7] & 
// (\regs[8][7]~q )))) # (\inst_FE[6]~DUPLICATE_q  & (((!inst_FE[7])))) ) ) ) # ( !\regs[4][7]~q  & ( !\regs[12][7]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & ((\regs[0][7]~q ))) # (inst_FE[7] & (\regs[8][7]~q )))) ) ) )

	.dataa(!\inst_FE[6]~DUPLICATE_q ),
	.datab(!\regs[8][7]~q ),
	.datac(!\regs[0][7]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[4][7]~q ),
	.dataf(!\regs[12][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~90 .extended_lut = "off";
defparam \regval1_ID~90 .lut_mask = 64'h0A225F220A775F77;
defparam \regval1_ID~90 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y7_N0
cyclonev_lcell_comb \regval1_ID~93 (
// Equation(s):
// \regval1_ID~93_combout  = ( \regs[15][7]~q  & ( \regs[11][7]~q  & ( ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][7]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][7]~q )))) # (inst_FE[7]) ) ) ) # ( !\regs[15][7]~q  & ( \regs[11][7]~q  & ( 
// (!\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7])) # (\regs[3][7]~q ))) # (\inst_FE[6]~DUPLICATE_q  & (((\regs[7][7]~q  & !inst_FE[7])))) ) ) ) # ( \regs[15][7]~q  & ( !\regs[11][7]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & (\regs[3][7]~q  & ((!inst_FE[7])))) # 
// (\inst_FE[6]~DUPLICATE_q  & (((inst_FE[7]) # (\regs[7][7]~q )))) ) ) ) # ( !\regs[15][7]~q  & ( !\regs[11][7]~q  & ( (!inst_FE[7] & ((!\inst_FE[6]~DUPLICATE_q  & (\regs[3][7]~q )) # (\inst_FE[6]~DUPLICATE_q  & ((\regs[7][7]~q ))))) ) ) )

	.dataa(!\regs[3][7]~q ),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\regs[7][7]~q ),
	.datad(!inst_FE[7]),
	.datae(!\regs[15][7]~q ),
	.dataf(!\regs[11][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~93 .extended_lut = "off";
defparam \regval1_ID~93 .lut_mask = 64'h4700473347CC47FF;
defparam \regval1_ID~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y3_N36
cyclonev_lcell_comb \regval1_ID~92 (
// Equation(s):
// \regval1_ID~92_combout  = ( \regs[14][7]~q  & ( \regs[2][7]~q  & ( (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[6][7]~q ))) # (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q ) # (\regs[10][7]~q )))) ) ) ) # ( !\regs[14][7]~q  & ( \regs[2][7]~q  & ( 
// (!inst_FE[7] & (((!\inst_FE[6]~DUPLICATE_q )) # (\regs[6][7]~q ))) # (inst_FE[7] & (((\regs[10][7]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[14][7]~q  & ( !\regs[2][7]~q  & ( (!inst_FE[7] & (\regs[6][7]~q  & ((\inst_FE[6]~DUPLICATE_q )))) # 
// (inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q ) # (\regs[10][7]~q )))) ) ) ) # ( !\regs[14][7]~q  & ( !\regs[2][7]~q  & ( (!inst_FE[7] & (\regs[6][7]~q  & ((\inst_FE[6]~DUPLICATE_q )))) # (inst_FE[7] & (((\regs[10][7]~q  & !\inst_FE[6]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[7]),
	.datab(!\regs[6][7]~q ),
	.datac(!\regs[10][7]~q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!\regs[14][7]~q ),
	.dataf(!\regs[2][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~92 .extended_lut = "off";
defparam \regval1_ID~92 .lut_mask = 64'h05220577AF22AF77;
defparam \regval1_ID~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N54
cyclonev_lcell_comb \regval1_ID~91 (
// Equation(s):
// \regval1_ID~91_combout  = ( \regs[5][7]~q  & ( \regs[13][7]~q  & ( ((!inst_FE[7] & (\regs[1][7]~q )) # (inst_FE[7] & ((\regs[9][7]~q )))) # (\inst_FE[6]~DUPLICATE_q ) ) ) ) # ( !\regs[5][7]~q  & ( \regs[13][7]~q  & ( (!inst_FE[7] & (\regs[1][7]~q  & 
// (!\inst_FE[6]~DUPLICATE_q ))) # (inst_FE[7] & (((\regs[9][7]~q ) # (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( \regs[5][7]~q  & ( !\regs[13][7]~q  & ( (!inst_FE[7] & (((\inst_FE[6]~DUPLICATE_q )) # (\regs[1][7]~q ))) # (inst_FE[7] & 
// (((!\inst_FE[6]~DUPLICATE_q  & \regs[9][7]~q )))) ) ) ) # ( !\regs[5][7]~q  & ( !\regs[13][7]~q  & ( (!\inst_FE[6]~DUPLICATE_q  & ((!inst_FE[7] & (\regs[1][7]~q )) # (inst_FE[7] & ((\regs[9][7]~q ))))) ) ) )

	.dataa(!\regs[1][7]~q ),
	.datab(!inst_FE[7]),
	.datac(!\inst_FE[6]~DUPLICATE_q ),
	.datad(!\regs[9][7]~q ),
	.datae(!\regs[5][7]~q ),
	.dataf(!\regs[13][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~91 .extended_lut = "off";
defparam \regval1_ID~91 .lut_mask = 64'h40704C7C43734F7F;
defparam \regval1_ID~91 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N54
cyclonev_lcell_comb \regval1_ID~94 (
// Equation(s):
// \regval1_ID~94_combout  = ( \inst_FE[5]~DUPLICATE_q  & ( \regval1_ID~91_combout  & ( (!inst_FE[4] & ((\regval1_ID~92_combout ))) # (inst_FE[4] & (\regval1_ID~93_combout )) ) ) ) # ( !\inst_FE[5]~DUPLICATE_q  & ( \regval1_ID~91_combout  & ( (inst_FE[4]) # 
// (\regval1_ID~90_combout ) ) ) ) # ( \inst_FE[5]~DUPLICATE_q  & ( !\regval1_ID~91_combout  & ( (!inst_FE[4] & ((\regval1_ID~92_combout ))) # (inst_FE[4] & (\regval1_ID~93_combout )) ) ) ) # ( !\inst_FE[5]~DUPLICATE_q  & ( !\regval1_ID~91_combout  & ( 
// (\regval1_ID~90_combout  & !inst_FE[4]) ) ) )

	.dataa(!\regval1_ID~90_combout ),
	.datab(!\regval1_ID~93_combout ),
	.datac(!inst_FE[4]),
	.datad(!\regval1_ID~92_combout ),
	.datae(!\inst_FE[5]~DUPLICATE_q ),
	.dataf(!\regval1_ID~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~94 .extended_lut = "off";
defparam \regval1_ID~94 .lut_mask = 64'h505003F35F5F03F3;
defparam \regval1_ID~94 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N55
dffeas \regval1_ID[7]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~94_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[7]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N42
cyclonev_lcell_comb \Add0~121 (
// Equation(s):
// \Add0~121_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( \regval1_ID[7]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\Equal20~0_combout  & (((\regval1_ID[7]~DUPLICATE_q )))) # (\Equal20~0_combout  & 
// ((!\pctarget_EX_w~0_combout  & ((\regval1_ID[7]~DUPLICATE_q ))) # (\pctarget_EX_w~0_combout  & (PC_ID[7])))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((\regval1_ID[7]~DUPLICATE_q ))) # 
// (\pctarget_EX_w~0_combout  & (PC_ID[7])) ) ) ) # ( !\LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((\regval1_ID[7]~DUPLICATE_q ))) # (\pctarget_EX_w~0_combout  & (PC_ID[7])) ) ) )

	.dataa(!PC_ID[7]),
	.datab(!\Equal20~0_combout ),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!\regval1_ID[7]~DUPLICATE_q ),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~121 .extended_lut = "off";
defparam \Add0~121 .lut_mask = 64'h05F505F501FD00FF;
defparam \Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N3
cyclonev_lcell_comb \PC_FE[7]~feeder (
// Equation(s):
// \PC_FE[7]~feeder_combout  = ( \Add0~5_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[7]~feeder .extended_lut = "off";
defparam \PC_FE[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N5
dffeas \PC_FE[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[7]~feeder_combout ),
	.asdata(PC_ID[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[7] .is_wysiwyg = "true";
defparam \PC_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N54
cyclonev_lcell_comb \imem~91 (
// Equation(s):
// \imem~91_combout  = ( PC_FE[2] & ( PC_FE[7] & ( (!PC_FE[6] & (!PC_FE[4] $ (((!PC_FE[5] & PC_FE[3]))))) # (PC_FE[6] & (PC_FE[5] & (!PC_FE[3] & !PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[7] & ( (PC_FE[6] & (PC_FE[5] & (!PC_FE[3] & PC_FE[4]))) ) ) ) # ( 
// PC_FE[2] & ( !PC_FE[7] & ( (!PC_FE[3] & (!PC_FE[4] $ (((!PC_FE[6] & PC_FE[5]))))) # (PC_FE[3] & (!PC_FE[6] & (PC_FE[5] & !PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[7] & ( (!PC_FE[6] & (((!PC_FE[3] & PC_FE[4])))) # (PC_FE[6] & ((!PC_FE[5] & ((PC_FE[4]))) 
// # (PC_FE[5] & (PC_FE[3])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[3]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~91 .extended_lut = "off";
defparam \imem~91 .lut_mask = 64'h01E5D2200010B208;
defparam \imem~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N30
cyclonev_lcell_comb \imem~92 (
// Equation(s):
// \imem~92_combout  = ( PC_FE[5] & ( (PC_FE[3] & (PC_FE[4] & (!PC_FE[6] & PC_FE[2]))) ) ) # ( !PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[2] & ((!PC_FE[4]) # (PC_FE[3])))) # (PC_FE[6] & (!PC_FE[3] & (PC_FE[4] & PC_FE[2]))) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[2]),
	.datae(gnd),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~92 .extended_lut = "off";
defparam \imem~92 .lut_mask = 64'hD002D00200100010;
defparam \imem~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N15
cyclonev_lcell_comb \imem~93 (
// Equation(s):
// \imem~93_combout  = ( \imem~3_combout  & ( (!\PC_FE[9]~DUPLICATE_q  & (((\imem~91_combout )))) # (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[7] & ((\imem~92_combout )))) ) )

	.dataa(!PC_FE[7]),
	.datab(!\imem~91_combout ),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!\imem~92_combout ),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~93 .extended_lut = "off";
defparam \imem~93 .lut_mask = 64'h00000000303A303A;
defparam \imem~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N16
dffeas \inst_FE[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~93_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[11]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[11] .is_wysiwyg = "true";
defparam \inst_FE[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N27
cyclonev_lcell_comb \immval_ID[3]~feeder (
// Equation(s):
// \immval_ID[3]~feeder_combout  = ( inst_FE[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immval_ID[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immval_ID[3]~feeder .extended_lut = "off";
defparam \immval_ID[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \immval_ID[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N28
dffeas \immval_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\immval_ID[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\immval_ID[15]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(immval_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \immval_ID[3] .is_wysiwyg = "true";
defparam \immval_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N0
cyclonev_lcell_comb \PC_FE[5]~feeder (
// Equation(s):
// \PC_FE[5]~feeder_combout  = ( \Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[5]~feeder .extended_lut = "off";
defparam \PC_FE[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N1
dffeas \PC_FE[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[5]~feeder_combout ),
	.asdata(\PC_ID[5]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[5] .is_wysiwyg = "true";
defparam \PC_FE[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N54
cyclonev_lcell_comb \imem~25 (
// Equation(s):
// \imem~25_combout  = ( !PC_FE[6] & ( PC_FE[2] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & (!PC_FE[5] & PC_FE[4])) # (PC_FE[3] & (PC_FE[5] & !PC_FE[4])))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (PC_FE[5] & (!PC_FE[4] & !\PC_FE[9]~DUPLICATE_q )) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~25 .extended_lut = "off";
defparam \imem~25 .lut_mask = 64'h3000000018000000;
defparam \imem~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N30
cyclonev_lcell_comb \imem~27 (
// Equation(s):
// \imem~27_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (PC_FE[3] & (!PC_FE[5] & (PC_FE[4] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (PC_FE[3] & (PC_FE[5] & (PC_FE[4] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~27 .extended_lut = "off";
defparam \imem~27 .lut_mask = 64'h0000000001000400;
defparam \imem~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N18
cyclonev_lcell_comb \imem~24 (
// Equation(s):
// \imem~24_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & (((PC_FE[4]) # (PC_FE[5])) # (PC_FE[3]))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & ((PC_FE[4]))) # (PC_FE[3] & (PC_FE[5] & !PC_FE[4])))) ) ) ) # 
// ( PC_FE[6] & ( !PC_FE[2] & ( (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[5] $ (((!PC_FE[3]) # (!PC_FE[4]))))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[4]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~24 .extended_lut = "off";
defparam \imem~24 .lut_mask = 64'h00000036001A007F;
defparam \imem~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y7_N6
cyclonev_lcell_comb \imem~28 (
// Equation(s):
// \imem~28_combout  = ( \imem~26_combout  & ( PC_FE[8] & ( (PC_FE[7]) # (\imem~24_combout ) ) ) ) # ( !\imem~26_combout  & ( PC_FE[8] & ( (\imem~24_combout  & !PC_FE[7]) ) ) ) # ( \imem~26_combout  & ( !PC_FE[8] & ( (!PC_FE[7] & (\imem~25_combout )) # 
// (PC_FE[7] & ((\imem~27_combout ))) ) ) ) # ( !\imem~26_combout  & ( !PC_FE[8] & ( (!PC_FE[7] & (\imem~25_combout )) # (PC_FE[7] & ((\imem~27_combout ))) ) ) )

	.dataa(!\imem~25_combout ),
	.datab(!\imem~27_combout ),
	.datac(!\imem~24_combout ),
	.datad(!PC_FE[7]),
	.datae(!\imem~26_combout ),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~28 .extended_lut = "off";
defparam \imem~28 .lut_mask = 64'h553355330F000FFF;
defparam \imem~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N21
cyclonev_lcell_comb \imem~29 (
// Equation(s):
// \imem~29_combout  = (\imem~2_combout  & \imem~28_combout )

	.dataa(gnd),
	.datab(!\imem~2_combout ),
	.datac(gnd),
	.datad(!\imem~28_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~29 .extended_lut = "off";
defparam \imem~29 .lut_mask = 64'h0033003300330033;
defparam \imem~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N22
dffeas \inst_FE[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~29_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[6] .is_wysiwyg = "true";
defparam \inst_FE[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y12_N30
cyclonev_lcell_comb \regval1_ID~88 (
// Equation(s):
// \regval1_ID~88_combout  = ( \regs[15][6]~q  & ( \regs[14][6]~q  & ( ((!inst_FE[4] & (\regs[12][6]~q )) # (inst_FE[4] & ((\regs[13][6]~q )))) # (\inst_FE[5]~DUPLICATE_q ) ) ) ) # ( !\regs[15][6]~q  & ( \regs[14][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[12][6]~q )) # (inst_FE[4] & ((\regs[13][6]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((!inst_FE[4])))) ) ) ) # ( \regs[15][6]~q  & ( !\regs[14][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][6]~q )) # (inst_FE[4] & 
// ((\regs[13][6]~q ))))) # (\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) ) ) ) # ( !\regs[15][6]~q  & ( !\regs[14][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[12][6]~q )) # (inst_FE[4] & ((\regs[13][6]~q ))))) ) ) )

	.dataa(!\regs[12][6]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[13][6]~q ),
	.datae(!\regs[15][6]~q ),
	.dataf(!\regs[14][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~88 .extended_lut = "off";
defparam \regval1_ID~88 .lut_mask = 64'h404C434F707C737F;
defparam \regval1_ID~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N27
cyclonev_lcell_comb \regval1_ID~87 (
// Equation(s):
// \regval1_ID~87_combout  = ( \regs[9][6]~q  & ( inst_FE[4] & ( (!\inst_FE[5]~DUPLICATE_q ) # (\regs[11][6]~q ) ) ) ) # ( !\regs[9][6]~q  & ( inst_FE[4] & ( (\inst_FE[5]~DUPLICATE_q  & \regs[11][6]~q ) ) ) ) # ( \regs[9][6]~q  & ( !inst_FE[4] & ( 
// (!\inst_FE[5]~DUPLICATE_q  & (\regs[8][6]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][6]~q ))) ) ) ) # ( !\regs[9][6]~q  & ( !inst_FE[4] & ( (!\inst_FE[5]~DUPLICATE_q  & (\regs[8][6]~q )) # (\inst_FE[5]~DUPLICATE_q  & ((\regs[10][6]~q ))) ) ) )

	.dataa(!\inst_FE[5]~DUPLICATE_q ),
	.datab(!\regs[8][6]~q ),
	.datac(!\regs[10][6]~q ),
	.datad(!\regs[11][6]~q ),
	.datae(!\regs[9][6]~q ),
	.dataf(!inst_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~87 .extended_lut = "off";
defparam \regval1_ID~87 .lut_mask = 64'h272727270055AAFF;
defparam \regval1_ID~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y5_N24
cyclonev_lcell_comb \regval1_ID~86 (
// Equation(s):
// \regval1_ID~86_combout  = ( \regs[5][6]~q  & ( \regs[4][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[6][6]~q )) # (inst_FE[4] & ((\regs[7][6]~q )))) ) ) ) # ( !\regs[5][6]~q  & ( \regs[4][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & 
// (((!inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][6]~q )) # (inst_FE[4] & ((\regs[7][6]~q ))))) ) ) ) # ( \regs[5][6]~q  & ( !\regs[4][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q  & (((inst_FE[4])))) # (\inst_FE[5]~DUPLICATE_q  & 
// ((!inst_FE[4] & (\regs[6][6]~q )) # (inst_FE[4] & ((\regs[7][6]~q ))))) ) ) ) # ( !\regs[5][6]~q  & ( !\regs[4][6]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[6][6]~q )) # (inst_FE[4] & ((\regs[7][6]~q ))))) ) ) )

	.dataa(!\regs[6][6]~q ),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!inst_FE[4]),
	.datad(!\regs[7][6]~q ),
	.datae(!\regs[5][6]~q ),
	.dataf(!\regs[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~86 .extended_lut = "off";
defparam \regval1_ID~86 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \regval1_ID~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y6_N48
cyclonev_lcell_comb \regval1_ID~85 (
// Equation(s):
// \regval1_ID~85_combout  = ( \regs[1][6]~q  & ( \regs[0][6]~q  & ( (!\inst_FE[5]~DUPLICATE_q ) # ((!inst_FE[4] & (\regs[2][6]~q )) # (inst_FE[4] & ((\regs[3][6]~q )))) ) ) ) # ( !\regs[1][6]~q  & ( \regs[0][6]~q  & ( (!inst_FE[4] & 
// (((!\inst_FE[5]~DUPLICATE_q )) # (\regs[2][6]~q ))) # (inst_FE[4] & (((\inst_FE[5]~DUPLICATE_q  & \regs[3][6]~q )))) ) ) ) # ( \regs[1][6]~q  & ( !\regs[0][6]~q  & ( (!inst_FE[4] & (\regs[2][6]~q  & (\inst_FE[5]~DUPLICATE_q ))) # (inst_FE[4] & 
// (((!\inst_FE[5]~DUPLICATE_q ) # (\regs[3][6]~q )))) ) ) ) # ( !\regs[1][6]~q  & ( !\regs[0][6]~q  & ( (\inst_FE[5]~DUPLICATE_q  & ((!inst_FE[4] & (\regs[2][6]~q )) # (inst_FE[4] & ((\regs[3][6]~q ))))) ) ) )

	.dataa(!\regs[2][6]~q ),
	.datab(!inst_FE[4]),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\regs[3][6]~q ),
	.datae(!\regs[1][6]~q ),
	.dataf(!\regs[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~85 .extended_lut = "off";
defparam \regval1_ID~85 .lut_mask = 64'h04073437C4C7F4F7;
defparam \regval1_ID~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y9_N18
cyclonev_lcell_comb \regval1_ID~89 (
// Equation(s):
// \regval1_ID~89_combout  = ( \regval1_ID~86_combout  & ( \regval1_ID~85_combout  & ( (!inst_FE[7]) # ((!inst_FE[6] & ((\regval1_ID~87_combout ))) # (inst_FE[6] & (\regval1_ID~88_combout ))) ) ) ) # ( !\regval1_ID~86_combout  & ( \regval1_ID~85_combout  & ( 
// (!inst_FE[6] & (((!inst_FE[7]) # (\regval1_ID~87_combout )))) # (inst_FE[6] & (\regval1_ID~88_combout  & ((inst_FE[7])))) ) ) ) # ( \regval1_ID~86_combout  & ( !\regval1_ID~85_combout  & ( (!inst_FE[6] & (((\regval1_ID~87_combout  & inst_FE[7])))) # 
// (inst_FE[6] & (((!inst_FE[7])) # (\regval1_ID~88_combout ))) ) ) ) # ( !\regval1_ID~86_combout  & ( !\regval1_ID~85_combout  & ( (inst_FE[7] & ((!inst_FE[6] & ((\regval1_ID~87_combout ))) # (inst_FE[6] & (\regval1_ID~88_combout )))) ) ) )

	.dataa(!inst_FE[6]),
	.datab(!\regval1_ID~88_combout ),
	.datac(!\regval1_ID~87_combout ),
	.datad(!inst_FE[7]),
	.datae(!\regval1_ID~86_combout ),
	.dataf(!\regval1_ID~85_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval1_ID~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval1_ID~89 .extended_lut = "off";
defparam \regval1_ID~89 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \regval1_ID~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N19
dffeas \regval1_ID[6]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval1_ID~89_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regval1_ID[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regval1_ID[6]~DUPLICATE .is_wysiwyg = "true";
defparam \regval1_ID[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y9_N32
dffeas \PC_ID[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(PC_FE[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_ID[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_ID[6] .is_wysiwyg = "true";
defparam \PC_ID[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y9_N12
cyclonev_lcell_comb \Add0~126 (
// Equation(s):
// \Add0~126_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( \regval1_ID[6]~DUPLICATE_q  ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[6]~DUPLICATE_q )) # 
// (\pctarget_EX_w~0_combout  & ((!\Equal20~0_combout  & (\regval1_ID[6]~DUPLICATE_q )) # (\Equal20~0_combout  & ((PC_ID[6]))))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[6]~DUPLICATE_q )) # 
// (\pctarget_EX_w~0_combout  & ((PC_ID[6]))) ) ) ) # ( !\LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & (\regval1_ID[6]~DUPLICATE_q )) # (\pctarget_EX_w~0_combout  & ((PC_ID[6]))) ) ) )

	.dataa(!\pctarget_EX_w~0_combout ),
	.datab(!\regval1_ID[6]~DUPLICATE_q ),
	.datac(!\Equal20~0_combout ),
	.datad(!PC_ID[6]),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~126 .extended_lut = "off";
defparam \Add0~126 .lut_mask = 64'h2277227732373333;
defparam \Add0~126 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N18
cyclonev_lcell_comb \PC_FE[6]~feeder (
// Equation(s):
// \PC_FE[6]~feeder_combout  = ( \Add0~25_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[6]~feeder .extended_lut = "off";
defparam \PC_FE[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N20
dffeas \PC_FE[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[6]~feeder_combout ),
	.asdata(\PC_ID[6]~DUPLICATE_q ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[6] .is_wysiwyg = "true";
defparam \PC_FE[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N54
cyclonev_lcell_comb \imem~122 (
// Equation(s):
// \imem~122_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & (!PC_FE[6] & PC_FE[4])) # (PC_FE[3] & (PC_FE[6] & !PC_FE[4])))) ) ) ) # ( !PC_FE[2] & ( PC_FE[8] & ( (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & !PC_FE[4])) ) ) ) # ( 
// PC_FE[2] & ( !PC_FE[8] & ( (PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & (PC_FE[6] & !PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & (PC_FE[6] & PC_FE[4]))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!\PC_FE[9]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~122_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~122 .extended_lut = "off";
defparam \imem~122 .lut_mask = 64'h0008040011000120;
defparam \imem~122 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N6
cyclonev_lcell_comb \imem~41 (
// Equation(s):
// \imem~41_combout  = ( PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[4]))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!\PC_FE[9]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~41 .extended_lut = "off";
defparam \imem~41 .lut_mask = 64'h0000800000000000;
defparam \imem~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N48
cyclonev_lcell_comb \imem~121 (
// Equation(s):
// \imem~121_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[8] & ( (!PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] & !PC_FE[4]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( 
// (PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & PC_FE[6])) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!\PC_FE[9]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~121_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~121 .extended_lut = "off";
defparam \imem~121 .lut_mask = 64'h0000040420002000;
defparam \imem~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N30
cyclonev_lcell_comb \imem~40 (
// Equation(s):
// \imem~40_combout  = ( PC_FE[2] & ( PC_FE[8] & ( (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] & PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[8] & ( (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (PC_FE[6] & PC_FE[4]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[8] & ( 
// (!PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & (PC_FE[6] & !PC_FE[4]))) ) ) ) # ( !PC_FE[2] & ( !PC_FE[8] & ( (!PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] $ (!PC_FE[4])))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!\PC_FE[9]~DUPLICATE_q ),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~40 .extended_lut = "off";
defparam \imem~40 .lut_mask = 64'h0880080000010010;
defparam \imem~40 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y17_N12
cyclonev_lcell_comb \imem~42 (
// Equation(s):
// \imem~42_combout  = ( PC_FE[5] & ( PC_FE[7] & ( \imem~41_combout  ) ) ) # ( !PC_FE[5] & ( PC_FE[7] & ( \imem~121_combout  ) ) ) # ( PC_FE[5] & ( !PC_FE[7] & ( \imem~40_combout  ) ) ) # ( !PC_FE[5] & ( !PC_FE[7] & ( \imem~122_combout  ) ) )

	.dataa(!\imem~122_combout ),
	.datab(!\imem~41_combout ),
	.datac(!\imem~121_combout ),
	.datad(!\imem~40_combout ),
	.datae(!PC_FE[5]),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~42 .extended_lut = "off";
defparam \imem~42 .lut_mask = 64'h555500FF0F0F3333;
defparam \imem~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N33
cyclonev_lcell_comb \imem~43 (
// Equation(s):
// \imem~43_combout  = ( \imem~2_combout  & ( \imem~42_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem~42_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~43 .extended_lut = "off";
defparam \imem~43 .lut_mask = 64'h000000000F0F0F0F;
defparam \imem~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N34
dffeas \inst_FE[28] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~43_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[28]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[28] .is_wysiwyg = "true";
defparam \inst_FE[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y13_N17
dffeas \op1_ID[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[28]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[2]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[2] .is_wysiwyg = "true";
defparam \op1_ID[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y13_N18
cyclonev_lcell_comb \pctarget_EX_w~0 (
// Equation(s):
// \pctarget_EX_w~0_combout  = ( op1_ID[3] & ( (!op1_ID[5] & (!op1_ID[2] & (!op1_ID[4] & ctrlsig_ID[4]))) ) )

	.dataa(!op1_ID[5]),
	.datab(!op1_ID[2]),
	.datac(!op1_ID[4]),
	.datad(!ctrlsig_ID[4]),
	.datae(gnd),
	.dataf(!op1_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pctarget_EX_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pctarget_EX_w~0 .extended_lut = "off";
defparam \pctarget_EX_w~0 .lut_mask = 64'h0000000000800080;
defparam \pctarget_EX_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y9_N3
cyclonev_lcell_comb \Add0~129 (
// Equation(s):
// \Add0~129_combout  = ( \LessThan6~23_combout  & ( \Selector0~3_combout  & ( regval1_ID[2] ) ) ) # ( !\LessThan6~23_combout  & ( \Selector0~3_combout  & ( (!\Equal20~0_combout  & (((regval1_ID[2])))) # (\Equal20~0_combout  & ((!\pctarget_EX_w~0_combout  & 
// ((regval1_ID[2]))) # (\pctarget_EX_w~0_combout  & (PC_ID[2])))) ) ) ) # ( \LessThan6~23_combout  & ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((regval1_ID[2]))) # (\pctarget_EX_w~0_combout  & (PC_ID[2])) ) ) ) # ( !\LessThan6~23_combout  & 
// ( !\Selector0~3_combout  & ( (!\pctarget_EX_w~0_combout  & ((regval1_ID[2]))) # (\pctarget_EX_w~0_combout  & (PC_ID[2])) ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!PC_ID[2]),
	.datac(!\pctarget_EX_w~0_combout ),
	.datad(!regval1_ID[2]),
	.datae(!\LessThan6~23_combout ),
	.dataf(!\Selector0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~129 .extended_lut = "off";
defparam \Add0~129 .lut_mask = 64'h03F303F301FB00FF;
defparam \Add0~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y11_N0
cyclonev_lcell_comb \PC_FE[2]~feeder (
// Equation(s):
// \PC_FE[2]~feeder_combout  = ( \Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[2]~feeder .extended_lut = "off";
defparam \PC_FE[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y11_N1
dffeas \PC_FE[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[2]~feeder_combout ),
	.asdata(PC_ID[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[2] .is_wysiwyg = "true";
defparam \PC_FE[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N39
cyclonev_lcell_comb \imem~19 (
// Equation(s):
// \imem~19_combout  = ( PC_FE[7] & ( (PC_FE[2] & (!PC_FE[5] & PC_FE[4])) ) ) # ( !PC_FE[7] & ( (!PC_FE[2] & (PC_FE[5] & !PC_FE[4])) ) )

	.dataa(gnd),
	.datab(!PC_FE[2]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[4]),
	.datae(gnd),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~19 .extended_lut = "off";
defparam \imem~19 .lut_mask = 64'h0C000C0000300030;
defparam \imem~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N9
cyclonev_lcell_comb \imem~20 (
// Equation(s):
// \imem~20_combout  = ( !PC_FE[8] & ( (PC_FE[3] & (!\PC_FE[9]~DUPLICATE_q  & PC_FE[6])) ) )

	.dataa(!PC_FE[3]),
	.datab(gnd),
	.datac(!\PC_FE[9]~DUPLICATE_q ),
	.datad(!PC_FE[6]),
	.datae(gnd),
	.dataf(!PC_FE[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~20 .extended_lut = "off";
defparam \imem~20 .lut_mask = 64'h0050005000000000;
defparam \imem~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N54
cyclonev_lcell_comb \imem~21 (
// Equation(s):
// \imem~21_combout  = ( PC_FE[4] & ( PC_FE[5] & ( (PC_FE[6] & (!PC_FE[3] & (!PC_FE[8] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[3] & (!PC_FE[8] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( PC_FE[4] & ( !PC_FE[5] & ( 
// (!PC_FE[6] & ((!PC_FE[3] & (PC_FE[8] & \PC_FE[9]~DUPLICATE_q )) # (PC_FE[3] & (!PC_FE[8] & !\PC_FE[9]~DUPLICATE_q )))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( (PC_FE[6] & (PC_FE[3] & (PC_FE[8] & \PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[8]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~21 .extended_lut = "off";
defparam \imem~21 .lut_mask = 64'h0001200880004000;
defparam \imem~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N0
cyclonev_lcell_comb \imem~22 (
// Equation(s):
// \imem~22_combout  = ( \imem~7_combout  & ( (!PC_FE[7] & (\imem~21_combout )) # (PC_FE[7] & ((PC_FE[8]))) ) ) # ( !\imem~7_combout  & ( (!PC_FE[7] & \imem~21_combout ) ) )

	.dataa(gnd),
	.datab(!PC_FE[7]),
	.datac(!\imem~21_combout ),
	.datad(!PC_FE[8]),
	.datae(gnd),
	.dataf(!\imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~22 .extended_lut = "off";
defparam \imem~22 .lut_mask = 64'h0C0C0C0C0C3F0C3F;
defparam \imem~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N36
cyclonev_lcell_comb \imem~23 (
// Equation(s):
// \imem~23_combout  = ( \imem~22_combout  & ( (\imem~2_combout  & (((\imem~19_combout  & \imem~20_combout )) # (PC_FE[2]))) ) ) # ( !\imem~22_combout  & ( (\imem~19_combout  & (\imem~2_combout  & \imem~20_combout )) ) )

	.dataa(!\imem~19_combout ),
	.datab(!PC_FE[2]),
	.datac(!\imem~2_combout ),
	.datad(!\imem~20_combout ),
	.datae(gnd),
	.dataf(!\imem~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~23 .extended_lut = "off";
defparam \imem~23 .lut_mask = 64'h0005000503070307;
defparam \imem~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X9_Y8_N37
dffeas \inst_FE[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~23_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[7]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[7] .is_wysiwyg = "true";
defparam \inst_FE[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y8_N15
cyclonev_lcell_comb \Equal8~0 (
// Equation(s):
// \Equal8~0_combout  = ( !inst_FE[4] & ( (!inst_FE[7] & (!\inst_FE[5]~DUPLICATE_q  & !\inst_FE[6]~DUPLICATE_q )) ) )

	.dataa(!inst_FE[7]),
	.datab(gnd),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!inst_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal8~0 .extended_lut = "off";
defparam \Equal8~0 .lut_mask = 64'hA000A00000000000;
defparam \Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N6
cyclonev_lcell_comb \stall_pipe~5 (
// Equation(s):
// \stall_pipe~5_combout  = ( inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28] & (!inst_FE[26] & (inst_FE[29] & inst_FE[27]))) ) ) ) # ( !inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28] & (((!inst_FE[26] & !inst_FE[27])) # (inst_FE[29]))) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~5 .extended_lut = "off";
defparam \stall_pipe~5 .lut_mask = 64'h8A0A000800000000;
defparam \stall_pipe~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N45
cyclonev_lcell_comb \Equal4~0 (
// Equation(s):
// \Equal4~0_combout  = ( !inst_FE[3] & ( !inst_FE[1] & ( (!inst_FE[0] & !inst_FE[2]) ) ) )

	.dataa(gnd),
	.datab(!inst_FE[0]),
	.datac(!inst_FE[2]),
	.datad(gnd),
	.datae(!inst_FE[3]),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal4~0 .extended_lut = "off";
defparam \Equal4~0 .lut_mask = 64'hC0C0000000000000;
defparam \Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N18
cyclonev_lcell_comb \rs~0 (
// Equation(s):
// \rs~0_combout  = ( wregno_ID[1] & ( wregno_ID[0] & ( (inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (!wregno_ID[2] $ (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( !wregno_ID[1] & ( wregno_ID[0] & ( (inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & (!wregno_ID[2] $ 
// (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( wregno_ID[1] & ( !wregno_ID[0] & ( (!inst_FE[4] & (\inst_FE[5]~DUPLICATE_q  & (!wregno_ID[2] $ (\inst_FE[6]~DUPLICATE_q )))) ) ) ) # ( !wregno_ID[1] & ( !wregno_ID[0] & ( (!inst_FE[4] & (!\inst_FE[5]~DUPLICATE_q  & 
// (!wregno_ID[2] $ (\inst_FE[6]~DUPLICATE_q )))) ) ) )

	.dataa(!inst_FE[4]),
	.datab(!\inst_FE[5]~DUPLICATE_q ),
	.datac(!wregno_ID[2]),
	.datad(!\inst_FE[6]~DUPLICATE_q ),
	.datae(!wregno_ID[1]),
	.dataf(!wregno_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~0 .extended_lut = "off";
defparam \rs~0 .lut_mask = 64'h8008200240041001;
defparam \rs~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N30
cyclonev_lcell_comb \rs~2 (
// Equation(s):
// \rs~2_combout  = ( \inst_FE[6]~DUPLICATE_q  & ( wregno_EX[1] & ( (wregno_EX[2] & (\inst_FE[5]~DUPLICATE_q  & (!wregno_EX[0] $ (inst_FE[4])))) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( wregno_EX[1] & ( (!wregno_EX[2] & (\inst_FE[5]~DUPLICATE_q  & 
// (!wregno_EX[0] $ (inst_FE[4])))) ) ) ) # ( \inst_FE[6]~DUPLICATE_q  & ( !wregno_EX[1] & ( (wregno_EX[2] & (!\inst_FE[5]~DUPLICATE_q  & (!wregno_EX[0] $ (inst_FE[4])))) ) ) ) # ( !\inst_FE[6]~DUPLICATE_q  & ( !wregno_EX[1] & ( (!wregno_EX[2] & 
// (!\inst_FE[5]~DUPLICATE_q  & (!wregno_EX[0] $ (inst_FE[4])))) ) ) )

	.dataa(!wregno_EX[2]),
	.datab(!wregno_EX[0]),
	.datac(!inst_FE[4]),
	.datad(!\inst_FE[5]~DUPLICATE_q ),
	.datae(!\inst_FE[6]~DUPLICATE_q ),
	.dataf(!wregno_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~2 .extended_lut = "off";
defparam \rs~2 .lut_mask = 64'h8200410000820041;
defparam \rs~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y6_N9
cyclonev_lcell_comb \Equal11~0 (
// Equation(s):
// \Equal11~0_combout  = ( !wregno_ID[3] & ( inst_FE[7] ) ) # ( wregno_ID[3] & ( !inst_FE[7] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!wregno_ID[3]),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal11~0 .extended_lut = "off";
defparam \Equal11~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y4_N36
cyclonev_lcell_comb \Equal9~0 (
// Equation(s):
// \Equal9~0_combout  = ( !inst_FE[7] & ( wregno_MEM[3] ) ) # ( inst_FE[7] & ( !wregno_MEM[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!inst_FE[7]),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal9~0 .extended_lut = "off";
defparam \Equal9~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N18
cyclonev_lcell_comb \rs~1 (
// Equation(s):
// \rs~1_combout  = ( inst_FE[4] & ( wregno_MEM[0] & ( (!wregno_MEM[2] & (!\inst_FE[6]~DUPLICATE_q  & (!\inst_FE[5]~DUPLICATE_q  $ (wregno_MEM[1])))) # (wregno_MEM[2] & (\inst_FE[6]~DUPLICATE_q  & (!\inst_FE[5]~DUPLICATE_q  $ (wregno_MEM[1])))) ) ) ) # ( 
// !inst_FE[4] & ( !wregno_MEM[0] & ( (!wregno_MEM[2] & (!\inst_FE[6]~DUPLICATE_q  & (!\inst_FE[5]~DUPLICATE_q  $ (wregno_MEM[1])))) # (wregno_MEM[2] & (\inst_FE[6]~DUPLICATE_q  & (!\inst_FE[5]~DUPLICATE_q  $ (wregno_MEM[1])))) ) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!\inst_FE[6]~DUPLICATE_q ),
	.datac(!\inst_FE[5]~DUPLICATE_q ),
	.datad(!wregno_MEM[1]),
	.datae(!inst_FE[4]),
	.dataf(!wregno_MEM[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~1 .extended_lut = "off";
defparam \rs~1 .lut_mask = 64'h9009000000009009;
defparam \rs~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y10_N0
cyclonev_lcell_comb \Equal10~0 (
// Equation(s):
// \Equal10~0_combout  = ( inst_FE[7] & ( !wregno_EX[3] ) ) # ( !inst_FE[7] & ( wregno_EX[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!wregno_EX[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal10~0 .extended_lut = "off";
defparam \Equal10~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N6
cyclonev_lcell_comb \rs~3 (
// Equation(s):
// \rs~3_combout  = ( \rs~1_combout  & ( \Equal10~0_combout  & ( (\Equal9~0_combout  & ((!\rs~0_combout ) # (\Equal11~0_combout ))) ) ) ) # ( !\rs~1_combout  & ( \Equal10~0_combout  & ( (!\rs~0_combout ) # (\Equal11~0_combout ) ) ) ) # ( \rs~1_combout  & ( 
// !\Equal10~0_combout  & ( (!\rs~2_combout  & (\Equal9~0_combout  & ((!\rs~0_combout ) # (\Equal11~0_combout )))) ) ) ) # ( !\rs~1_combout  & ( !\Equal10~0_combout  & ( (!\rs~2_combout  & ((!\rs~0_combout ) # (\Equal11~0_combout ))) ) ) )

	.dataa(!\rs~0_combout ),
	.datab(!\rs~2_combout ),
	.datac(!\Equal11~0_combout ),
	.datad(!\Equal9~0_combout ),
	.datae(!\rs~1_combout ),
	.dataf(!\Equal10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rs~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rs~3 .extended_lut = "off";
defparam \rs~3 .lut_mask = 64'h8C8C008CAFAF00AF;
defparam \rs~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N30
cyclonev_lcell_comb \stall_pipe~0 (
// Equation(s):
// \stall_pipe~0_combout  = ( inst_FE[30] & ( !inst_FE[31] & ( (((!inst_FE[27]) # (inst_FE[29])) # (inst_FE[26])) # (inst_FE[28]) ) ) ) # ( !inst_FE[30] & ( !inst_FE[31] & ( (!inst_FE[28]) # (((!inst_FE[29]) # (inst_FE[27])) # (inst_FE[26])) ) ) )

	.dataa(!inst_FE[28]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~0 .extended_lut = "off";
defparam \stall_pipe~0 .lut_mask = 64'hFBFFFF7F00000000;
defparam \stall_pipe~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N27
cyclonev_lcell_comb \stall_pipe~3 (
// Equation(s):
// \stall_pipe~3_combout  = ( inst_FE[2] & ( wregno_EX[1] & ( (wregno_EX[2] & (inst_FE[1] & (!wregno_EX[0] $ (inst_FE[0])))) ) ) ) # ( !inst_FE[2] & ( wregno_EX[1] & ( (!wregno_EX[2] & (inst_FE[1] & (!wregno_EX[0] $ (inst_FE[0])))) ) ) ) # ( inst_FE[2] & ( 
// !wregno_EX[1] & ( (wregno_EX[2] & (!inst_FE[1] & (!wregno_EX[0] $ (inst_FE[0])))) ) ) ) # ( !inst_FE[2] & ( !wregno_EX[1] & ( (!wregno_EX[2] & (!inst_FE[1] & (!wregno_EX[0] $ (inst_FE[0])))) ) ) )

	.dataa(!wregno_EX[2]),
	.datab(!wregno_EX[0]),
	.datac(!inst_FE[1]),
	.datad(!inst_FE[0]),
	.datae(!inst_FE[2]),
	.dataf(!wregno_EX[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~3 .extended_lut = "off";
defparam \stall_pipe~3 .lut_mask = 64'h8020401008020401;
defparam \stall_pipe~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N15
cyclonev_lcell_comb \Equal7~0 (
// Equation(s):
// \Equal7~0_combout  = ( !\inst_FE[3]~DUPLICATE_q  & ( wregno_ID[3] ) ) # ( \inst_FE[3]~DUPLICATE_q  & ( !wregno_ID[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\inst_FE[3]~DUPLICATE_q ),
	.dataf(!wregno_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal7~0 .extended_lut = "off";
defparam \Equal7~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y2_N36
cyclonev_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = ( wregno_EX[3] & ( !\inst_FE[3]~DUPLICATE_q  ) ) # ( !wregno_EX[3] & ( \inst_FE[3]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\inst_FE[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!wregno_EX[3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal6~0 .extended_lut = "off";
defparam \Equal6~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N12
cyclonev_lcell_comb \stall_pipe~1 (
// Equation(s):
// \stall_pipe~1_combout  = ( wregno_ID[1] & ( wregno_ID[0] & ( (inst_FE[0] & (inst_FE[1] & (!wregno_ID[2] $ (inst_FE[2])))) ) ) ) # ( !wregno_ID[1] & ( wregno_ID[0] & ( (inst_FE[0] & (!inst_FE[1] & (!wregno_ID[2] $ (inst_FE[2])))) ) ) ) # ( wregno_ID[1] & ( 
// !wregno_ID[0] & ( (!inst_FE[0] & (inst_FE[1] & (!wregno_ID[2] $ (inst_FE[2])))) ) ) ) # ( !wregno_ID[1] & ( !wregno_ID[0] & ( (!inst_FE[0] & (!inst_FE[1] & (!wregno_ID[2] $ (inst_FE[2])))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!inst_FE[1]),
	.datac(!wregno_ID[2]),
	.datad(!inst_FE[2]),
	.datae(!wregno_ID[1]),
	.dataf(!wregno_ID[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~1 .extended_lut = "off";
defparam \stall_pipe~1 .lut_mask = 64'h8008200240041001;
defparam \stall_pipe~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y7_N24
cyclonev_lcell_comb \stall_pipe~2 (
// Equation(s):
// \stall_pipe~2_combout  = ( inst_FE[2] & ( inst_FE[1] & ( (wregno_MEM[2] & (wregno_MEM[1] & (!wregno_MEM[0] $ (inst_FE[0])))) ) ) ) # ( !inst_FE[2] & ( inst_FE[1] & ( (!wregno_MEM[2] & (wregno_MEM[1] & (!wregno_MEM[0] $ (inst_FE[0])))) ) ) ) # ( inst_FE[2] 
// & ( !inst_FE[1] & ( (wregno_MEM[2] & (!wregno_MEM[1] & (!wregno_MEM[0] $ (inst_FE[0])))) ) ) ) # ( !inst_FE[2] & ( !inst_FE[1] & ( (!wregno_MEM[2] & (!wregno_MEM[1] & (!wregno_MEM[0] $ (inst_FE[0])))) ) ) )

	.dataa(!wregno_MEM[2]),
	.datab(!wregno_MEM[0]),
	.datac(!inst_FE[0]),
	.datad(!wregno_MEM[1]),
	.datae(!inst_FE[2]),
	.dataf(!inst_FE[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~2 .extended_lut = "off";
defparam \stall_pipe~2 .lut_mask = 64'h8200410000820041;
defparam \stall_pipe~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y12_N57
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( wregno_MEM[3] & ( !inst_FE[3] ) ) # ( !wregno_MEM[3] & ( inst_FE[3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!inst_FE[3]),
	.datae(gnd),
	.dataf(!wregno_MEM[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N48
cyclonev_lcell_comb \stall_pipe~4 (
// Equation(s):
// \stall_pipe~4_combout  = ( \stall_pipe~2_combout  & ( \Equal5~0_combout  & ( (!\stall_pipe~3_combout  & (((!\stall_pipe~1_combout )) # (\Equal7~0_combout ))) # (\stall_pipe~3_combout  & (\Equal6~0_combout  & ((!\stall_pipe~1_combout ) # (\Equal7~0_combout 
// )))) ) ) ) # ( !\stall_pipe~2_combout  & ( \Equal5~0_combout  & ( (!\stall_pipe~3_combout  & (((!\stall_pipe~1_combout )) # (\Equal7~0_combout ))) # (\stall_pipe~3_combout  & (\Equal6~0_combout  & ((!\stall_pipe~1_combout ) # (\Equal7~0_combout )))) ) ) ) 
// # ( !\stall_pipe~2_combout  & ( !\Equal5~0_combout  & ( (!\stall_pipe~3_combout  & (((!\stall_pipe~1_combout )) # (\Equal7~0_combout ))) # (\stall_pipe~3_combout  & (\Equal6~0_combout  & ((!\stall_pipe~1_combout ) # (\Equal7~0_combout )))) ) ) )

	.dataa(!\stall_pipe~3_combout ),
	.datab(!\Equal7~0_combout ),
	.datac(!\Equal6~0_combout ),
	.datad(!\stall_pipe~1_combout ),
	.datae(!\stall_pipe~2_combout ),
	.dataf(!\Equal5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~4 .extended_lut = "off";
defparam \stall_pipe~4 .lut_mask = 64'hAF230000AF23AF23;
defparam \stall_pipe~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N54
cyclonev_lcell_comb \stall_pipe~6 (
// Equation(s):
// \stall_pipe~6_combout  = ( \stall_pipe~0_combout  & ( \stall_pipe~4_combout  & ( (!\Equal8~0_combout  & (\stall_pipe~5_combout  & !\rs~3_combout )) ) ) ) # ( !\stall_pipe~0_combout  & ( \stall_pipe~4_combout  & ( (!\Equal8~0_combout  & !\rs~3_combout ) ) 
// ) ) # ( \stall_pipe~0_combout  & ( !\stall_pipe~4_combout  & ( (\stall_pipe~5_combout  & ((!\Equal4~0_combout ) # ((!\Equal8~0_combout  & !\rs~3_combout )))) ) ) ) # ( !\stall_pipe~0_combout  & ( !\stall_pipe~4_combout  & ( (!\Equal8~0_combout  & 
// ((!\rs~3_combout ) # ((\stall_pipe~5_combout  & !\Equal4~0_combout )))) # (\Equal8~0_combout  & (\stall_pipe~5_combout  & (!\Equal4~0_combout ))) ) ) )

	.dataa(!\Equal8~0_combout ),
	.datab(!\stall_pipe~5_combout ),
	.datac(!\Equal4~0_combout ),
	.datad(!\rs~3_combout ),
	.datae(!\stall_pipe~0_combout ),
	.dataf(!\stall_pipe~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\stall_pipe~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \stall_pipe~6 .extended_lut = "off";
defparam \stall_pipe~6 .lut_mask = 64'hBA303230AA002200;
defparam \stall_pipe~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y9_N1
dffeas \op1_ID[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(inst_FE[26]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(op1_ID[0]),
	.prn(vcc));
// synopsys translate_off
defparam \op1_ID[0] .is_wysiwyg = "true";
defparam \op1_ID[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N36
cyclonev_lcell_comb \Equal20~0 (
// Equation(s):
// \Equal20~0_combout  = ( !op1_ID[1] & ( op1_ID[0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!op1_ID[0]),
	.datad(gnd),
	.datae(!op1_ID[1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal20~0 .extended_lut = "off";
defparam \Equal20~0 .lut_mask = 64'h0F0F00000F0F0000;
defparam \Equal20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y11_N45
cyclonev_lcell_comb \Add0~124 (
// Equation(s):
// \Add0~124_combout  = ( \pctarget_EX_w~0_combout  & ( \LessThan6~23_combout  & ( (!\Selector0~3_combout  & (\PC_ID[9]~DUPLICATE_q )) # (\Selector0~3_combout  & ((\regval1_ID[9]~DUPLICATE_q ))) ) ) ) # ( !\pctarget_EX_w~0_combout  & ( \LessThan6~23_combout  
// & ( \regval1_ID[9]~DUPLICATE_q  ) ) ) # ( \pctarget_EX_w~0_combout  & ( !\LessThan6~23_combout  & ( (!\Equal20~0_combout  & ((!\Selector0~3_combout  & (\PC_ID[9]~DUPLICATE_q )) # (\Selector0~3_combout  & ((\regval1_ID[9]~DUPLICATE_q ))))) # 
// (\Equal20~0_combout  & (\PC_ID[9]~DUPLICATE_q )) ) ) ) # ( !\pctarget_EX_w~0_combout  & ( !\LessThan6~23_combout  & ( \regval1_ID[9]~DUPLICATE_q  ) ) )

	.dataa(!\Equal20~0_combout ),
	.datab(!\PC_ID[9]~DUPLICATE_q ),
	.datac(!\regval1_ID[9]~DUPLICATE_q ),
	.datad(!\Selector0~3_combout ),
	.datae(!\pctarget_EX_w~0_combout ),
	.dataf(!\LessThan6~23_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Add0~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~124 .extended_lut = "off";
defparam \Add0~124 .lut_mask = 64'h0F0F331B0F0F330F;
defparam \Add0~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N42
cyclonev_lcell_comb \PC_FE[9]~feeder (
// Equation(s):
// \PC_FE[9]~feeder_combout  = ( \Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[9]~feeder .extended_lut = "off";
defparam \PC_FE[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N44
dffeas \PC_FE[9]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[9]~feeder_combout ),
	.asdata(PC_ID[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_FE[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[9]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_FE[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X10_Y12_N36
cyclonev_lcell_comb \imem~55 (
// Equation(s):
// \imem~55_combout  = ( PC_FE[2] & ( PC_FE[4] & ( (PC_FE[6] & (!PC_FE[3] & (PC_FE[5] & !PC_FE[7]))) ) ) ) # ( !PC_FE[2] & ( PC_FE[4] & ( (PC_FE[6] & (PC_FE[3] & (!PC_FE[5] & PC_FE[7]))) ) ) ) # ( PC_FE[2] & ( !PC_FE[4] & ( (!PC_FE[6] & (PC_FE[3] & (PC_FE[5] 
// & !PC_FE[7]))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[5]),
	.datad(!PC_FE[7]),
	.datae(!PC_FE[2]),
	.dataf(!PC_FE[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~55 .extended_lut = "off";
defparam \imem~55 .lut_mask = 64'h0000020000100400;
defparam \imem~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X10_Y13_N21
cyclonev_lcell_comb \imem~58 (
// Equation(s):
// \imem~58_combout  = ( \imem~3_combout  & ( ((!\PC_FE[9]~DUPLICATE_q  & \imem~55_combout )) # (\imem~57_combout ) ) )

	.dataa(!\PC_FE[9]~DUPLICATE_q ),
	.datab(!\imem~57_combout ),
	.datac(!\imem~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~58 .extended_lut = "off";
defparam \imem~58 .lut_mask = 64'h000000003B3B3B3B;
defparam \imem~58 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y13_N22
dffeas \inst_FE[26] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~58_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[26]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[26] .is_wysiwyg = "true";
defparam \inst_FE[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N42
cyclonev_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = ( !inst_FE[30] & ( inst_FE[28] & ( (!inst_FE[31] & (!inst_FE[26] & (inst_FE[29] & !inst_FE[27]))) ) ) )

	.dataa(!inst_FE[31]),
	.datab(!inst_FE[26]),
	.datac(!inst_FE[29]),
	.datad(!inst_FE[27]),
	.datae(!inst_FE[30]),
	.dataf(!inst_FE[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal0~0 .extended_lut = "off";
defparam \Equal0~0 .lut_mask = 64'h0000000008000000;
defparam \Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N44
dffeas \ctrlsig_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Equal0~0_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[3] .is_wysiwyg = "true";
defparam \ctrlsig_ID[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X14_Y8_N36
cyclonev_lcell_comb \PC_FE[3]~feeder (
// Equation(s):
// \PC_FE[3]~feeder_combout  = ( \Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[3]~feeder .extended_lut = "off";
defparam \PC_FE[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \PC_FE[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y8_N37
dffeas \PC_FE[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[3]~feeder_combout ),
	.asdata(PC_ID[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[3] .is_wysiwyg = "true";
defparam \PC_FE[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N51
cyclonev_lcell_comb \imem~52 (
// Equation(s):
// \imem~52_combout  = ( PC_FE[2] & ( (!PC_FE[4] & (!PC_FE[5] & (!PC_FE[3] $ (!PC_FE[6])))) # (PC_FE[4] & (((PC_FE[6] & PC_FE[5])))) ) ) # ( !PC_FE[2] & ( (!PC_FE[4] & (!PC_FE[3] & (!PC_FE[6]))) # (PC_FE[4] & ((!PC_FE[6] & (PC_FE[3] & PC_FE[5])) # (PC_FE[6] 
// & ((!PC_FE[5]))))) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[4]),
	.datac(!PC_FE[6]),
	.datad(!PC_FE[5]),
	.datae(gnd),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~52 .extended_lut = "off";
defparam \imem~52 .lut_mask = 64'h8390839048034803;
defparam \imem~52 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X9_Y8_N42
cyclonev_lcell_comb \imem~53 (
// Equation(s):
// \imem~53_combout  = ( PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[4] & (PC_FE[7] & (!PC_FE[3] $ (PC_FE[5])))) # (PC_FE[4] & (!PC_FE[3] & (!PC_FE[5]))) ) ) ) # ( !PC_FE[6] & ( PC_FE[2] & ( (!PC_FE[3] & (PC_FE[5] & ((!PC_FE[7]) # (PC_FE[4])))) # (PC_FE[3] & 
// (!PC_FE[5] & (!PC_FE[7] $ (PC_FE[4])))) ) ) ) # ( PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[3] & (!PC_FE[7] $ (((PC_FE[4]) # (PC_FE[5]))))) # (PC_FE[3] & (PC_FE[5] & (!PC_FE[7]))) ) ) ) # ( !PC_FE[6] & ( !PC_FE[2] & ( (!PC_FE[3] & (!PC_FE[5] & (PC_FE[7] & 
// !PC_FE[4]))) # (PC_FE[3] & (!PC_FE[4] $ (((!PC_FE[5] & !PC_FE[7]))))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!PC_FE[5]),
	.datac(!PC_FE[7]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~53 .extended_lut = "off";
defparam \imem~53 .lut_mask = 64'h1D40921A60260988;
defparam \imem~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y11_N33
cyclonev_lcell_comb \imem~54 (
// Equation(s):
// \imem~54_combout  = ( PC_FE[7] & ( (\imem~53_combout  & (\imem~3_combout  & !\PC_FE[9]~DUPLICATE_q )) ) ) # ( !PC_FE[7] & ( (\imem~3_combout  & ((!\PC_FE[9]~DUPLICATE_q  & ((\imem~53_combout ))) # (\PC_FE[9]~DUPLICATE_q  & (\imem~52_combout )))) ) )

	.dataa(!\imem~52_combout ),
	.datab(!\imem~53_combout ),
	.datac(!\imem~3_combout ),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!PC_FE[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~54 .extended_lut = "off";
defparam \imem~54 .lut_mask = 64'h0305030503000300;
defparam \imem~54 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y11_N34
dffeas \inst_FE[31] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~54_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(inst_FE[31]),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[31] .is_wysiwyg = "true";
defparam \inst_FE[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y15_N36
cyclonev_lcell_comb \is_br_ID_w~0 (
// Equation(s):
// \is_br_ID_w~0_combout  = ( !inst_FE[28] & ( (!inst_FE[31] & (!inst_FE[30] & inst_FE[29])) ) )

	.dataa(!inst_FE[31]),
	.datab(!inst_FE[30]),
	.datac(!inst_FE[29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!inst_FE[28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\is_br_ID_w~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \is_br_ID_w~0 .extended_lut = "off";
defparam \is_br_ID_w~0 .lut_mask = 64'h0808080800000000;
defparam \is_br_ID_w~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y15_N38
dffeas \ctrlsig_ID[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\is_br_ID_w~0_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlsig_ID[4]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlsig_ID[4] .is_wysiwyg = "true";
defparam \ctrlsig_ID[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X13_Y8_N54
cyclonev_lcell_comb \PC_FE[13]~feeder (
// Equation(s):
// \PC_FE[13]~feeder_combout  = \Add0~113_sumout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~113_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\PC_FE[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_FE[13]~feeder .extended_lut = "off";
defparam \PC_FE[13]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \PC_FE[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y8_N55
dffeas \PC_FE[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\PC_FE[13]~feeder_combout ),
	.asdata(PC_ID[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(\PC_FE[15]~0_combout ),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(PC_FE[13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_FE[13] .is_wysiwyg = "true";
defparam \PC_FE[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X12_Y9_N51
cyclonev_lcell_comb \imem~2 (
// Equation(s):
// \imem~2_combout  = ( !PC_FE[11] & ( !PC_FE[10] & ( (!PC_FE[13] & (!PC_FE[14] & (!PC_FE[12] & !PC_FE[15]))) ) ) )

	.dataa(!PC_FE[13]),
	.datab(!PC_FE[14]),
	.datac(!PC_FE[12]),
	.datad(!PC_FE[15]),
	.datae(!PC_FE[11]),
	.dataf(!PC_FE[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~2 .extended_lut = "off";
defparam \imem~2 .lut_mask = 64'h8000000000000000;
defparam \imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N48
cyclonev_lcell_comb \imem~16 (
// Equation(s):
// \imem~16_combout  = ( !PC_FE[4] & ( PC_FE[5] & ( (!PC_FE[6] & (!PC_FE[3] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( PC_FE[4] & ( !PC_FE[5] & ( (PC_FE[6] & (PC_FE[3] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q ))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( 
// (PC_FE[6] & (PC_FE[3] & (PC_FE[2] & !\PC_FE[9]~DUPLICATE_q ))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~16 .extended_lut = "off";
defparam \imem~16 .lut_mask = 64'h0100010008000000;
defparam \imem~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N42
cyclonev_lcell_comb \imem~14 (
// Equation(s):
// \imem~14_combout  = ( PC_FE[6] & ( PC_FE[5] & ( (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (!PC_FE[2] & PC_FE[4]))) ) ) ) # ( !PC_FE[6] & ( PC_FE[5] & ( (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & (PC_FE[2] & PC_FE[4]))) ) ) ) # ( PC_FE[6] & ( !PC_FE[5] & ( 
// (PC_FE[3] & (\PC_FE[9]~DUPLICATE_q  & !PC_FE[4])) ) ) ) # ( !PC_FE[6] & ( !PC_FE[5] & ( (\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3] & (PC_FE[2] & PC_FE[4])) # (PC_FE[3] & (!PC_FE[2] & !PC_FE[4])))) ) ) )

	.dataa(!PC_FE[3]),
	.datab(!\PC_FE[9]~DUPLICATE_q ),
	.datac(!PC_FE[2]),
	.datad(!PC_FE[4]),
	.datae(!PC_FE[6]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~14 .extended_lut = "off";
defparam \imem~14 .lut_mask = 64'h1002110000010010;
defparam \imem~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X13_Y13_N42
cyclonev_lcell_comb \imem~15 (
// Equation(s):
// \imem~15_combout  = ( PC_FE[4] & ( PC_FE[5] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[6]) # ((!PC_FE[3] & !PC_FE[2])))) ) ) ) # ( !PC_FE[4] & ( PC_FE[5] & ( (!\PC_FE[9]~DUPLICATE_q  & ((!PC_FE[3]) # (PC_FE[6]))) ) ) ) # ( PC_FE[4] & ( !PC_FE[5] & ( 
// (!PC_FE[2] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] $ (!PC_FE[3])))) ) ) ) # ( !PC_FE[4] & ( !PC_FE[5] & ( (PC_FE[2] & (!\PC_FE[9]~DUPLICATE_q  & (!PC_FE[6] $ (PC_FE[3])))) ) ) )

	.dataa(!PC_FE[6]),
	.datab(!PC_FE[3]),
	.datac(!PC_FE[2]),
	.datad(!\PC_FE[9]~DUPLICATE_q ),
	.datae(!PC_FE[4]),
	.dataf(!PC_FE[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~15 .extended_lut = "off";
defparam \imem~15 .lut_mask = 64'h09006000DD00EA00;
defparam \imem~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N48
cyclonev_lcell_comb \imem~17 (
// Equation(s):
// \imem~17_combout  = ( PC_FE[7] & ( \imem~15_combout  & ( (!PC_FE[8] & ((\imem~16_combout ))) # (PC_FE[8] & (\imem~7_combout )) ) ) ) # ( !PC_FE[7] & ( \imem~15_combout  & ( (!PC_FE[8]) # (\imem~14_combout ) ) ) ) # ( PC_FE[7] & ( !\imem~15_combout  & ( 
// (!PC_FE[8] & ((\imem~16_combout ))) # (PC_FE[8] & (\imem~7_combout )) ) ) ) # ( !PC_FE[7] & ( !\imem~15_combout  & ( (PC_FE[8] & \imem~14_combout ) ) ) )

	.dataa(!PC_FE[8]),
	.datab(!\imem~7_combout ),
	.datac(!\imem~16_combout ),
	.datad(!\imem~14_combout ),
	.datae(!PC_FE[7]),
	.dataf(!\imem~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~17 .extended_lut = "off";
defparam \imem~17 .lut_mask = 64'h00551B1BAAFF1B1B;
defparam \imem~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X12_Y8_N12
cyclonev_lcell_comb \imem~18 (
// Equation(s):
// \imem~18_combout  = ( \imem~17_combout  & ( \imem~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem~18 .extended_lut = "off";
defparam \imem~18 .lut_mask = 64'h0000000000FF00FF;
defparam \imem~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X12_Y8_N13
dffeas \inst_FE[3]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\imem~18_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\inst_FE[8]~0_combout ),
	.sload(gnd),
	.ena(\inst_FE[8]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inst_FE[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \inst_FE[3]~DUPLICATE .is_wysiwyg = "true";
defparam \inst_FE[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N42
cyclonev_lcell_comb \regval2_ID~2 (
// Equation(s):
// \regval2_ID~2_combout  = ( \regs[11][3]~q  & ( \regs[10][3]~q  & ( ((!inst_FE[0] & (\regs[8][3]~q )) # (inst_FE[0] & ((\regs[9][3]~q )))) # (inst_FE[1]) ) ) ) # ( !\regs[11][3]~q  & ( \regs[10][3]~q  & ( (!inst_FE[0] & (((inst_FE[1])) # (\regs[8][3]~q ))) 
// # (inst_FE[0] & (((\regs[9][3]~q  & !inst_FE[1])))) ) ) ) # ( \regs[11][3]~q  & ( !\regs[10][3]~q  & ( (!inst_FE[0] & (\regs[8][3]~q  & ((!inst_FE[1])))) # (inst_FE[0] & (((inst_FE[1]) # (\regs[9][3]~q )))) ) ) ) # ( !\regs[11][3]~q  & ( !\regs[10][3]~q  
// & ( (!inst_FE[1] & ((!inst_FE[0] & (\regs[8][3]~q )) # (inst_FE[0] & ((\regs[9][3]~q ))))) ) ) )

	.dataa(!inst_FE[0]),
	.datab(!\regs[8][3]~q ),
	.datac(!\regs[9][3]~q ),
	.datad(!inst_FE[1]),
	.datae(!\regs[11][3]~q ),
	.dataf(!\regs[10][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~2 .extended_lut = "off";
defparam \regval2_ID~2 .lut_mask = 64'h2700275527AA27FF;
defparam \regval2_ID~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N36
cyclonev_lcell_comb \regval2_ID~0 (
// Equation(s):
// \regval2_ID~0_combout  = ( \regs[1][3]~q  & ( \regs[2][3]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][3]~q ))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][3]~q )))) ) ) ) # ( !\regs[1][3]~q  & ( \regs[2][3]~q  & ( (!inst_FE[1] & (\regs[0][3]~q  & 
// (!inst_FE[0]))) # (inst_FE[1] & (((!inst_FE[0]) # (\regs[3][3]~q )))) ) ) ) # ( \regs[1][3]~q  & ( !\regs[2][3]~q  & ( (!inst_FE[1] & (((inst_FE[0])) # (\regs[0][3]~q ))) # (inst_FE[1] & (((inst_FE[0] & \regs[3][3]~q )))) ) ) ) # ( !\regs[1][3]~q  & ( 
// !\regs[2][3]~q  & ( (!inst_FE[1] & (\regs[0][3]~q  & (!inst_FE[0]))) # (inst_FE[1] & (((inst_FE[0] & \regs[3][3]~q )))) ) ) )

	.dataa(!\regs[0][3]~q ),
	.datab(!inst_FE[1]),
	.datac(!inst_FE[0]),
	.datad(!\regs[3][3]~q ),
	.datae(!\regs[1][3]~q ),
	.dataf(!\regs[2][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~0 .extended_lut = "off";
defparam \regval2_ID~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \regval2_ID~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N36
cyclonev_lcell_comb \regval2_ID~3 (
// Equation(s):
// \regval2_ID~3_combout  = ( \regs[13][3]~q  & ( \regs[15][3]~q  & ( ((!inst_FE[1] & (\regs[12][3]~q )) # (inst_FE[1] & ((\regs[14][3]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[13][3]~q  & ( \regs[15][3]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[12][3]~q ))) 
// # (inst_FE[1] & (((\regs[14][3]~q )) # (inst_FE[0]))) ) ) ) # ( \regs[13][3]~q  & ( !\regs[15][3]~q  & ( (!inst_FE[1] & (((\regs[12][3]~q )) # (inst_FE[0]))) # (inst_FE[1] & (!inst_FE[0] & ((\regs[14][3]~q )))) ) ) ) # ( !\regs[13][3]~q  & ( 
// !\regs[15][3]~q  & ( (!inst_FE[0] & ((!inst_FE[1] & (\regs[12][3]~q )) # (inst_FE[1] & ((\regs[14][3]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[12][3]~q ),
	.datad(!\regs[14][3]~q ),
	.datae(!\regs[13][3]~q ),
	.dataf(!\regs[15][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~3 .extended_lut = "off";
defparam \regval2_ID~3 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \regval2_ID~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y11_N0
cyclonev_lcell_comb \regval2_ID~1 (
// Equation(s):
// \regval2_ID~1_combout  = ( \regs[7][3]~q  & ( \regs[5][3]~q  & ( ((!inst_FE[1] & (\regs[4][3]~q )) # (inst_FE[1] & ((\regs[6][3]~q )))) # (inst_FE[0]) ) ) ) # ( !\regs[7][3]~q  & ( \regs[5][3]~q  & ( (!inst_FE[1] & (((\regs[4][3]~q )) # (inst_FE[0]))) # 
// (inst_FE[1] & (!inst_FE[0] & ((\regs[6][3]~q )))) ) ) ) # ( \regs[7][3]~q  & ( !\regs[5][3]~q  & ( (!inst_FE[1] & (!inst_FE[0] & (\regs[4][3]~q ))) # (inst_FE[1] & (((\regs[6][3]~q )) # (inst_FE[0]))) ) ) ) # ( !\regs[7][3]~q  & ( !\regs[5][3]~q  & ( 
// (!inst_FE[0] & ((!inst_FE[1] & (\regs[4][3]~q )) # (inst_FE[1] & ((\regs[6][3]~q ))))) ) ) )

	.dataa(!inst_FE[1]),
	.datab(!inst_FE[0]),
	.datac(!\regs[4][3]~q ),
	.datad(!\regs[6][3]~q ),
	.datae(!\regs[7][3]~q ),
	.dataf(!\regs[5][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~1 .extended_lut = "off";
defparam \regval2_ID~1 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \regval2_ID~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y5_N0
cyclonev_lcell_comb \regval2_ID~4 (
// Equation(s):
// \regval2_ID~4_combout  = ( \regval2_ID~3_combout  & ( \regval2_ID~1_combout  & ( ((!\inst_FE[3]~DUPLICATE_q  & ((\regval2_ID~0_combout ))) # (\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~2_combout ))) # (inst_FE[2]) ) ) ) # ( !\regval2_ID~3_combout  & ( 
// \regval2_ID~1_combout  & ( (!\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2]) # (\regval2_ID~0_combout )))) # (\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~2_combout  & ((!inst_FE[2])))) ) ) ) # ( \regval2_ID~3_combout  & ( !\regval2_ID~1_combout  & ( 
// (!\inst_FE[3]~DUPLICATE_q  & (((\regval2_ID~0_combout  & !inst_FE[2])))) # (\inst_FE[3]~DUPLICATE_q  & (((inst_FE[2])) # (\regval2_ID~2_combout ))) ) ) ) # ( !\regval2_ID~3_combout  & ( !\regval2_ID~1_combout  & ( (!inst_FE[2] & ((!\inst_FE[3]~DUPLICATE_q 
//  & ((\regval2_ID~0_combout ))) # (\inst_FE[3]~DUPLICATE_q  & (\regval2_ID~2_combout )))) ) ) )

	.dataa(!\inst_FE[3]~DUPLICATE_q ),
	.datab(!\regval2_ID~2_combout ),
	.datac(!\regval2_ID~0_combout ),
	.datad(!inst_FE[2]),
	.datae(!\regval2_ID~3_combout ),
	.dataf(!\regval2_ID~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_ID~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_ID~4 .extended_lut = "off";
defparam \regval2_ID~4 .lut_mask = 64'h1B001B551BAA1BFF;
defparam \regval2_ID~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y5_N1
dffeas \regval2_ID[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_ID~4_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(\stall_pipe~6_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_ID[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_ID[3] .is_wysiwyg = "true";
defparam \regval2_ID[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N30
cyclonev_lcell_comb \regval2_EX[3]~feeder (
// Equation(s):
// \regval2_EX[3]~feeder_combout  = ( regval2_ID[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_ID[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regval2_EX[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regval2_EX[3]~feeder .extended_lut = "off";
defparam \regval2_EX[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regval2_EX[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y6_N32
dffeas \regval2_EX[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\regval2_EX[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(regval2_EX[3]),
	.prn(vcc));
// synopsys translate_off
defparam \regval2_EX[3] .is_wysiwyg = "true";
defparam \regval2_EX[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y6_N27
cyclonev_lcell_comb \HEX_out[3]~0 (
// Equation(s):
// \HEX_out[3]~0_combout  = ( !regval2_EX[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[3]~0 .extended_lut = "off";
defparam \HEX_out[3]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N18
cyclonev_lcell_comb \Equal23~3 (
// Equation(s):
// \Equal23~3_combout  = ( !\aluout_EX[0]~DUPLICATE_q  & ( (aluout_EX[12] & (!aluout_EX[1] & aluout_EX[13])) ) )

	.dataa(gnd),
	.datab(!aluout_EX[12]),
	.datac(!aluout_EX[1]),
	.datad(!aluout_EX[13]),
	.datae(!\aluout_EX[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~3 .extended_lut = "off";
defparam \Equal23~3 .lut_mask = 64'h0030000000300000;
defparam \Equal23~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N51
cyclonev_lcell_comb \Equal23~4 (
// Equation(s):
// \Equal23~4_combout  = ( aluout_EX[26] & ( (\Equal23~3_combout  & (\Equal23~2_combout  & aluout_EX[27])) ) )

	.dataa(!\Equal23~3_combout ),
	.datab(gnd),
	.datac(!\Equal23~2_combout ),
	.datad(!aluout_EX[27]),
	.datae(gnd),
	.dataf(!aluout_EX[26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal23~4 .extended_lut = "off";
defparam \Equal23~4 .lut_mask = 64'h0000000000050005;
defparam \Equal23~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N30
cyclonev_lcell_comb \dmem~35 (
// Equation(s):
// \dmem~35_combout  = ( \dmem~33_combout  & ( \dmem~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dmem~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dmem~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dmem~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dmem~35 .extended_lut = "off";
defparam \dmem~35 .lut_mask = 64'h000000000F0F0F0F;
defparam \dmem~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N24
cyclonev_lcell_comb \always9~1 (
// Equation(s):
// \always9~1_combout  = ( \dmem~35_combout  & ( (\Equal23~4_combout  & (\always9~0_combout  & (\Equal23~0_combout  & \Equal23~1_combout ))) ) )

	.dataa(!\Equal23~4_combout ),
	.datab(!\always9~0_combout ),
	.datac(!\Equal23~0_combout ),
	.datad(!\Equal23~1_combout ),
	.datae(gnd),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always9~1 .extended_lut = "off";
defparam \always9~1 .lut_mask = 64'h0000000000010001;
defparam \always9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N35
dffeas \HEX_out[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[3]~0_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[3] .is_wysiwyg = "true";
defparam \HEX_out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y12_N51
cyclonev_lcell_comb \HEX_out[2]~1 (
// Equation(s):
// \HEX_out[2]~1_combout  = ( !regval2_EX[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[2]~1 .extended_lut = "off";
defparam \HEX_out[2]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N14
dffeas \HEX_out[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[2]~1_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[2] .is_wysiwyg = "true";
defparam \HEX_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N41
dffeas \HEX_out[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[1] .is_wysiwyg = "true";
defparam \HEX_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N48
cyclonev_lcell_comb \HEX_out[0]~2 (
// Equation(s):
// \HEX_out[0]~2_combout  = ( !regval2_EX[0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[0]~2 .extended_lut = "off";
defparam \HEX_out[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N17
dffeas \HEX_out[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[0]~2_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[0] .is_wysiwyg = "true";
defparam \HEX_out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N18
cyclonev_lcell_comb \ss0|OUT~0 (
// Equation(s):
// \ss0|OUT~0_combout  = ( HEX_out[0] & ( (HEX_out[3] & (!HEX_out[2] & !HEX_out[1])) ) ) # ( !HEX_out[0] & ( (!HEX_out[3] & (!HEX_out[2] $ (HEX_out[1]))) # (HEX_out[3] & (HEX_out[2] & !HEX_out[1])) ) )

	.dataa(!HEX_out[3]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~0 .extended_lut = "off";
defparam \ss0|OUT~0 .lut_mask = 64'h9292929240404040;
defparam \ss0|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N54
cyclonev_lcell_comb \ss0|OUT~1 (
// Equation(s):
// \ss0|OUT~1_combout  = ( HEX_out[0] & ( (!HEX_out[2] & ((!HEX_out[3]) # (HEX_out[1]))) ) ) # ( !HEX_out[0] & ( (!HEX_out[3] & ((HEX_out[1]))) # (HEX_out[3] & (!HEX_out[2] & !HEX_out[1])) ) )

	.dataa(gnd),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[3]),
	.datad(!HEX_out[1]),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~1 .extended_lut = "off";
defparam \ss0|OUT~1 .lut_mask = 64'h0CF00CF0C0CCC0CC;
defparam \ss0|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N15
cyclonev_lcell_comb \ss0|OUT~2 (
// Equation(s):
// \ss0|OUT~2_combout  = ( HEX_out[3] & ( (HEX_out[1] & (HEX_out[2] & HEX_out[0])) ) ) # ( !HEX_out[3] & ( (!HEX_out[2] & ((HEX_out[0]) # (HEX_out[1]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[1]),
	.datac(!HEX_out[2]),
	.datad(!HEX_out[0]),
	.datae(gnd),
	.dataf(!HEX_out[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~2 .extended_lut = "off";
defparam \ss0|OUT~2 .lut_mask = 64'h30F030F000030003;
defparam \ss0|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N33
cyclonev_lcell_comb \ss0|OUT~3 (
// Equation(s):
// \ss0|OUT~3_combout  = ( HEX_out[3] & ( HEX_out[0] & ( (!HEX_out[1] & !HEX_out[2]) ) ) ) # ( !HEX_out[3] & ( HEX_out[0] & ( (HEX_out[1] & HEX_out[2]) ) ) ) # ( HEX_out[3] & ( !HEX_out[0] & ( !HEX_out[1] $ (!HEX_out[2]) ) ) ) # ( !HEX_out[3] & ( !HEX_out[0] 
// & ( (HEX_out[1] & !HEX_out[2]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[1]),
	.datac(!HEX_out[2]),
	.datad(gnd),
	.datae(!HEX_out[3]),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~3 .extended_lut = "off";
defparam \ss0|OUT~3 .lut_mask = 64'h30303C3C0303C0C0;
defparam \ss0|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N21
cyclonev_lcell_comb \ss0|OUT~4 (
// Equation(s):
// \ss0|OUT~4_combout  = ( HEX_out[0] & ( (HEX_out[3] & (!HEX_out[2] & !HEX_out[1])) ) ) # ( !HEX_out[0] & ( ((HEX_out[2] & !HEX_out[1])) # (HEX_out[3]) ) )

	.dataa(!HEX_out[3]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~4 .extended_lut = "off";
defparam \ss0|OUT~4 .lut_mask = 64'h7575757540404040;
defparam \ss0|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N36
cyclonev_lcell_comb \ss0|OUT~5 (
// Equation(s):
// \ss0|OUT~5_combout  = ( HEX_out[0] & ( (HEX_out[1] & (HEX_out[2] & HEX_out[3])) ) ) # ( !HEX_out[0] & ( !HEX_out[3] $ (((HEX_out[2]) # (HEX_out[1]))) ) )

	.dataa(!HEX_out[1]),
	.datab(!HEX_out[2]),
	.datac(!HEX_out[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~5 .extended_lut = "off";
defparam \ss0|OUT~5 .lut_mask = 64'h8787878701010101;
defparam \ss0|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N12
cyclonev_lcell_comb \ss0|OUT~6 (
// Equation(s):
// \ss0|OUT~6_combout  = ( HEX_out[0] & ( (!HEX_out[3] $ (!HEX_out[2])) # (HEX_out[1]) ) ) # ( !HEX_out[0] & ( (!HEX_out[3]) # (!HEX_out[1] $ (HEX_out[2])) ) )

	.dataa(!HEX_out[3]),
	.datab(!HEX_out[1]),
	.datac(gnd),
	.datad(!HEX_out[2]),
	.datae(gnd),
	.dataf(!HEX_out[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|OUT~6 .extended_lut = "off";
defparam \ss0|OUT~6 .lut_mask = 64'hEEBBEEBB77BB77BB;
defparam \ss0|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N8
dffeas \HEX_out[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[6] .is_wysiwyg = "true";
defparam \HEX_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N3
cyclonev_lcell_comb \HEX_out[7]~3 (
// Equation(s):
// \HEX_out[7]~3_combout  = ( !regval2_EX[7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[7]~3 .extended_lut = "off";
defparam \HEX_out[7]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N5
dffeas \HEX_out[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[7]~3_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[7] .is_wysiwyg = "true";
defparam \HEX_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y1_N47
dffeas \HEX_out[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[4] .is_wysiwyg = "true";
defparam \HEX_out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N39
cyclonev_lcell_comb \HEX_out[5]~4 (
// Equation(s):
// \HEX_out[5]~4_combout  = ( !regval2_EX[5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[5]~4 .extended_lut = "off";
defparam \HEX_out[5]~4 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y1_N11
dffeas \HEX_out[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[5]~4_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[5] .is_wysiwyg = "true";
defparam \HEX_out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N42
cyclonev_lcell_comb \ss1|OUT~0 (
// Equation(s):
// \ss1|OUT~0_combout  = ( HEX_out[4] & ( HEX_out[5] & ( !HEX_out[6] $ (!HEX_out[7]) ) ) ) # ( !HEX_out[4] & ( HEX_out[5] & ( (HEX_out[6] & HEX_out[7]) ) ) ) # ( HEX_out[4] & ( !HEX_out[5] & ( (!HEX_out[6] & !HEX_out[7]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[6]),
	.datac(!HEX_out[7]),
	.datad(gnd),
	.datae(!HEX_out[4]),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~0 .extended_lut = "off";
defparam \ss1|OUT~0 .lut_mask = 64'h0000C0C003033C3C;
defparam \ss1|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N51
cyclonev_lcell_comb \ss1|OUT~1 (
// Equation(s):
// \ss1|OUT~1_combout  = ( HEX_out[6] & ( (!HEX_out[7] & ((!HEX_out[5]) # (!HEX_out[4]))) # (HEX_out[7] & (!HEX_out[5] $ (HEX_out[4]))) ) ) # ( !HEX_out[6] & ( (!HEX_out[7] & (!HEX_out[5] & HEX_out[4])) ) )

	.dataa(!HEX_out[7]),
	.datab(gnd),
	.datac(!HEX_out[5]),
	.datad(!HEX_out[4]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~1 .extended_lut = "off";
defparam \ss1|OUT~1 .lut_mask = 64'h00A000A0FAA5FAA5;
defparam \ss1|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N24
cyclonev_lcell_comb \ss1|OUT~2 (
// Equation(s):
// \ss1|OUT~2_combout  = ( !HEX_out[4] & ( HEX_out[5] & ( (HEX_out[6] & !HEX_out[7]) ) ) ) # ( HEX_out[4] & ( !HEX_out[5] & ( (HEX_out[6] & !HEX_out[7]) ) ) ) # ( !HEX_out[4] & ( !HEX_out[5] & ( !HEX_out[6] $ (!HEX_out[7]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[6]),
	.datac(!HEX_out[7]),
	.datad(gnd),
	.datae(!HEX_out[4]),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~2 .extended_lut = "off";
defparam \ss1|OUT~2 .lut_mask = 64'h3C3C303030300000;
defparam \ss1|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N0
cyclonev_lcell_comb \ss1|OUT~3 (
// Equation(s):
// \ss1|OUT~3_combout  = ( HEX_out[5] & ( (HEX_out[7] & (!HEX_out[6] $ (!HEX_out[4]))) ) ) # ( !HEX_out[5] & ( (!HEX_out[6] & (!HEX_out[7] & !HEX_out[4])) # (HEX_out[6] & ((HEX_out[4]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[6]),
	.datac(!HEX_out[7]),
	.datad(!HEX_out[4]),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~3 .extended_lut = "off";
defparam \ss1|OUT~3 .lut_mask = 64'hC033C033030C030C;
defparam \ss1|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N6
cyclonev_lcell_comb \ss1|OUT~4 (
// Equation(s):
// \ss1|OUT~4_combout  = ( HEX_out[5] & ( (!HEX_out[6] & ((HEX_out[4]))) # (HEX_out[6] & (HEX_out[7])) ) ) # ( !HEX_out[5] & ( (HEX_out[7] & HEX_out[4]) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[4]),
	.datac(gnd),
	.datad(!HEX_out[6]),
	.datae(gnd),
	.dataf(!HEX_out[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~4 .extended_lut = "off";
defparam \ss1|OUT~4 .lut_mask = 64'h1111111133553355;
defparam \ss1|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N48
cyclonev_lcell_comb \ss1|OUT~5 (
// Equation(s):
// \ss1|OUT~5_combout  = ( HEX_out[6] & ( (HEX_out[4] & (!HEX_out[7] $ (!HEX_out[5]))) ) ) # ( !HEX_out[6] & ( (HEX_out[7] & ((!HEX_out[5]) # (HEX_out[4]))) ) )

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[5]),
	.datac(gnd),
	.datad(!HEX_out[4]),
	.datae(gnd),
	.dataf(!HEX_out[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~5 .extended_lut = "off";
defparam \ss1|OUT~5 .lut_mask = 64'h4455445500660066;
defparam \ss1|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y1_N9
cyclonev_lcell_comb \ss1|OUT~6 (
// Equation(s):
// \ss1|OUT~6_combout  = (!HEX_out[4] & ((!HEX_out[5]) # (!HEX_out[7] $ (HEX_out[6])))) # (HEX_out[4] & ((!HEX_out[7]) # (!HEX_out[6] $ (HEX_out[5]))))

	.dataa(!HEX_out[7]),
	.datab(!HEX_out[4]),
	.datac(!HEX_out[6]),
	.datad(!HEX_out[5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss1|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss1|OUT~6 .extended_lut = "off";
defparam \ss1|OUT~6 .lut_mask = 64'hFEA7FEA7FEA7FEA7;
defparam \ss1|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N39
cyclonev_lcell_comb \HEX_out[10]~5 (
// Equation(s):
// \HEX_out[10]~5_combout  = ( !regval2_EX[10] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[10]~5 .extended_lut = "off";
defparam \HEX_out[10]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N5
dffeas \HEX_out[10] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[10]~5_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[10]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[10] .is_wysiwyg = "true";
defparam \HEX_out[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y10_N12
cyclonev_lcell_comb \HEX_out[11]~6 (
// Equation(s):
// \HEX_out[11]~6_combout  = !regval2_EX[11]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[11]~6 .extended_lut = "off";
defparam \HEX_out[11]~6 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N47
dffeas \HEX_out[11] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[11]~6_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[11]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[11] .is_wysiwyg = "true";
defparam \HEX_out[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y7_N27
cyclonev_lcell_comb \HEX_out[9]~7 (
// Equation(s):
// \HEX_out[9]~7_combout  = ( !regval2_EX[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[9]~7 .extended_lut = "off";
defparam \HEX_out[9]~7 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N23
dffeas \HEX_out[9]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[9]~7_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y13_N41
dffeas \HEX_out[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[8] .is_wysiwyg = "true";
defparam \HEX_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N27
cyclonev_lcell_comb \ss2|OUT~0 (
// Equation(s):
// \ss2|OUT~0_combout  = ( \HEX_out[9]~DUPLICATE_q  & ( HEX_out[8] & ( !HEX_out[10] $ (HEX_out[11]) ) ) ) # ( !\HEX_out[9]~DUPLICATE_q  & ( HEX_out[8] & ( (HEX_out[10] & !HEX_out[11]) ) ) ) # ( \HEX_out[9]~DUPLICATE_q  & ( !HEX_out[8] & ( (!HEX_out[10] & 
// HEX_out[11]) ) ) )

	.dataa(!HEX_out[10]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(gnd),
	.datae(!\HEX_out[9]~DUPLICATE_q ),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~0 .extended_lut = "off";
defparam \ss2|OUT~0 .lut_mask = 64'h00000A0A5050A5A5;
defparam \ss2|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N22
dffeas \HEX_out[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[9]~7_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[9] .is_wysiwyg = "true";
defparam \HEX_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N39
cyclonev_lcell_comb \ss2|OUT~1 (
// Equation(s):
// \ss2|OUT~1_combout  = ( HEX_out[9] & ( (!HEX_out[10] & (!HEX_out[11] $ (HEX_out[8]))) ) ) # ( !HEX_out[9] & ( (!HEX_out[8] & (!HEX_out[10])) # (HEX_out[8] & ((!HEX_out[11]))) ) )

	.dataa(!HEX_out[10]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(!HEX_out[8]),
	.datae(gnd),
	.dataf(!HEX_out[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~1 .extended_lut = "off";
defparam \ss2|OUT~1 .lut_mask = 64'hAAF0AAF0A00AA00A;
defparam \ss2|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N3
cyclonev_lcell_comb \ss2|OUT~2 (
// Equation(s):
// \ss2|OUT~2_combout  = ( HEX_out[10] & ( HEX_out[8] ) ) # ( !HEX_out[10] & ( HEX_out[8] & ( (HEX_out[11]) # (\HEX_out[9]~DUPLICATE_q ) ) ) ) # ( HEX_out[10] & ( !HEX_out[8] & ( (!HEX_out[11]) # (\HEX_out[9]~DUPLICATE_q ) ) ) ) # ( !HEX_out[10] & ( 
// !HEX_out[8] & ( HEX_out[11] ) ) )

	.dataa(!\HEX_out[9]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(gnd),
	.datae(!HEX_out[10]),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~2 .extended_lut = "off";
defparam \ss2|OUT~2 .lut_mask = 64'h0F0FF5F55F5FFFFF;
defparam \ss2|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N33
cyclonev_lcell_comb \ss2|OUT~3 (
// Equation(s):
// \ss2|OUT~3_combout  = ( HEX_out[8] & ( (!\HEX_out[9]~DUPLICATE_q  & ((!HEX_out[10]))) # (\HEX_out[9]~DUPLICATE_q  & (HEX_out[11] & HEX_out[10])) ) ) # ( !HEX_out[8] & ( (!\HEX_out[9]~DUPLICATE_q  & (!HEX_out[11] & HEX_out[10])) # (\HEX_out[9]~DUPLICATE_q  
// & (HEX_out[11] & !HEX_out[10])) ) )

	.dataa(!\HEX_out[9]~DUPLICATE_q ),
	.datab(!HEX_out[11]),
	.datac(gnd),
	.datad(!HEX_out[10]),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~3 .extended_lut = "off";
defparam \ss2|OUT~3 .lut_mask = 64'h11881188AA11AA11;
defparam \ss2|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N6
cyclonev_lcell_comb \ss2|OUT~4 (
// Equation(s):
// \ss2|OUT~4_combout  = ( HEX_out[10] & ( HEX_out[8] & ( (\HEX_out[9]~DUPLICATE_q ) # (HEX_out[11]) ) ) ) # ( !HEX_out[10] & ( HEX_out[8] & ( HEX_out[11] ) ) ) # ( !HEX_out[10] & ( !HEX_out[8] & ( (HEX_out[11] & \HEX_out[9]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[11]),
	.datac(!\HEX_out[9]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!HEX_out[10]),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~4 .extended_lut = "off";
defparam \ss2|OUT~4 .lut_mask = 64'h0303000033333F3F;
defparam \ss2|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N15
cyclonev_lcell_comb \ss2|OUT~5 (
// Equation(s):
// \ss2|OUT~5_combout  = ( HEX_out[8] & ( !HEX_out[11] $ (((!\HEX_out[9]~DUPLICATE_q ) # (HEX_out[10]))) ) ) # ( !HEX_out[8] & ( (HEX_out[10] & (HEX_out[11] & !\HEX_out[9]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[10]),
	.datab(gnd),
	.datac(!HEX_out[11]),
	.datad(!\HEX_out[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~5 .extended_lut = "off";
defparam \ss2|OUT~5 .lut_mask = 64'h050005000FA50FA5;
defparam \ss2|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N30
cyclonev_lcell_comb \ss2|OUT~6 (
// Equation(s):
// \ss2|OUT~6_combout  = ( HEX_out[8] & ( (!HEX_out[11]) # (!\HEX_out[9]~DUPLICATE_q  $ (!HEX_out[10])) ) ) # ( !HEX_out[8] & ( (!\HEX_out[9]~DUPLICATE_q ) # (!HEX_out[11] $ (!HEX_out[10])) ) )

	.dataa(!\HEX_out[9]~DUPLICATE_q ),
	.datab(!HEX_out[11]),
	.datac(!HEX_out[10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss2|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss2|OUT~6 .extended_lut = "off";
defparam \ss2|OUT~6 .lut_mask = 64'hBEBEBEBEDEDEDEDE;
defparam \ss2|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N45
cyclonev_lcell_comb \HEX_out[14]~9 (
// Equation(s):
// \HEX_out[14]~9_combout  = !regval2_EX[14]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[14]~9 .extended_lut = "off";
defparam \HEX_out[14]~9 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N47
dffeas \HEX_out[14]~DUPLICATE (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[14]~9_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HEX_out[14]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14]~DUPLICATE .is_wysiwyg = "true";
defparam \HEX_out[14]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N0
cyclonev_lcell_comb \HEX_out[15]~8 (
// Equation(s):
// \HEX_out[15]~8_combout  = ( !regval2_EX[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[15]~8 .extended_lut = "off";
defparam \HEX_out[15]~8 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N2
dffeas \HEX_out[15] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[15]~8_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[15]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[15] .is_wysiwyg = "true";
defparam \HEX_out[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N8
dffeas \HEX_out[13] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[13]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[13]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[13] .is_wysiwyg = "true";
defparam \HEX_out[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y8_N21
cyclonev_lcell_comb \HEX_out[12]~10 (
// Equation(s):
// \HEX_out[12]~10_combout  = !regval2_EX[12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_EX[12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[12]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[12]~10 .extended_lut = "off";
defparam \HEX_out[12]~10 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \HEX_out[12]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N20
dffeas \HEX_out[12] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[12]~10_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[12]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[12] .is_wysiwyg = "true";
defparam \HEX_out[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N6
cyclonev_lcell_comb \ss3|OUT~0 (
// Equation(s):
// \ss3|OUT~0_combout  = ( HEX_out[12] & ( (!\HEX_out[14]~DUPLICATE_q  & (HEX_out[15] & !HEX_out[13])) ) ) # ( !HEX_out[12] & ( (!\HEX_out[14]~DUPLICATE_q  & (!HEX_out[15] & !HEX_out[13])) # (\HEX_out[14]~DUPLICATE_q  & (!HEX_out[15] $ (!HEX_out[13]))) ) )

	.dataa(gnd),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[13]),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~0 .extended_lut = "off";
defparam \ss3|OUT~0 .lut_mask = 64'hC330C3300C000C00;
defparam \ss3|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N24
cyclonev_lcell_comb \ss3|OUT~1 (
// Equation(s):
// \ss3|OUT~1_combout  = ( HEX_out[15] & ( HEX_out[12] & ( (!\HEX_out[14]~DUPLICATE_q  & HEX_out[13]) ) ) ) # ( !HEX_out[15] & ( HEX_out[12] & ( !\HEX_out[14]~DUPLICATE_q  ) ) ) # ( HEX_out[15] & ( !HEX_out[12] & ( (!\HEX_out[14]~DUPLICATE_q  & !HEX_out[13]) 
// ) ) ) # ( !HEX_out[15] & ( !HEX_out[12] & ( HEX_out[13] ) ) )

	.dataa(gnd),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!HEX_out[13]),
	.datae(!HEX_out[15]),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~1 .extended_lut = "off";
defparam \ss3|OUT~1 .lut_mask = 64'h00FFCC00CCCC00CC;
defparam \ss3|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N18
cyclonev_lcell_comb \ss3|OUT~2 (
// Equation(s):
// \ss3|OUT~2_combout  = ( HEX_out[13] & ( (!\HEX_out[14]~DUPLICATE_q  & (!HEX_out[15])) # (\HEX_out[14]~DUPLICATE_q  & (HEX_out[15] & HEX_out[12])) ) ) # ( !HEX_out[13] & ( (!\HEX_out[14]~DUPLICATE_q  & (!HEX_out[15] & HEX_out[12])) ) )

	.dataa(gnd),
	.datab(!\HEX_out[14]~DUPLICATE_q ),
	.datac(!HEX_out[15]),
	.datad(!HEX_out[12]),
	.datae(gnd),
	.dataf(!HEX_out[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~2 .extended_lut = "off";
defparam \ss3|OUT~2 .lut_mask = 64'h00C000C0C0C3C0C3;
defparam \ss3|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N46
dffeas \HEX_out[14] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[14]~9_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[14]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[14] .is_wysiwyg = "true";
defparam \HEX_out[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N33
cyclonev_lcell_comb \ss3|OUT~3 (
// Equation(s):
// \ss3|OUT~3_combout  = ( HEX_out[12] & ( (!HEX_out[14] & (!HEX_out[13] & HEX_out[15])) # (HEX_out[14] & (HEX_out[13] & !HEX_out[15])) ) ) # ( !HEX_out[12] & ( (!HEX_out[14] & (HEX_out[13])) # (HEX_out[14] & (!HEX_out[13] & HEX_out[15])) ) )

	.dataa(!HEX_out[14]),
	.datab(gnd),
	.datac(!HEX_out[13]),
	.datad(!HEX_out[15]),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~3 .extended_lut = "off";
defparam \ss3|OUT~3 .lut_mask = 64'h0A5A0A5A05A005A0;
defparam \ss3|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N30
cyclonev_lcell_comb \ss3|OUT~4 (
// Equation(s):
// \ss3|OUT~4_combout  = ( HEX_out[12] & ( (!HEX_out[14] & (!HEX_out[13] & HEX_out[15])) ) ) # ( !HEX_out[12] & ( ((HEX_out[14] & !HEX_out[13])) # (HEX_out[15]) ) )

	.dataa(!HEX_out[14]),
	.datab(!HEX_out[13]),
	.datac(!HEX_out[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~4 .extended_lut = "off";
defparam \ss3|OUT~4 .lut_mask = 64'h4F4F4F4F08080808;
defparam \ss3|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N39
cyclonev_lcell_comb \ss3|OUT~5 (
// Equation(s):
// \ss3|OUT~5_combout  = ( HEX_out[12] & ( (HEX_out[15] & (HEX_out[13] & \HEX_out[14]~DUPLICATE_q )) ) ) # ( !HEX_out[12] & ( !HEX_out[15] $ (((\HEX_out[14]~DUPLICATE_q ) # (HEX_out[13]))) ) )

	.dataa(!HEX_out[15]),
	.datab(!HEX_out[13]),
	.datac(!\HEX_out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~5 .extended_lut = "off";
defparam \ss3|OUT~5 .lut_mask = 64'h9595959501010101;
defparam \ss3|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N3
cyclonev_lcell_comb \ss3|OUT~6 (
// Equation(s):
// \ss3|OUT~6_combout  = ( HEX_out[12] & ( (!HEX_out[15] $ (!\HEX_out[14]~DUPLICATE_q )) # (HEX_out[13]) ) ) # ( !HEX_out[12] & ( (!HEX_out[15]) # (!HEX_out[13] $ (\HEX_out[14]~DUPLICATE_q )) ) )

	.dataa(!HEX_out[15]),
	.datab(!HEX_out[13]),
	.datac(!\HEX_out[14]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss3|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss3|OUT~6 .extended_lut = "off";
defparam \ss3|OUT~6 .lut_mask = 64'hEBEBEBEB7B7B7B7B;
defparam \ss3|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N18
cyclonev_lcell_comb \HEX_out[19]~12 (
// Equation(s):
// \HEX_out[19]~12_combout  = !regval2_EX[19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!regval2_EX[19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[19]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[19]~12 .extended_lut = "off";
defparam \HEX_out[19]~12 .lut_mask = 64'hFF00FF00FF00FF00;
defparam \HEX_out[19]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N11
dffeas \HEX_out[19] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[19]~12_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[19]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[19] .is_wysiwyg = "true";
defparam \HEX_out[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y10_N23
dffeas \HEX_out[16] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[16]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[16]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[16] .is_wysiwyg = "true";
defparam \HEX_out[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N36
cyclonev_lcell_comb \HEX_out[17]~13 (
// Equation(s):
// \HEX_out[17]~13_combout  = !regval2_EX[17]

	.dataa(gnd),
	.datab(gnd),
	.datac(!regval2_EX[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[17]~13 .extended_lut = "off";
defparam \HEX_out[17]~13 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \HEX_out[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N44
dffeas \HEX_out[17] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[17]~13_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[17]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[17] .is_wysiwyg = "true";
defparam \HEX_out[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y9_N57
cyclonev_lcell_comb \HEX_out[18]~11 (
// Equation(s):
// \HEX_out[18]~11_combout  = ( !regval2_EX[18] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[18]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[18]~11 .extended_lut = "off";
defparam \HEX_out[18]~11 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[18]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y10_N38
dffeas \HEX_out[18] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[18]~11_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[18]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[18] .is_wysiwyg = "true";
defparam \HEX_out[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N42
cyclonev_lcell_comb \ss4|OUT~0 (
// Equation(s):
// \ss4|OUT~0_combout  = ( HEX_out[18] & ( (HEX_out[16] & (!HEX_out[19] $ (HEX_out[17]))) ) ) # ( !HEX_out[18] & ( (HEX_out[17] & (!HEX_out[19] $ (!HEX_out[16]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[16]),
	.datad(!HEX_out[17]),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~0 .extended_lut = "off";
defparam \ss4|OUT~0 .lut_mask = 64'h003C003C0C030C03;
defparam \ss4|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N21
cyclonev_lcell_comb \ss4|OUT~1 (
// Equation(s):
// \ss4|OUT~1_combout  = ( HEX_out[18] & ( (!HEX_out[17] & (!HEX_out[19] & HEX_out[16])) ) ) # ( !HEX_out[18] & ( (!HEX_out[17] & ((!HEX_out[19]) # (!HEX_out[16]))) # (HEX_out[17] & (!HEX_out[19] $ (HEX_out[16]))) ) )

	.dataa(!HEX_out[17]),
	.datab(gnd),
	.datac(!HEX_out[19]),
	.datad(!HEX_out[16]),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~1 .extended_lut = "off";
defparam \ss4|OUT~1 .lut_mask = 64'hFAA5FAA500A000A0;
defparam \ss4|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N9
cyclonev_lcell_comb \ss4|OUT~2 (
// Equation(s):
// \ss4|OUT~2_combout  = ( HEX_out[18] & ( ((!HEX_out[19]) # (HEX_out[17])) # (HEX_out[16]) ) ) # ( !HEX_out[18] & ( ((HEX_out[16] & HEX_out[17])) # (HEX_out[19]) ) )

	.dataa(!HEX_out[16]),
	.datab(gnd),
	.datac(!HEX_out[17]),
	.datad(!HEX_out[19]),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~2 .extended_lut = "off";
defparam \ss4|OUT~2 .lut_mask = 64'h05FF05FFFF5FFF5F;
defparam \ss4|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N12
cyclonev_lcell_comb \ss4|OUT~3 (
// Equation(s):
// \ss4|OUT~3_combout  = ( HEX_out[18] & ( (!HEX_out[16] & (!HEX_out[19] & !HEX_out[17])) # (HEX_out[16] & (HEX_out[19] & HEX_out[17])) ) ) # ( !HEX_out[18] & ( (!HEX_out[16] & (HEX_out[19] & HEX_out[17])) # (HEX_out[16] & ((!HEX_out[17]))) ) )

	.dataa(!HEX_out[16]),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~3 .extended_lut = "off";
defparam \ss4|OUT~3 .lut_mask = 64'h5252525281818181;
defparam \ss4|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N48
cyclonev_lcell_comb \ss4|OUT~4 (
// Equation(s):
// \ss4|OUT~4_combout  = ( HEX_out[16] & ( HEX_out[18] & ( (HEX_out[17]) # (HEX_out[19]) ) ) ) # ( HEX_out[16] & ( !HEX_out[18] & ( HEX_out[19] ) ) ) # ( !HEX_out[16] & ( !HEX_out[18] & ( (HEX_out[19] & HEX_out[17]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(!HEX_out[17]),
	.datae(!HEX_out[16]),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~4 .extended_lut = "off";
defparam \ss4|OUT~4 .lut_mask = 64'h00333333000033FF;
defparam \ss4|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N15
cyclonev_lcell_comb \ss4|OUT~5 (
// Equation(s):
// \ss4|OUT~5_combout  = ( HEX_out[18] & ( (HEX_out[19] & ((!HEX_out[17]) # (HEX_out[16]))) ) ) # ( !HEX_out[18] & ( (HEX_out[16] & (!HEX_out[19] $ (!HEX_out[17]))) ) )

	.dataa(!HEX_out[16]),
	.datab(!HEX_out[19]),
	.datac(!HEX_out[17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~5 .extended_lut = "off";
defparam \ss4|OUT~5 .lut_mask = 64'h1414141431313131;
defparam \ss4|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y10_N54
cyclonev_lcell_comb \ss4|OUT~6 (
// Equation(s):
// \ss4|OUT~6_combout  = ( HEX_out[16] & ( HEX_out[18] & ( (!HEX_out[19]) # (!HEX_out[17]) ) ) ) # ( !HEX_out[16] & ( HEX_out[18] & ( (!HEX_out[19]) # (!HEX_out[17]) ) ) ) # ( HEX_out[16] & ( !HEX_out[18] & ( (!HEX_out[19]) # (HEX_out[17]) ) ) ) # ( 
// !HEX_out[16] & ( !HEX_out[18] & ( (!HEX_out[17]) # (HEX_out[19]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[19]),
	.datac(gnd),
	.datad(!HEX_out[17]),
	.datae(!HEX_out[16]),
	.dataf(!HEX_out[18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss4|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss4|OUT~6 .extended_lut = "off";
defparam \ss4|OUT~6 .lut_mask = 64'hFF33CCFFFFCCFFCC;
defparam \ss4|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y7_N18
cyclonev_lcell_comb \HEX_out[21]~15 (
// Equation(s):
// \HEX_out[21]~15_combout  = ( !regval2_EX[21] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[21]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[21]~15 .extended_lut = "off";
defparam \HEX_out[21]~15 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N11
dffeas \HEX_out[21] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[21]~15_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[21]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[21] .is_wysiwyg = "true";
defparam \HEX_out[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N51
cyclonev_lcell_comb \HEX_out[20]~17 (
// Equation(s):
// \HEX_out[20]~17_combout  = ( !regval2_EX[20] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[20]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[20]~17 .extended_lut = "off";
defparam \HEX_out[20]~17 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[20]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N53
dffeas \HEX_out[20] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\HEX_out[20]~17_combout ),
	.asdata(vcc),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[20]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[20] .is_wysiwyg = "true";
defparam \HEX_out[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N30
cyclonev_lcell_comb \HEX_out[22]~16 (
// Equation(s):
// \HEX_out[22]~16_combout  = ( !regval2_EX[22] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!regval2_EX[22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[22]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[22]~16 .extended_lut = "off";
defparam \HEX_out[22]~16 .lut_mask = 64'hFFFFFFFF00000000;
defparam \HEX_out[22]~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N2
dffeas \HEX_out[22] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[22]~16_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[22]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[22] .is_wysiwyg = "true";
defparam \HEX_out[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y11_N54
cyclonev_lcell_comb \HEX_out[23]~14 (
// Equation(s):
// \HEX_out[23]~14_combout  = ( !regval2_EX[23] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!regval2_EX[23]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HEX_out[23]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HEX_out[23]~14 .extended_lut = "off";
defparam \HEX_out[23]~14 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \HEX_out[23]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y13_N44
dffeas \HEX_out[23] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\HEX_out[23]~14_combout ),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always9~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(HEX_out[23]),
	.prn(vcc));
// synopsys translate_off
defparam \HEX_out[23] .is_wysiwyg = "true";
defparam \HEX_out[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N36
cyclonev_lcell_comb \ss5|OUT~0 (
// Equation(s):
// \ss5|OUT~0_combout  = ( HEX_out[23] & ( (HEX_out[21] & (!HEX_out[20] $ (!HEX_out[22]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20] & (!HEX_out[21] $ (!HEX_out[22]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[20]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~0 .extended_lut = "off";
defparam \ss5|OUT~0 .lut_mask = 64'h30C030C003300330;
defparam \ss5|OUT~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N12
cyclonev_lcell_comb \ss5|OUT~1 (
// Equation(s):
// \ss5|OUT~1_combout  = ( HEX_out[23] & ( (!HEX_out[22] & (!HEX_out[21] $ (!HEX_out[20]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20] & (!HEX_out[21])) # (HEX_out[20] & ((!HEX_out[22]))) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[20]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~1 .extended_lut = "off";
defparam \ss5|OUT~1 .lut_mask = 64'hCFC0CFC03C003C00;
defparam \ss5|OUT~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N57
cyclonev_lcell_comb \ss5|OUT~2 (
// Equation(s):
// \ss5|OUT~2_combout  = ( HEX_out[23] & ( (HEX_out[20] & (!HEX_out[21] & HEX_out[22])) ) ) # ( !HEX_out[23] & ( (!HEX_out[22] & ((!HEX_out[21]) # (HEX_out[20]))) ) )

	.dataa(!HEX_out[20]),
	.datab(!HEX_out[21]),
	.datac(gnd),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~2 .extended_lut = "off";
defparam \ss5|OUT~2 .lut_mask = 64'hDD00DD0000440044;
defparam \ss5|OUT~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N18
cyclonev_lcell_comb \ss5|OUT~3 (
// Equation(s):
// \ss5|OUT~3_combout  = ( HEX_out[22] & ( HEX_out[23] & ( (HEX_out[21] & !HEX_out[20]) ) ) ) # ( !HEX_out[22] & ( HEX_out[23] & ( !HEX_out[21] $ (HEX_out[20]) ) ) ) # ( HEX_out[22] & ( !HEX_out[23] & ( (!HEX_out[21] & HEX_out[20]) ) ) ) # ( !HEX_out[22] & ( 
// !HEX_out[23] & ( (!HEX_out[21] & !HEX_out[20]) ) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[20]),
	.datad(gnd),
	.datae(!HEX_out[22]),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~3 .extended_lut = "off";
defparam \ss5|OUT~3 .lut_mask = 64'hC0C00C0CC3C33030;
defparam \ss5|OUT~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N45
cyclonev_lcell_comb \ss5|OUT~4 (
// Equation(s):
// \ss5|OUT~4_combout  = ( HEX_out[23] & ( (!HEX_out[20]) # ((HEX_out[21] & !HEX_out[22])) ) ) # ( !HEX_out[23] & ( (!HEX_out[20] & (HEX_out[21] & HEX_out[22])) ) )

	.dataa(!HEX_out[20]),
	.datab(gnd),
	.datac(!HEX_out[21]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~4 .extended_lut = "off";
defparam \ss5|OUT~4 .lut_mask = 64'h000A000AAFAAAFAA;
defparam \ss5|OUT~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N48
cyclonev_lcell_comb \ss5|OUT~5 (
// Equation(s):
// \ss5|OUT~5_combout  = ( HEX_out[23] & ( (!HEX_out[21] & ((!HEX_out[20]) # (HEX_out[22]))) # (HEX_out[21] & (!HEX_out[20] & HEX_out[22])) ) ) # ( !HEX_out[23] & ( (HEX_out[21] & (!HEX_out[20] & !HEX_out[22])) ) )

	.dataa(gnd),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[20]),
	.datad(!HEX_out[22]),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~5 .extended_lut = "off";
defparam \ss5|OUT~5 .lut_mask = 64'h30003000C0FCC0FC;
defparam \ss5|OUT~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y13_N54
cyclonev_lcell_comb \ss5|OUT~6 (
// Equation(s):
// \ss5|OUT~6_combout  = ( HEX_out[23] & ( (!HEX_out[21] & ((HEX_out[22]) # (HEX_out[20]))) # (HEX_out[21] & ((!HEX_out[22]))) ) ) # ( !HEX_out[23] & ( (!HEX_out[20]) # ((!HEX_out[21]) # (HEX_out[22])) ) )

	.dataa(!HEX_out[20]),
	.datab(!HEX_out[21]),
	.datac(!HEX_out[22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!HEX_out[23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss5|OUT~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss5|OUT~6 .extended_lut = "off";
defparam \ss5|OUT~6 .lut_mask = 64'hEFEFEFEF7C7C7C7C;
defparam \ss5|OUT~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y11_N30
cyclonev_lcell_comb \always10~0 (
// Equation(s):
// \always10~0_combout  = ( \ctrlsig_EX[1]~DUPLICATE_q  & ( (aluout_EX[5] & !aluout_EX[7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!aluout_EX[5]),
	.datad(!aluout_EX[7]),
	.datae(gnd),
	.dataf(!\ctrlsig_EX[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~0 .extended_lut = "off";
defparam \always10~0 .lut_mask = 64'h000000000F000F00;
defparam \always10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y14_N33
cyclonev_lcell_comb \always10~1 (
// Equation(s):
// \always10~1_combout  = ( \dmem~35_combout  & ( (\Equal23~1_combout  & (\Equal23~4_combout  & (\always10~0_combout  & \Equal23~0_combout ))) ) )

	.dataa(!\Equal23~1_combout ),
	.datab(!\Equal23~4_combout ),
	.datac(!\always10~0_combout ),
	.datad(!\Equal23~0_combout ),
	.datae(gnd),
	.dataf(!\dmem~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always10~1 .extended_lut = "off";
defparam \always10~1 .lut_mask = 64'h0000000000010001;
defparam \always10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X10_Y12_N4
dffeas \LEDR_out[0] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[0]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[0]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[0] .is_wysiwyg = "true";
defparam \LEDR_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N59
dffeas \LEDR_out[1] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[1]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[1]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[1] .is_wysiwyg = "true";
defparam \LEDR_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N40
dffeas \LEDR_out[2] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[2]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[2]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[2] .is_wysiwyg = "true";
defparam \LEDR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N17
dffeas \LEDR_out[3] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[3]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[3]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[3] .is_wysiwyg = "true";
defparam \LEDR_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N31
dffeas \LEDR_out[4] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[4]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[4]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[4] .is_wysiwyg = "true";
defparam \LEDR_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N52
dffeas \LEDR_out[5] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[5]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[5]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[5] .is_wysiwyg = "true";
defparam \LEDR_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X14_Y8_N10
dffeas \LEDR_out[6] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[6]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[6]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[6] .is_wysiwyg = "true";
defparam \LEDR_out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N58
dffeas \LEDR_out[7] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[7]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[7]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[7] .is_wysiwyg = "true";
defparam \LEDR_out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N34
dffeas \LEDR_out[8] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[8]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[8]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[8] .is_wysiwyg = "true";
defparam \LEDR_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X10_Y12_N11
dffeas \LEDR_out[9] (
	.clk(\myClock|clockspeedup_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(regval2_EX[9]),
	.clrn(\myClock|clockspeedup_inst|altera_pll_i|locked_wire [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\always10~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(LEDR_out[9]),
	.prn(vcc));
// synopsys translate_off
defparam \LEDR_out[9] .is_wysiwyg = "true";
defparam \LEDR_out[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X9_Y30_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
