
qpc_tetris.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e40  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000154c  08005f00  08005f00  00006f00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800744c  0800744c  00009068  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800744c  0800744c  00009068  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800744c  0800744c  00009068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800744c  0800744c  0000844c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007450  08007450  00008450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08007454  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000848  20000068  080074bc  00009068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008b0  080074bc  000098b0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00009068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026b0f  00000000  00000000  00009090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a55  00000000  00000000  0002fb9f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 0000fe31  00000000  00000000  000365f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017e0  00000000  00000000  00046428  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000018a8  00000000  00000000  00047c08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a093  00000000  00000000  000494b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00029840  00000000  00000000  00063543  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00090aa3  00000000  00000000  0008cd83  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011d826  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000049fc  00000000  00000000  0011d86c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000062  00000000  00000000  00122268  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000068 	.word	0x20000068
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08005ee8 	.word	0x08005ee8

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000006c 	.word	0x2000006c
 8000104:	08005ee8 	.word	0x08005ee8

08000108 <__gnu_thumb1_case_uqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5c09      	ldrb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			@ (mov r8, r8)

0800011c <__gnu_thumb1_case_shi>:
 800011c:	b403      	push	{r0, r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0040      	lsls	r0, r0, #1
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	5e09      	ldrsh	r1, [r1, r0]
 8000128:	0049      	lsls	r1, r1, #1
 800012a:	448e      	add	lr, r1
 800012c:	bc03      	pop	{r0, r1}
 800012e:	4770      	bx	lr

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	@ 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f8f0 	bl	8000418 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			@ (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__divsi3>:
 8000244:	4603      	mov	r3, r0
 8000246:	430b      	orrs	r3, r1
 8000248:	d47f      	bmi.n	800034a <__divsi3+0x106>
 800024a:	2200      	movs	r2, #0
 800024c:	0843      	lsrs	r3, r0, #1
 800024e:	428b      	cmp	r3, r1
 8000250:	d374      	bcc.n	800033c <__divsi3+0xf8>
 8000252:	0903      	lsrs	r3, r0, #4
 8000254:	428b      	cmp	r3, r1
 8000256:	d35f      	bcc.n	8000318 <__divsi3+0xd4>
 8000258:	0a03      	lsrs	r3, r0, #8
 800025a:	428b      	cmp	r3, r1
 800025c:	d344      	bcc.n	80002e8 <__divsi3+0xa4>
 800025e:	0b03      	lsrs	r3, r0, #12
 8000260:	428b      	cmp	r3, r1
 8000262:	d328      	bcc.n	80002b6 <__divsi3+0x72>
 8000264:	0c03      	lsrs	r3, r0, #16
 8000266:	428b      	cmp	r3, r1
 8000268:	d30d      	bcc.n	8000286 <__divsi3+0x42>
 800026a:	22ff      	movs	r2, #255	@ 0xff
 800026c:	0209      	lsls	r1, r1, #8
 800026e:	ba12      	rev	r2, r2
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d302      	bcc.n	800027c <__divsi3+0x38>
 8000276:	1212      	asrs	r2, r2, #8
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	d065      	beq.n	8000348 <__divsi3+0x104>
 800027c:	0b03      	lsrs	r3, r0, #12
 800027e:	428b      	cmp	r3, r1
 8000280:	d319      	bcc.n	80002b6 <__divsi3+0x72>
 8000282:	e000      	b.n	8000286 <__divsi3+0x42>
 8000284:	0a09      	lsrs	r1, r1, #8
 8000286:	0bc3      	lsrs	r3, r0, #15
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x4c>
 800028c:	03cb      	lsls	r3, r1, #15
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b83      	lsrs	r3, r0, #14
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x58>
 8000298:	038b      	lsls	r3, r1, #14
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b43      	lsrs	r3, r0, #13
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x64>
 80002a4:	034b      	lsls	r3, r1, #13
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b03      	lsrs	r3, r0, #12
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x70>
 80002b0:	030b      	lsls	r3, r1, #12
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0ac3      	lsrs	r3, r0, #11
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x7c>
 80002bc:	02cb      	lsls	r3, r1, #11
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a83      	lsrs	r3, r0, #10
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x88>
 80002c8:	028b      	lsls	r3, r1, #10
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a43      	lsrs	r3, r0, #9
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x94>
 80002d4:	024b      	lsls	r3, r1, #9
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a03      	lsrs	r3, r0, #8
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0xa0>
 80002e0:	020b      	lsls	r3, r1, #8
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	d2cd      	bcs.n	8000284 <__divsi3+0x40>
 80002e8:	09c3      	lsrs	r3, r0, #7
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xae>
 80002ee:	01cb      	lsls	r3, r1, #7
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0983      	lsrs	r3, r0, #6
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xba>
 80002fa:	018b      	lsls	r3, r1, #6
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0943      	lsrs	r3, r0, #5
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xc6>
 8000306:	014b      	lsls	r3, r1, #5
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0903      	lsrs	r3, r0, #4
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xd2>
 8000312:	010b      	lsls	r3, r1, #4
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	08c3      	lsrs	r3, r0, #3
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xde>
 800031e:	00cb      	lsls	r3, r1, #3
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0883      	lsrs	r3, r0, #2
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xea>
 800032a:	008b      	lsls	r3, r1, #2
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0843      	lsrs	r3, r0, #1
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xf6>
 8000336:	004b      	lsls	r3, r1, #1
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	1a41      	subs	r1, r0, r1
 800033e:	d200      	bcs.n	8000342 <__divsi3+0xfe>
 8000340:	4601      	mov	r1, r0
 8000342:	4152      	adcs	r2, r2
 8000344:	4610      	mov	r0, r2
 8000346:	4770      	bx	lr
 8000348:	e05d      	b.n	8000406 <__divsi3+0x1c2>
 800034a:	0fca      	lsrs	r2, r1, #31
 800034c:	d000      	beq.n	8000350 <__divsi3+0x10c>
 800034e:	4249      	negs	r1, r1
 8000350:	1003      	asrs	r3, r0, #32
 8000352:	d300      	bcc.n	8000356 <__divsi3+0x112>
 8000354:	4240      	negs	r0, r0
 8000356:	4053      	eors	r3, r2
 8000358:	2200      	movs	r2, #0
 800035a:	469c      	mov	ip, r3
 800035c:	0903      	lsrs	r3, r0, #4
 800035e:	428b      	cmp	r3, r1
 8000360:	d32d      	bcc.n	80003be <__divsi3+0x17a>
 8000362:	0a03      	lsrs	r3, r0, #8
 8000364:	428b      	cmp	r3, r1
 8000366:	d312      	bcc.n	800038e <__divsi3+0x14a>
 8000368:	22fc      	movs	r2, #252	@ 0xfc
 800036a:	0189      	lsls	r1, r1, #6
 800036c:	ba12      	rev	r2, r2
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d30c      	bcc.n	800038e <__divsi3+0x14a>
 8000374:	0189      	lsls	r1, r1, #6
 8000376:	1192      	asrs	r2, r2, #6
 8000378:	428b      	cmp	r3, r1
 800037a:	d308      	bcc.n	800038e <__divsi3+0x14a>
 800037c:	0189      	lsls	r1, r1, #6
 800037e:	1192      	asrs	r2, r2, #6
 8000380:	428b      	cmp	r3, r1
 8000382:	d304      	bcc.n	800038e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	d03a      	beq.n	80003fe <__divsi3+0x1ba>
 8000388:	1192      	asrs	r2, r2, #6
 800038a:	e000      	b.n	800038e <__divsi3+0x14a>
 800038c:	0989      	lsrs	r1, r1, #6
 800038e:	09c3      	lsrs	r3, r0, #7
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x154>
 8000394:	01cb      	lsls	r3, r1, #7
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0983      	lsrs	r3, r0, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x160>
 80003a0:	018b      	lsls	r3, r1, #6
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0943      	lsrs	r3, r0, #5
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x16c>
 80003ac:	014b      	lsls	r3, r1, #5
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0903      	lsrs	r3, r0, #4
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x178>
 80003b8:	010b      	lsls	r3, r1, #4
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	08c3      	lsrs	r3, r0, #3
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x184>
 80003c4:	00cb      	lsls	r3, r1, #3
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0883      	lsrs	r3, r0, #2
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x190>
 80003d0:	008b      	lsls	r3, r1, #2
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	d2d9      	bcs.n	800038c <__divsi3+0x148>
 80003d8:	0843      	lsrs	r3, r0, #1
 80003da:	428b      	cmp	r3, r1
 80003dc:	d301      	bcc.n	80003e2 <__divsi3+0x19e>
 80003de:	004b      	lsls	r3, r1, #1
 80003e0:	1ac0      	subs	r0, r0, r3
 80003e2:	4152      	adcs	r2, r2
 80003e4:	1a41      	subs	r1, r0, r1
 80003e6:	d200      	bcs.n	80003ea <__divsi3+0x1a6>
 80003e8:	4601      	mov	r1, r0
 80003ea:	4663      	mov	r3, ip
 80003ec:	4152      	adcs	r2, r2
 80003ee:	105b      	asrs	r3, r3, #1
 80003f0:	4610      	mov	r0, r2
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x1b4>
 80003f4:	4240      	negs	r0, r0
 80003f6:	2b00      	cmp	r3, #0
 80003f8:	d500      	bpl.n	80003fc <__divsi3+0x1b8>
 80003fa:	4249      	negs	r1, r1
 80003fc:	4770      	bx	lr
 80003fe:	4663      	mov	r3, ip
 8000400:	105b      	asrs	r3, r3, #1
 8000402:	d300      	bcc.n	8000406 <__divsi3+0x1c2>
 8000404:	4240      	negs	r0, r0
 8000406:	b501      	push	{r0, lr}
 8000408:	2000      	movs	r0, #0
 800040a:	f000 f805 	bl	8000418 <__aeabi_idiv0>
 800040e:	bd02      	pop	{r1, pc}

08000410 <__aeabi_idivmod>:
 8000410:	2900      	cmp	r1, #0
 8000412:	d0f8      	beq.n	8000406 <__divsi3+0x1c2>
 8000414:	e716      	b.n	8000244 <__divsi3>
 8000416:	4770      	bx	lr

08000418 <__aeabi_idiv0>:
 8000418:	4770      	bx	lr
 800041a:	46c0      	nop			@ (mov r8, r8)

0800041c <init_nrf>:
uint8_t tx_addr[5] = { '0', '0', '0', '0', '1' };
	uint16_t data = 0;

	uint8_t dataR[PLD_S];
void init_nrf(void)
{
 800041c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t tx_addr2[5] = { '0', '0', '0', '0', '1' };
 800041e:	2405      	movs	r4, #5
 8000420:	0022      	movs	r2, r4
 8000422:	4937      	ldr	r1, [pc, #220]	@ (8000500 <init_nrf+0xe4>)
 8000424:	a802      	add	r0, sp, #8
 8000426:	f004 fea4 	bl	8005172 <memcpy>

	  csn_high();
 800042a:	f003 ffcb 	bl	80043c4 <csn_high>
	  ce_high();
 800042e:	f003 ffdd 	bl	80043ec <ce_high>

	  BSP_delayMs(5);
 8000432:	0020      	movs	r0, r4
 8000434:	f000 f8a6 	bl	8000584 <BSP_delayMs>

	  ce_low();
 8000438:	f003 ffe2 	bl	8004400 <ce_low>

	  nrf24_init();
 800043c:	f004 fa2e 	bl	800489c <nrf24_init>
	  uint8_t reg = nrf24_r_reg(0x00,1 );
 8000440:	2101      	movs	r1, #1
 8000442:	2000      	movs	r0, #0
 8000444:	f004 f804 	bl	8004450 <nrf24_r_reg>


	  nrf24_auto_ack_all(auto_ack);
 8000448:	2001      	movs	r0, #1
 800044a:	f004 f9b4 	bl	80047b6 <nrf24_auto_ack_all>
	  nrf24_en_ack_pld(disable);
 800044e:	2000      	movs	r0, #0
 8000450:	f004 f9c2 	bl	80047d8 <nrf24_en_ack_pld>
	  nrf24_dpl(disable);
 8000454:	2000      	movs	r0, #0
 8000456:	f004 f97b 	bl	8004750 <nrf24_dpl>

	  nrf24_set_crc(en_crc, _2byte);
 800045a:	2101      	movs	r1, #1
 800045c:	0008      	movs	r0, r1
 800045e:	f004 f8e4 	bl	800462a <nrf24_set_crc>

	  nrf24_tx_pwr(_0dbm);
 8000462:	2003      	movs	r0, #3
 8000464:	f004 f837 	bl	80044d6 <nrf24_tx_pwr>
	  nrf24_data_rate(_1mbps);
 8000468:	2000      	movs	r0, #0
 800046a:	f004 f849 	bl	8004500 <nrf24_data_rate>
	  nrf24_set_channel(76);
 800046e:	204c      	movs	r0, #76	@ 0x4c
 8000470:	f004 f860 	bl	8004534 <nrf24_set_channel>
	  nrf24_set_addr_width(5);
 8000474:	0020      	movs	r0, r4
 8000476:	f004 f8ed 	bl	8004654 <nrf24_set_addr_width>

	  nrf24_set_rx_dpl(0, disable);
 800047a:	2100      	movs	r1, #0
 800047c:	0008      	movs	r0, r1
 800047e:	f004 f97d 	bl	800477c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(1, disable);
 8000482:	2100      	movs	r1, #0
 8000484:	2001      	movs	r0, #1
 8000486:	f004 f979 	bl	800477c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(2, disable);
 800048a:	2100      	movs	r1, #0
 800048c:	2002      	movs	r0, #2
 800048e:	f004 f975 	bl	800477c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(3, disable);
 8000492:	2100      	movs	r1, #0
 8000494:	2003      	movs	r0, #3
 8000496:	f004 f971 	bl	800477c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(4, disable);
 800049a:	2100      	movs	r1, #0
 800049c:	2004      	movs	r0, #4
 800049e:	f004 f96d 	bl	800477c <nrf24_set_rx_dpl>
	  nrf24_set_rx_dpl(5, disable);
 80004a2:	0020      	movs	r0, r4
 80004a4:	2100      	movs	r1, #0
 80004a6:	f004 f969 	bl	800477c <nrf24_set_rx_dpl>

	  nrf24_pipe_pld_size(0, PLD_S);
 80004aa:	2120      	movs	r1, #32
 80004ac:	2000      	movs	r0, #0
 80004ae:	f004 f851 	bl	8004554 <nrf24_pipe_pld_size>

	  nrf24_auto_retr_delay(4);
 80004b2:	2004      	movs	r0, #4
 80004b4:	f004 f9a6 	bl	8004804 <nrf24_auto_retr_delay>
	  nrf24_auto_retr_limit(10);
 80004b8:	200a      	movs	r0, #10
 80004ba:	f004 f9b5 	bl	8004828 <nrf24_auto_retr_limit>

	  nrf24_open_tx_pipe(tx_addr2);
 80004be:	a802      	add	r0, sp, #8
 80004c0:	f004 f841 	bl	8004546 <nrf24_open_tx_pipe>
	  nrf24_open_rx_pipe(0, tx_addr2);
 80004c4:	a902      	add	r1, sp, #8
 80004c6:	2000      	movs	r0, #0
 80004c8:	f004 f864 	bl	8004594 <nrf24_open_rx_pipe>
	  ce_high();
 80004cc:	f003 ff8e 	bl	80043ec <ce_high>
	  //nrf24_listen();
	  nrf24_clear_rx_dr();
 80004d0:	f004 f8f8 	bl	80046c4 <nrf24_clear_rx_dr>
	      nrf24_clear_tx_ds();
 80004d4:	f004 f907 	bl	80046e6 <nrf24_clear_tx_ds>
	      nrf24_clear_max_rt();
 80004d8:	f004 f916 	bl	8004708 <nrf24_clear_max_rt>

	      // Flush RX FIFO
	      nrf24_flush_rx();
 80004dc:	f004 f8cd 	bl	800467a <nrf24_flush_rx>

	      // Power up
	      nrf24_pwr_up();
 80004e0:	f003 ffe6 	bl	80044b0 <nrf24_pwr_up>
	      BSP_delayMs(2);
 80004e4:	2002      	movs	r0, #2
 80004e6:	f000 f84d 	bl	8000584 <BSP_delayMs>

	      // Start listening (this might set MASK_RX_DR=1)
	      nrf24_listen();
 80004ea:	f004 f91e 	bl	800472a <nrf24_listen>
	      // Enable RX_DR interrupt
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004ee:	466b      	mov	r3, sp
 80004f0:	1dd9      	adds	r1, r3, #7
 80004f2:	230f      	movs	r3, #15
	          nrf24_w_reg(0x00, &config_val, 1);
 80004f4:	2201      	movs	r2, #1
 80004f6:	2000      	movs	r0, #0
	          uint8_t config_val = 0x0F;  // RX mode, powered up, interrupts enabled
 80004f8:	700b      	strb	r3, [r1, #0]
	          nrf24_w_reg(0x00, &config_val, 1);
 80004fa:	f003 ff8b 	bl	8004414 <nrf24_w_reg>
}
 80004fe:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 8000500:	08005f00 	.word	0x08005f00

08000504 <verify_rx_mode>:
}



void verify_rx_mode(void)
{
 8000504:	b570      	push	{r4, r5, r6, lr}
    uint8_t config = nrf24_r_reg(0x00, 1);
 8000506:	2101      	movs	r1, #1
 8000508:	2000      	movs	r0, #0
 800050a:	f003 ffa1 	bl	8004450 <nrf24_r_reg>
 800050e:	0005      	movs	r5, r0
    uint8_t status = nrf24_r_status();
 8000510:	f004 f8bc 	bl	800468c <nrf24_r_status>
    uint8_t en_rxaddr = nrf24_r_reg(0x02, 1);
 8000514:	2101      	movs	r1, #1
 8000516:	2002      	movs	r0, #2
 8000518:	f003 ff9a 	bl	8004450 <nrf24_r_reg>
    uint8_t rx_pw_p0 = nrf24_r_reg(0x11, 1);
 800051c:	2101      	movs	r1, #1
    uint8_t en_rxaddr = nrf24_r_reg(0x02, 1);
 800051e:	0004      	movs	r4, r0
    uint8_t rx_pw_p0 = nrf24_r_reg(0x11, 1);
 8000520:	2011      	movs	r0, #17
 8000522:	f003 ff95 	bl	8004450 <nrf24_r_reg>

    // CONFIG should be 0x0F (RX mode, powered up, interrupts enabled)
    if (config != 0x0F) {
 8000526:	2d0f      	cmp	r5, #15
 8000528:	d000      	beq.n	800052c <verify_rx_mode+0x28>
        while(1);  // Wrong config
 800052a:	e7fe      	b.n	800052a <verify_rx_mode+0x26>
    }

    // EN_RXADDR should have bit 0 set (pipe 0 enabled)
    if (!(en_rxaddr & 0x01)) {
 800052c:	2101      	movs	r1, #1
 800052e:	420c      	tst	r4, r1
 8000530:	d100      	bne.n	8000534 <verify_rx_mode+0x30>
        while(1);  // Pipe 0 not enabled
 8000532:	e7fe      	b.n	8000532 <verify_rx_mode+0x2e>
    }

    // RX_PW_P0 should be PLD_S (payload size for pipe 0)
    if (rx_pw_p0 != PLD_S) {
 8000534:	2820      	cmp	r0, #32
 8000536:	d000      	beq.n	800053a <verify_rx_mode+0x36>
        while(1);  // Wrong payload size
 8000538:	e7fe      	b.n	8000538 <verify_rx_mode+0x34>
    }

    // CE pin should be HIGH (listening)
    uint8_t ce_state = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0);
 800053a:	4803      	ldr	r0, [pc, #12]	@ (8000548 <verify_rx_mode+0x44>)
 800053c:	f001 fad8 	bl	8001af0 <HAL_GPIO_ReadPin>
    if (ce_state != GPIO_PIN_SET) {
 8000540:	2801      	cmp	r0, #1
 8000542:	d000      	beq.n	8000546 <verify_rx_mode+0x42>
        while(1);  // CE not high
 8000544:	e7fe      	b.n	8000544 <verify_rx_mode+0x40>
    }

    // All checks passed
}
 8000546:	bd70      	pop	{r4, r5, r6, pc}
 8000548:	50000400 	.word	0x50000400

0800054c <Q_onError>:

#ifndef NDEBUG
    // light up the user LED
    //GPIOA->BSRR = (1U << LD4_PIN);  // turn LED on
    // for debugging, hang on in an endless loop...
    for (;;) {
 800054c:	e7fe      	b.n	800054c <Q_onError>
	...

08000550 <SysTick_Handler>:

void SysTick_Handler(void); // prototype
void SysTick_Handler(void) {
    QK_ISR_ENTRY();   // inform QK about entering an ISR
    sysTickCounter++;
    QF_TICK_X(0U, (void *)0);
 8000550:	2100      	movs	r1, #0
    sysTickCounter++;
 8000552:	4a0a      	ldr	r2, [pc, #40]	@ (800057c <SysTick_Handler+0x2c>)
void SysTick_Handler(void) {
 8000554:	b510      	push	{r4, lr}
    sysTickCounter++;
 8000556:	6813      	ldr	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 8000558:	0008      	movs	r0, r1
    sysTickCounter++;
 800055a:	3301      	adds	r3, #1
 800055c:	6013      	str	r3, [r2, #0]
    QF_TICK_X(0U, (void *)0);
 800055e:	f003 fe07 	bl	8004170 <QTimeEvt_tick_>
    uint32_t volatile tmp = SysTick->CTRL; // clear CTRL_COUNTFLAG
    QS_tickTime_ += QS_tickPeriod_; // account for the clock rollover
    Q_UNUSED_PAR(tmp);
#endif

    QK_ISR_EXIT();    // inform QK about exiting an ISR
 8000562:	f003 f943 	bl	80037ec <QF_int_disable_>
 8000566:	f003 fe4b 	bl	8004200 <QK_sched_>
 800056a:	2800      	cmp	r0, #0
 800056c:	d003      	beq.n	8000576 <SysTick_Handler+0x26>
 800056e:	2280      	movs	r2, #128	@ 0x80
 8000570:	4b03      	ldr	r3, [pc, #12]	@ (8000580 <SysTick_Handler+0x30>)
 8000572:	0552      	lsls	r2, r2, #21
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	f003 f947 	bl	8003808 <QF_int_enable_>
}
 800057a:	bd10      	pop	{r4, pc}
 800057c:	20000094 	.word	0x20000094
 8000580:	e000ed04 	.word	0xe000ed04

08000584 <BSP_delayMs>:

void BSP_delayMs(uint32_t ms) {
    uint32_t start = sysTickCounter;
 8000584:	4a03      	ldr	r2, [pc, #12]	@ (8000594 <BSP_delayMs+0x10>)
 8000586:	6811      	ldr	r1, [r2, #0]
    while ((sysTickCounter - start) < ms);
 8000588:	6813      	ldr	r3, [r2, #0]
 800058a:	1a5b      	subs	r3, r3, r1
 800058c:	4283      	cmp	r3, r0
 800058e:	d3fb      	bcc.n	8000588 <BSP_delayMs+0x4>
}
 8000590:	4770      	bx	lr
 8000592:	46c0      	nop			@ (mov r8, r8)
 8000594:	20000094 	.word	0x20000094

08000598 <EXTI0_1_IRQHandler>:
{
    QK_ISR_ENTRY();


    static QEvt const nrfEvt = { NRF_IRQ_SIG, 0U, 0U };
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 8000598:	480c      	ldr	r0, [pc, #48]	@ (80005cc <EXTI0_1_IRQHandler+0x34>)
{
 800059a:	b510      	push	{r4, lr}
        QACTIVE_POST(AO_RFButton, &nrfEvt, &l_EXTI0_1_IRQHandler);
 800059c:	2300      	movs	r3, #0
 800059e:	490c      	ldr	r1, [pc, #48]	@ (80005d0 <EXTI0_1_IRQHandler+0x38>)
 80005a0:	4a0c      	ldr	r2, [pc, #48]	@ (80005d4 <EXTI0_1_IRQHandler+0x3c>)
 80005a2:	6800      	ldr	r0, [r0, #0]
 80005a4:	f003 fb68 	bl	8003c78 <QActive_post_>



    __HAL_GPIO_EXTI_CLEAR_IT(RF_BUTTON_PIN);
 80005a8:	2201      	movs	r2, #1
 80005aa:	4b0b      	ldr	r3, [pc, #44]	@ (80005d8 <EXTI0_1_IRQHandler+0x40>)
 80005ac:	60da      	str	r2, [r3, #12]
 80005ae:	611a      	str	r2, [r3, #16]


    QK_ISR_EXIT();
 80005b0:	f003 f91c 	bl	80037ec <QF_int_disable_>
 80005b4:	f003 fe24 	bl	8004200 <QK_sched_>
 80005b8:	2800      	cmp	r0, #0
 80005ba:	d003      	beq.n	80005c4 <EXTI0_1_IRQHandler+0x2c>
 80005bc:	2280      	movs	r2, #128	@ 0x80
 80005be:	4b07      	ldr	r3, [pc, #28]	@ (80005dc <EXTI0_1_IRQHandler+0x44>)
 80005c0:	0552      	lsls	r2, r2, #21
 80005c2:	601a      	str	r2, [r3, #0]
 80005c4:	f003 f920 	bl	8003808 <QF_int_enable_>
}
 80005c8:	bd10      	pop	{r4, pc}
 80005ca:	46c0      	nop			@ (mov r8, r8)
 80005cc:	08006010 	.word	0x08006010
 80005d0:	08006000 	.word	0x08006000
 80005d4:	0000ffff 	.word	0x0000ffff
 80005d8:	40021800 	.word	0x40021800
 80005dc:	e000ed04 	.word	0xe000ed04

080005e0 <TIM3_IRQHandler>:
}
*/
void TIM3_IRQHandler(void);
void TIM3_IRQHandler(void)
{
	if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE)) {
 80005e0:	480b      	ldr	r0, [pc, #44]	@ (8000610 <TIM3_IRQHandler+0x30>)
{
 80005e2:	b510      	push	{r4, lr}
	if (__HAL_TIM_GET_FLAG(&htim3, TIM_FLAG_UPDATE)) {
 80005e4:	6803      	ldr	r3, [r0, #0]
 80005e6:	691a      	ldr	r2, [r3, #16]
 80005e8:	07d2      	lsls	r2, r2, #31
 80005ea:	d502      	bpl.n	80005f2 <TIM3_IRQHandler+0x12>
		__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80005ec:	2202      	movs	r2, #2
 80005ee:	4252      	negs	r2, r2
 80005f0:	611a      	str	r2, [r3, #16]
	}

	QK_ISR_ENTRY();
    HAL_TIM_IRQHandler(&htim3);
 80005f2:	f002 fca1 	bl	8002f38 <HAL_TIM_IRQHandler>
    QK_ISR_EXIT();
 80005f6:	f003 f8f9 	bl	80037ec <QF_int_disable_>
 80005fa:	f003 fe01 	bl	8004200 <QK_sched_>
 80005fe:	2800      	cmp	r0, #0
 8000600:	d003      	beq.n	800060a <TIM3_IRQHandler+0x2a>
 8000602:	2280      	movs	r2, #128	@ 0x80
 8000604:	4b03      	ldr	r3, [pc, #12]	@ (8000614 <TIM3_IRQHandler+0x34>)
 8000606:	0552      	lsls	r2, r2, #21
 8000608:	601a      	str	r2, [r3, #0]
 800060a:	f003 f8fd 	bl	8003808 <QF_int_enable_>
}
 800060e:	bd10      	pop	{r4, pc}
 8000610:	20000240 	.word	0x20000240
 8000614:	e000ed04 	.word	0xe000ed04

08000618 <HAL_TIM_IC_CaptureCallback>:
static uint8_t ii = 0;

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000618:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800061a:	0004      	movs	r4, r0
	// Read captured pulse width (in timer ticks / Âµs)
	    uint32_t pulse_length = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);
 800061c:	2100      	movs	r1, #0
 800061e:	f002 fc70 	bl	8002f02 <HAL_TIM_ReadCapturedValue>
	    // DHT11Evt *evt = Q_NEW(DHT11Evt, DHT11_TIMER_IC_SIG);
	    // evt->pulse_length = pulse_length;
	    // QACTIVE_POST(AO_Sensor, &evt->super, NULL);

	    // Debug output
	    uint32_t sr = htim->Instance->SR;
 8000622:	6823      	ldr	r3, [r4, #0]
	    uint32_t dier = htim->Instance->DIER;
	    printf("SR=0x%04lx DIER=0x%04lx i=%u pulse=%lu\n", sr, dier, ii++, pulse_length);
 8000624:	4c05      	ldr	r4, [pc, #20]	@ (800063c <HAL_TIM_IC_CaptureCallback+0x24>)
	    uint32_t sr = htim->Instance->SR;
 8000626:	6919      	ldr	r1, [r3, #16]
	    uint32_t dier = htim->Instance->DIER;
 8000628:	68da      	ldr	r2, [r3, #12]
	    printf("SR=0x%04lx DIER=0x%04lx i=%u pulse=%lu\n", sr, dier, ii++, pulse_length);
 800062a:	7823      	ldrb	r3, [r4, #0]
 800062c:	1c5d      	adds	r5, r3, #1
 800062e:	7025      	strb	r5, [r4, #0]
 8000630:	4c03      	ldr	r4, [pc, #12]	@ (8000640 <HAL_TIM_IC_CaptureCallback+0x28>)
 8000632:	9000      	str	r0, [sp, #0]
 8000634:	0020      	movs	r0, r4
 8000636:	f004 fb89 	bl	8004d4c <iprintf>
    //QACTIVE_POST(AO_Sensor, &evt->super, NULL);
    uint32_t sr = htim->Instance->SR;
	uint32_t dier = htim->Instance->DIER;
	printf("SR=0x%04lx DIER=0x%04lx i=%u\n", sr, dier, ii++);
	*/
}
 800063a:	bd37      	pop	{r0, r1, r2, r4, r5, pc}
 800063c:	20000090 	.word	0x20000090
 8000640:	08005f06 	.word	0x08005f06

08000644 <BSP_init>:


//============================================================================
// BSP functions...

void BSP_init(void) {
 8000644:	b510      	push	{r4, lr}
    // Initialize LEDs, buttons, UART, etc.
    HAL_Init();
 8000646:	f000 ff0b 	bl	8001460 <HAL_Init>
    SystemClock_Config();  // configure system clock
 800064a:	f000 f8cf 	bl	80007ec <SystemClock_Config>
    HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000U);
 800064e:	f001 ff15 	bl	800247c <HAL_RCC_GetHCLKFreq>
 8000652:	21fa      	movs	r1, #250	@ 0xfa
 8000654:	0089      	lsls	r1, r1, #2
 8000656:	f7ff fd6b 	bl	8000130 <__udivsi3>
 800065a:	f001 f975 	bl	8001948 <HAL_SYSTICK_Config>

    // start TIM14
	if (HAL_TIM_Base_Start(&htim14) != HAL_OK) {
 800065e:	4816      	ldr	r0, [pc, #88]	@ (80006b8 <BSP_init+0x74>)
 8000660:	f002 fc26 	bl	8002eb0 <HAL_TIM_Base_Start>
 8000664:	2800      	cmp	r0, #0
 8000666:	d001      	beq.n	800066c <BSP_init+0x28>
		Error_Handler();
 8000668:	f000 f8b8 	bl	80007dc <Error_Handler>
	}
	// start TIM17

	if (HAL_TIM_Base_Start(&htim17) != HAL_OK) {
 800066c:	4813      	ldr	r0, [pc, #76]	@ (80006bc <BSP_init+0x78>)
 800066e:	f002 fc1f 	bl	8002eb0 <HAL_TIM_Base_Start>
 8000672:	2800      	cmp	r0, #0
 8000674:	d001      	beq.n	800067a <BSP_init+0x36>
		Error_Handler();
 8000676:	f000 f8b1 	bl	80007dc <Error_Handler>
	}
	TIM3->CR1 |= TIM_CR1_UDIS;
 800067a:	2302      	movs	r3, #2
 800067c:	4a10      	ldr	r2, [pc, #64]	@ (80006c0 <BSP_init+0x7c>)
	//if (HAL_TIM_Base_Start(&htim16) != HAL_OK) {
	//		Error_Handler();
	//	}
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 800067e:	4c11      	ldr	r4, [pc, #68]	@ (80006c4 <BSP_init+0x80>)
	TIM3->CR1 |= TIM_CR1_UDIS;
 8000680:	6811      	ldr	r1, [r2, #0]
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000682:	0020      	movs	r0, r4
	TIM3->CR1 |= TIM_CR1_UDIS;
 8000684:	430b      	orrs	r3, r1
 8000686:	6013      	str	r3, [r2, #0]
	if (HAL_TIM_Base_Start(&htim3) != HAL_OK) {
 8000688:	f002 fc12 	bl	8002eb0 <HAL_TIM_Base_Start>
 800068c:	2800      	cmp	r0, #0
 800068e:	d001      	beq.n	8000694 <BSP_init+0x50>
			Error_Handler();
 8000690:	f000 f8a4 	bl	80007dc <Error_Handler>
		}

	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8000694:	2100      	movs	r1, #0
 8000696:	0020      	movs	r0, r4
 8000698:	f002 ffa0 	bl	80035dc <HAL_TIM_IC_Start_IT>
	__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_UPDATE);
 800069c:	2101      	movs	r1, #1
 800069e:	6823      	ldr	r3, [r4, #0]
 80006a0:	68da      	ldr	r2, [r3, #12]
 80006a2:	438a      	bics	r2, r1
 80006a4:	60da      	str	r2, [r3, #12]
	__HAL_TIM_CLEAR_FLAG(&htim3, TIM_FLAG_UPDATE);
 80006a6:	2202      	movs	r2, #2
 80006a8:	4252      	negs	r2, r2
 80006aa:	611a      	str	r2, [r3, #16]

	ssd1306_Init();
 80006ac:	f004 fa26 	bl	8004afc <ssd1306_Init>
	init_nrf();
 80006b0:	f7ff feb4 	bl	800041c <init_nrf>

	// Start input capture with DMA
	//HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)dht11_dma_buffer, DHT11_MAX_EDGES);
	//printf("test \n");

}
 80006b4:	bd10      	pop	{r4, pc}
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	200001f4 	.word	0x200001f4
 80006bc:	200001a8 	.word	0x200001a8
 80006c0:	40000400 	.word	0x40000400
 80006c4:	20000240 	.word	0x20000240

080006c8 <QF_onStartup>:

//============================================================================
// QF callbacks...
void QF_onStartup(void) {
    // set up the SysTick timer to fire at BSP_TICKS_PER_SEC rate
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80006c8:	4b17      	ldr	r3, [pc, #92]	@ (8000728 <QF_onStartup+0x60>)
 80006ca:	2164      	movs	r1, #100	@ 0x64
 80006cc:	6818      	ldr	r0, [r3, #0]
void QF_onStartup(void) {
 80006ce:	b510      	push	{r4, lr}
    SysTick_Config(SystemCoreClock / BSP_TICKS_PER_SEC);
 80006d0:	f7ff fd2e 	bl	8000130 <__udivsi3>
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006d4:	2380      	movs	r3, #128	@ 0x80
 80006d6:	3801      	subs	r0, #1
 80006d8:	4914      	ldr	r1, [pc, #80]	@ (800072c <QF_onStartup+0x64>)
 80006da:	045b      	lsls	r3, r3, #17
 80006dc:	4298      	cmp	r0, r3
 80006de:	d20c      	bcs.n	80006fa <QF_onStartup+0x32>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006e0:	4a13      	ldr	r2, [pc, #76]	@ (8000730 <QF_onStartup+0x68>)
 80006e2:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006e4:	20c0      	movs	r0, #192	@ 0xc0
 80006e6:	6a0b      	ldr	r3, [r1, #32]
 80006e8:	0600      	lsls	r0, r0, #24
 80006ea:	021b      	lsls	r3, r3, #8
 80006ec:	0a1b      	lsrs	r3, r3, #8
 80006ee:	4303      	orrs	r3, r0
 80006f0:	620b      	str	r3, [r1, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f2:	2300      	movs	r3, #0
 80006f4:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006f6:	3307      	adds	r3, #7
 80006f8:	6013      	str	r3, [r2, #0]
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80006fa:	20c7      	movs	r0, #199	@ 0xc7
 80006fc:	24ff      	movs	r4, #255	@ 0xff
 80006fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000734 <QF_onStartup+0x6c>)
 8000700:	0080      	lsls	r0, r0, #2
 8000702:	581a      	ldr	r2, [r3, r0]
 8000704:	43a2      	bics	r2, r4
 8000706:	501a      	str	r2, [r3, r0]
 8000708:	3818      	subs	r0, #24
 800070a:	581a      	ldr	r2, [r3, r0]
 800070c:	4c0a      	ldr	r4, [pc, #40]	@ (8000738 <QF_onStartup+0x70>)
 800070e:	4022      	ands	r2, r4
 8000710:	501a      	str	r2, [r3, r0]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000712:	2080      	movs	r0, #128	@ 0x80
 8000714:	6a0a      	ldr	r2, [r1, #32]
 8000716:	05c0      	lsls	r0, r0, #23
 8000718:	0212      	lsls	r2, r2, #8
 800071a:	0a12      	lsrs	r2, r2, #8
 800071c:	4302      	orrs	r2, r0
 800071e:	620a      	str	r2, [r1, #32]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000720:	2220      	movs	r2, #32
 8000722:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(EXTI0_1_IRQn);

#ifdef Q_SPY
    NVIC_EnableIRQ(USART2_IRQn); // UART2 interrupt used for QS-RX
#endif
}
 8000724:	bd10      	pop	{r4, pc}
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000000 	.word	0x20000000
 800072c:	e000ed00 	.word	0xe000ed00
 8000730:	e000e010 	.word	0xe000e010
 8000734:	e000e100 	.word	0xe000e100
 8000738:	ffff00ff 	.word	0xffff00ff

0800073c <QK_onIdle>:
//............................................................................
void QF_onCleanup(void) {
}

//............................................................................
void QK_onIdle(void) {
 800073c:	4770      	bx	lr
	...

08000740 <display_temp>:

static void display_text(char * text, uint8_t x, uint8_t y);
static void RectangleFill(uint8_t percent);

void display_temp(uint16_t temp)
{
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	0004      	movs	r4, r0
static void display_text(char * text, uint8_t x, uint8_t y) {
    //ssd1306_Fill(Black);

    ssd1306_SetCursor(x, y);

    ssd1306_WriteString(text, Font_16x26, White);
 8000744:	2501      	movs	r5, #1
{
 8000746:	b087      	sub	sp, #28
	ssd1306_Fill(Black);
 8000748:	2000      	movs	r0, #0
 800074a:	f004 f8db 	bl	8004904 <ssd1306_Fill>
	sprintf(buffer, "%u", temp);
 800074e:	0022      	movs	r2, r4
 8000750:	490f      	ldr	r1, [pc, #60]	@ (8000790 <display_temp+0x50>)
 8000752:	a802      	add	r0, sp, #8
 8000754:	f004 fb6a 	bl	8004e2c <siprintf>
    ssd1306_SetCursor(x, y);
 8000758:	2104      	movs	r1, #4
 800075a:	2000      	movs	r0, #0
 800075c:	f004 f982 	bl	8004a64 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 8000760:	4c0c      	ldr	r4, [pc, #48]	@ (8000794 <display_temp+0x54>)
 8000762:	9500      	str	r5, [sp, #0]
 8000764:	6821      	ldr	r1, [r4, #0]
 8000766:	6862      	ldr	r2, [r4, #4]
 8000768:	68a3      	ldr	r3, [r4, #8]
 800076a:	a802      	add	r0, sp, #8
 800076c:	f004 f960 	bl	8004a30 <ssd1306_WriteString>

    ssd1306_UpdateScreen();
 8000770:	f004 f8d6 	bl	8004920 <ssd1306_UpdateScreen>
    ssd1306_SetCursor(x, y);
 8000774:	2104      	movs	r1, #4
 8000776:	201e      	movs	r0, #30
 8000778:	f004 f974 	bl	8004a64 <ssd1306_SetCursor>
    ssd1306_WriteString(text, Font_16x26, White);
 800077c:	cc0e      	ldmia	r4!, {r1, r2, r3}
 800077e:	9500      	str	r5, [sp, #0]
 8000780:	4805      	ldr	r0, [pc, #20]	@ (8000798 <display_temp+0x58>)
 8000782:	f004 f955 	bl	8004a30 <ssd1306_WriteString>
    ssd1306_UpdateScreen();
 8000786:	f004 f8cb 	bl	8004920 <ssd1306_UpdateScreen>
}
 800078a:	b007      	add	sp, #28
 800078c:	bd30      	pop	{r4, r5, pc}
 800078e:	46c0      	nop			@ (mov r8, r8)
 8000790:	08005f2e 	.word	0x08005f2e
 8000794:	080060f4 	.word	0x080060f4
 8000798:	08005f31 	.word	0x08005f31

0800079c <display_dry>:
{
 800079c:	b510      	push	{r4, lr}
 800079e:	0004      	movs	r4, r0
 80007a0:	b086      	sub	sp, #24
	ssd1306_Fill(Black);
 80007a2:	2000      	movs	r0, #0
 80007a4:	f004 f8ae 	bl	8004904 <ssd1306_Fill>
	sprintf(buffer, "%u", dryness_percent);
 80007a8:	0022      	movs	r2, r4
 80007aa:	490b      	ldr	r1, [pc, #44]	@ (80007d8 <display_dry+0x3c>)
 80007ac:	a802      	add	r0, sp, #8
 80007ae:	f004 fb3d 	bl	8004e2c <siprintf>
}


static void RectangleFill(uint8_t percent) {
	percent = 100U - percent; //invert so dryness is less white block
 80007b2:	2164      	movs	r1, #100	@ 0x64
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 80007b4:	207f      	movs	r0, #127	@ 0x7f
	percent = 100U - percent; //invert so dryness is less white block
 80007b6:	1b0c      	subs	r4, r1, r4
	uint8_t x2 = (SSD1306_WIDTH-1) * percent / 100;
 80007b8:	b2e4      	uxtb	r4, r4
 80007ba:	4360      	muls	r0, r4
 80007bc:	f7ff fd42 	bl	8000244 <__divsi3>

	ssd1306_FillRectangle(1, 1, x2, SSD1306_HEIGHT-1, White);
 80007c0:	b2c2      	uxtb	r2, r0
 80007c2:	2001      	movs	r0, #1
 80007c4:	231f      	movs	r3, #31
 80007c6:	0001      	movs	r1, r0
 80007c8:	9000      	str	r0, [sp, #0]
 80007ca:	f004 f951 	bl	8004a70 <ssd1306_FillRectangle>
	ssd1306_UpdateScreen();
 80007ce:	f004 f8a7 	bl	8004920 <ssd1306_UpdateScreen>
}
 80007d2:	b006      	add	sp, #24
 80007d4:	bd10      	pop	{r4, pc}
 80007d6:	46c0      	nop			@ (mov r8, r8)
 80007d8:	08005f2e 	.word	0x08005f2e

080007dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007dc:	b510      	push	{r4, lr}
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007de:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  Q_onError("HAL Error", 0U);
 80007e0:	2100      	movs	r1, #0
 80007e2:	4801      	ldr	r0, [pc, #4]	@ (80007e8 <Error_Handler+0xc>)
 80007e4:	f7ff feb2 	bl	800054c <Q_onError>
 80007e8:	08005f33 	.word	0x08005f33

080007ec <SystemClock_Config>:
{
 80007ec:	b530      	push	{r4, r5, lr}
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 80007ee:	2507      	movs	r5, #7
 80007f0:	2401      	movs	r4, #1
{
 80007f2:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007f4:	2214      	movs	r2, #20
 80007f6:	2100      	movs	r1, #0
 80007f8:	a807      	add	r0, sp, #28
 80007fa:	f004 fc37 	bl	800506c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007fe:	2214      	movs	r2, #20
 8000800:	2100      	movs	r1, #0
 8000802:	4668      	mov	r0, sp
 8000804:	f004 fc32 	bl	800506c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 8000808:	4a0e      	ldr	r2, [pc, #56]	@ (8000844 <SystemClock_Config+0x58>)
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800080a:	a805      	add	r0, sp, #20
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_1);
 800080c:	6813      	ldr	r3, [r2, #0]
 800080e:	43ab      	bics	r3, r5
 8000810:	4323      	orrs	r3, r4
 8000812:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000814:	2380      	movs	r3, #128	@ 0x80
 8000816:	025b      	lsls	r3, r3, #9
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000818:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800081a:	9306      	str	r3, [sp, #24]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800081c:	f001 fc28 	bl	8002070 <HAL_RCC_OscConfig>
 8000820:	2800      	cmp	r0, #0
 8000822:	d001      	beq.n	8000828 <SystemClock_Config+0x3c>
    Error_Handler();
 8000824:	f7ff ffda 	bl	80007dc <Error_Handler>
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000828:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800082a:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 800082c:	9004      	str	r0, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800082e:	0021      	movs	r1, r4
 8000830:	4668      	mov	r0, sp
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000832:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000834:	9401      	str	r4, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000836:	f001 fd75 	bl	8002324 <HAL_RCC_ClockConfig>
 800083a:	2800      	cmp	r0, #0
 800083c:	d1f2      	bne.n	8000824 <SystemClock_Config+0x38>
}
 800083e:	b00d      	add	sp, #52	@ 0x34
 8000840:	bd30      	pop	{r4, r5, pc}
 8000842:	46c0      	nop			@ (mov r8, r8)
 8000844:	40022000 	.word	0x40022000

08000848 <main>:
{
 8000848:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800084a:	2704      	movs	r7, #4
{
 800084c:	b09f      	sub	sp, #124	@ 0x7c
	printf("test \n");
 800084e:	48be      	ldr	r0, [pc, #760]	@ (8000b48 <main+0x300>)
 8000850:	f004 fae2 	bl	8004e18 <puts>
  HAL_Init();
 8000854:	f000 fe04 	bl	8001460 <HAL_Init>
  SystemClock_Config();
 8000858:	f7ff ffc8 	bl	80007ec <SystemClock_Config>
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800085c:	2214      	movs	r2, #20
 800085e:	2100      	movs	r1, #0
 8000860:	a819      	add	r0, sp, #100	@ 0x64
 8000862:	f004 fc03 	bl	800506c <memset>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000866:	2120      	movs	r1, #32
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000868:	2601      	movs	r6, #1
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800086a:	2502      	movs	r5, #2
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800086c:	4bb7      	ldr	r3, [pc, #732]	@ (8000b4c <main+0x304>)
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 800086e:	20a0      	movs	r0, #160	@ 0xa0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000870:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000872:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000874:	433a      	orrs	r2, r7
 8000876:	635a      	str	r2, [r3, #52]	@ 0x34
 8000878:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800087a:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087c:	403a      	ands	r2, r7
 800087e:	9207      	str	r2, [sp, #28]
 8000880:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000882:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000884:	430a      	orrs	r2, r1
 8000886:	635a      	str	r2, [r3, #52]	@ 0x34
 8000888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800088a:	400a      	ands	r2, r1
 800088c:	9208      	str	r2, [sp, #32]
 800088e:	9a08      	ldr	r2, [sp, #32]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000890:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 8000892:	1949      	adds	r1, r1, r5
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000894:	4332      	orrs	r2, r6
 8000896:	635a      	str	r2, [r3, #52]	@ 0x34
 8000898:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800089a:	4032      	ands	r2, r6
 800089c:	9209      	str	r2, [sp, #36]	@ 0x24
 800089e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80008a2:	432a      	orrs	r2, r5
 80008a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80008a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 80008a8:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008aa:	402b      	ands	r3, r5
 80008ac:	930a      	str	r3, [sp, #40]	@ 0x28
 80008ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
  HAL_GPIO_WritePin(GPIOA, TEMP_Pin|Water_Pump_Pin, GPIO_PIN_RESET);
 80008b0:	f001 f924 	bl	8001afc <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, CE_Pin|CSN_Pin, GPIO_PIN_RESET);
 80008b4:	2200      	movs	r2, #0
 80008b6:	2103      	movs	r1, #3
 80008b8:	48a5      	ldr	r0, [pc, #660]	@ (8000b50 <main+0x308>)
 80008ba:	f001 f91f 	bl	8001afc <HAL_GPIO_WritePin>
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008be:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c0:	4ba4      	ldr	r3, [pc, #656]	@ (8000b54 <main+0x30c>)
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008c2:	a919      	add	r1, sp, #100	@ 0x64
 80008c4:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008c6:	931a      	str	r3, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pin = RF_BTN_Pin;
 80008c8:	9619      	str	r6, [sp, #100]	@ 0x64
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ca:	941b      	str	r4, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(RF_BTN_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f001 f856 	bl	800197c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d0:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80008d2:	2322      	movs	r3, #34	@ 0x22
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008d4:	a919      	add	r1, sp, #100	@ 0x64
 80008d6:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = TEMP_Pin|Water_Pump_Pin;
 80008d8:	9319      	str	r3, [sp, #100]	@ 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008da:	961a      	str	r6, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008dc:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008de:	941c      	str	r4, [sp, #112]	@ 0x70
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e0:	f001 f84c 	bl	800197c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e4:	20a0      	movs	r0, #160	@ 0xa0
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 80008e6:	230c      	movs	r3, #12
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008e8:	a919      	add	r1, sp, #100	@ 0x64
 80008ea:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = VCP_USART2_TX_Pin|VCP_USART2_RX_Pin;
 80008ec:	9319      	str	r3, [sp, #100]	@ 0x64
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ee:	951a      	str	r5, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	941b      	str	r4, [sp, #108]	@ 0x6c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f2:	941c      	str	r4, [sp, #112]	@ 0x70
  GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80008f4:	961d      	str	r6, [sp, #116]	@ 0x74
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008f6:	f001 f841 	bl	800197c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 80008fa:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008fc:	4894      	ldr	r0, [pc, #592]	@ (8000b50 <main+0x308>)
 80008fe:	a919      	add	r1, sp, #100	@ 0x64
  GPIO_InitStruct.Pin = CE_Pin|CSN_Pin;
 8000900:	9319      	str	r3, [sp, #100]	@ 0x64
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000902:	951c      	str	r5, [sp, #112]	@ 0x70
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000904:	961a      	str	r6, [sp, #104]	@ 0x68
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000906:	941b      	str	r4, [sp, #108]	@ 0x6c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000908:	f001 f838 	bl	800197c <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(EXTI0_1_IRQn, 0, 0);
 800090c:	0021      	movs	r1, r4
 800090e:	0022      	movs	r2, r4
 8000910:	2005      	movs	r0, #5
 8000912:	f000 ffef 	bl	80018f4 <HAL_NVIC_SetPriority>
  hi2c1.Instance = I2C1;
 8000916:	4d90      	ldr	r5, [pc, #576]	@ (8000b58 <main+0x310>)
 8000918:	4b90      	ldr	r3, [pc, #576]	@ (8000b5c <main+0x314>)
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800091a:	0028      	movs	r0, r5
  hi2c1.Instance = I2C1;
 800091c:	602b      	str	r3, [r5, #0]
  hi2c1.Init.Timing = 0x0090194B;
 800091e:	4b90      	ldr	r3, [pc, #576]	@ (8000b60 <main+0x318>)
  hi2c1.Init.OwnAddress1 = 0;
 8000920:	60ac      	str	r4, [r5, #8]
  hi2c1.Init.Timing = 0x0090194B;
 8000922:	606b      	str	r3, [r5, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000924:	60ee      	str	r6, [r5, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000926:	612c      	str	r4, [r5, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000928:	616c      	str	r4, [r5, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800092a:	61ac      	str	r4, [r5, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800092c:	61ec      	str	r4, [r5, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800092e:	622c      	str	r4, [r5, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000930:	f001 fa1c 	bl	8001d6c <HAL_I2C_Init>
 8000934:	0001      	movs	r1, r0
 8000936:	42a0      	cmp	r0, r4
 8000938:	d001      	beq.n	800093e <main+0xf6>
    Error_Handler();
 800093a:	f7ff ff4f 	bl	80007dc <Error_Handler>
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800093e:	0028      	movs	r0, r5
 8000940:	f001 fb4c 	bl	8001fdc <HAL_I2CEx_ConfigAnalogFilter>
 8000944:	1e01      	subs	r1, r0, #0
 8000946:	d1f8      	bne.n	800093a <main+0xf2>
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000948:	0028      	movs	r0, r5
 800094a:	f001 fb6d 	bl	8002028 <HAL_I2CEx_ConfigDigitalFilter>
 800094e:	1e05      	subs	r5, r0, #0
 8000950:	d1f3      	bne.n	800093a <main+0xf2>
  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	0001      	movs	r1, r0
 8000954:	220c      	movs	r2, #12
 8000956:	a80e      	add	r0, sp, #56	@ 0x38
 8000958:	f004 fb88 	bl	800506c <memset>
  hadc1.Instance = ADC1;
 800095c:	4c81      	ldr	r4, [pc, #516]	@ (8000b64 <main+0x31c>)
 800095e:	4b82      	ldr	r3, [pc, #520]	@ (8000b68 <main+0x320>)
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000960:	0020      	movs	r0, r4
  hadc1.Instance = ADC1;
 8000962:	6023      	str	r3, [r4, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000964:	2380      	movs	r3, #128	@ 0x80
 8000966:	05db      	lsls	r3, r3, #23
 8000968:	6063      	str	r3, [r4, #4]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 800096a:	2380      	movs	r3, #128	@ 0x80
 800096c:	061b      	lsls	r3, r3, #24
 800096e:	6123      	str	r3, [r4, #16]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000970:	1c63      	adds	r3, r4, #1
 8000972:	77dd      	strb	r5, [r3, #31]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000974:	0023      	movs	r3, r4
 8000976:	332c      	adds	r3, #44	@ 0x2c
 8000978:	701d      	strb	r5, [r3, #0]
  hadc1.Init.OversamplingMode = DISABLE;
 800097a:	0023      	movs	r3, r4
 800097c:	333c      	adds	r3, #60	@ 0x3c
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800097e:	60a5      	str	r5, [r4, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000980:	60e5      	str	r5, [r4, #12]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000982:	6167      	str	r7, [r4, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000984:	8325      	strh	r5, [r4, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000986:	76a5      	strb	r5, [r4, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000988:	61e6      	str	r6, [r4, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800098a:	6265      	str	r5, [r4, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800098c:	62a5      	str	r5, [r4, #40]	@ 0x28
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800098e:	6325      	str	r5, [r4, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000990:	6365      	str	r5, [r4, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000992:	701d      	strb	r5, [r3, #0]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000994:	64e5      	str	r5, [r4, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000996:	f000 fd79 	bl	800148c <HAL_ADC_Init>
 800099a:	2800      	cmp	r0, #0
 800099c:	d1cd      	bne.n	800093a <main+0xf2>
  sConfig.Channel = ADC_CHANNEL_4;
 800099e:	4b73      	ldr	r3, [pc, #460]	@ (8000b6c <main+0x324>)
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a0:	0020      	movs	r0, r4
 80009a2:	a90e      	add	r1, sp, #56	@ 0x38
  sConfig.Channel = ADC_CHANNEL_4;
 80009a4:	930e      	str	r3, [sp, #56]	@ 0x38
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80009a6:	960f      	str	r6, [sp, #60]	@ 0x3c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009a8:	f000 fe80 	bl	80016ac <HAL_ADC_ConfigChannel>
 80009ac:	1e03      	subs	r3, r0, #0
 80009ae:	d1c4      	bne.n	800093a <main+0xf2>
  hspi1.Instance = SPI1;
 80009b0:	486f      	ldr	r0, [pc, #444]	@ (8000b70 <main+0x328>)
 80009b2:	4a70      	ldr	r2, [pc, #448]	@ (8000b74 <main+0x32c>)
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009b4:	2610      	movs	r6, #16
  hspi1.Instance = SPI1;
 80009b6:	6002      	str	r2, [r0, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80009b8:	2282      	movs	r2, #130	@ 0x82
 80009ba:	0052      	lsls	r2, r2, #1
 80009bc:	6042      	str	r2, [r0, #4]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80009be:	22e0      	movs	r2, #224	@ 0xe0
 80009c0:	00d2      	lsls	r2, r2, #3
 80009c2:	60c2      	str	r2, [r0, #12]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80009c4:	2280      	movs	r2, #128	@ 0x80
 80009c6:	0092      	lsls	r2, r2, #2
 80009c8:	6182      	str	r2, [r0, #24]
  hspi1.Init.CRCPolynomial = 7;
 80009ca:	3afa      	subs	r2, #250	@ 0xfa
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80009cc:	6083      	str	r3, [r0, #8]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80009ce:	6103      	str	r3, [r0, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80009d0:	6143      	str	r3, [r0, #20]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009d2:	6203      	str	r3, [r0, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80009d4:	6243      	str	r3, [r0, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009d6:	6283      	str	r3, [r0, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80009d8:	3aff      	subs	r2, #255	@ 0xff
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80009da:	6303      	str	r3, [r0, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80009dc:	3308      	adds	r3, #8
 80009de:	6343      	str	r3, [r0, #52]	@ 0x34
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80009e0:	61c6      	str	r6, [r0, #28]
  hspi1.Init.CRCPolynomial = 7;
 80009e2:	62c2      	str	r2, [r0, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80009e4:	f001 ff12 	bl	800280c <HAL_SPI_Init>
 80009e8:	1e03      	subs	r3, r0, #0
 80009ea:	d1a6      	bne.n	800093a <main+0xf2>
  htim17.Instance = TIM17;
 80009ec:	4862      	ldr	r0, [pc, #392]	@ (8000b78 <main+0x330>)
 80009ee:	4a63      	ldr	r2, [pc, #396]	@ (8000b7c <main+0x334>)
  htim17.Init.Period = 65535;
 80009f0:	4c63      	ldr	r4, [pc, #396]	@ (8000b80 <main+0x338>)
  htim17.Instance = TIM17;
 80009f2:	6002      	str	r2, [r0, #0]
  htim17.Init.Prescaler = 47999;
 80009f4:	4a63      	ldr	r2, [pc, #396]	@ (8000b84 <main+0x33c>)
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009f6:	6083      	str	r3, [r0, #8]
  htim17.Init.Prescaler = 47999;
 80009f8:	6042      	str	r2, [r0, #4]
  htim17.Init.Period = 65535;
 80009fa:	60c4      	str	r4, [r0, #12]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009fc:	6103      	str	r3, [r0, #16]
  htim17.Init.RepetitionCounter = 0;
 80009fe:	6143      	str	r3, [r0, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a00:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8000a02:	f002 fb87 	bl	8003114 <HAL_TIM_Base_Init>
 8000a06:	1e05      	subs	r5, r0, #0
 8000a08:	d197      	bne.n	800093a <main+0xf2>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000a0a:	0032      	movs	r2, r6
 8000a0c:	0001      	movs	r1, r0
 8000a0e:	a811      	add	r0, sp, #68	@ 0x44
 8000a10:	f004 fb2c 	bl	800506c <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000a14:	2214      	movs	r2, #20
 8000a16:	0029      	movs	r1, r5
 8000a18:	a819      	add	r0, sp, #100	@ 0x64
 8000a1a:	f004 fb27 	bl	800506c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a1e:	220c      	movs	r2, #12
 8000a20:	0029      	movs	r1, r5
 8000a22:	a80b      	add	r0, sp, #44	@ 0x2c
 8000a24:	f004 fb22 	bl	800506c <memset>
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000a28:	0032      	movs	r2, r6
 8000a2a:	0029      	movs	r1, r5
 8000a2c:	a815      	add	r0, sp, #84	@ 0x54
 8000a2e:	f004 fb1d 	bl	800506c <memset>
  htim3.Instance = TIM3;
 8000a32:	4e55      	ldr	r6, [pc, #340]	@ (8000b88 <main+0x340>)
 8000a34:	4b55      	ldr	r3, [pc, #340]	@ (8000b8c <main+0x344>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a36:	0030      	movs	r0, r6
  htim3.Instance = TIM3;
 8000a38:	6033      	str	r3, [r6, #0]
  htim3.Init.Prescaler = 47;
 8000a3a:	232f      	movs	r3, #47	@ 0x2f
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3c:	60b5      	str	r5, [r6, #8]
  htim3.Init.Prescaler = 47;
 8000a3e:	6073      	str	r3, [r6, #4]
  htim3.Init.Period = 65535;
 8000a40:	60f4      	str	r4, [r6, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a42:	6135      	str	r5, [r6, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a44:	61b5      	str	r5, [r6, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000a46:	f002 fb65 	bl	8003114 <HAL_TIM_Base_Init>
 8000a4a:	2800      	cmp	r0, #0
 8000a4c:	d000      	beq.n	8000a50 <main+0x208>
 8000a4e:	e774      	b.n	800093a <main+0xf2>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a50:	2380      	movs	r3, #128	@ 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a52:	0030      	movs	r0, r6
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a54:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a56:	a911      	add	r1, sp, #68	@ 0x44
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a58:	9311      	str	r3, [sp, #68]	@ 0x44
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a5a:	f002 fc89 	bl	8003370 <HAL_TIM_ConfigClockSource>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	d000      	beq.n	8000a64 <main+0x21c>
 8000a62:	e76a      	b.n	800093a <main+0xf2>
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8000a64:	0030      	movs	r0, r6
 8000a66:	f002 fb7f 	bl	8003168 <HAL_TIM_IC_Init>
 8000a6a:	2800      	cmp	r0, #0
 8000a6c:	d000      	beq.n	8000a70 <main+0x228>
 8000a6e:	e764      	b.n	800093a <main+0xf2>
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 8000a70:	2304      	movs	r3, #4
 8000a72:	9319      	str	r3, [sp, #100]	@ 0x64
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000a74:	334c      	adds	r3, #76	@ 0x4c
 8000a76:	931a      	str	r3, [sp, #104]	@ 0x68
  sSlaveConfig.TriggerFilter = 0;
 8000a78:	2300      	movs	r3, #0
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a7a:	350a      	adds	r5, #10
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000a7c:	0030      	movs	r0, r6
 8000a7e:	a919      	add	r1, sp, #100	@ 0x64
  sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000a80:	951b      	str	r5, [sp, #108]	@ 0x6c
  sSlaveConfig.TriggerFilter = 0;
 8000a82:	931d      	str	r3, [sp, #116]	@ 0x74
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000a84:	f002 fd76 	bl	8003574 <HAL_TIM_SlaveConfigSynchro>
 8000a88:	2800      	cmp	r0, #0
 8000a8a:	d000      	beq.n	8000a8e <main+0x246>
 8000a8c:	e755      	b.n	800093a <main+0xf2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a8e:	900b      	str	r0, [sp, #44]	@ 0x2c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a90:	900d      	str	r0, [sp, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a92:	a90b      	add	r1, sp, #44	@ 0x2c
 8000a94:	0030      	movs	r0, r6
 8000a96:	f002 fe75 	bl	8003784 <HAL_TIMEx_MasterConfigSynchronization>
 8000a9a:	1e02      	subs	r2, r0, #0
 8000a9c:	d000      	beq.n	8000aa0 <main+0x258>
 8000a9e:	e74c      	b.n	800093a <main+0xf2>
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000aa0:	2701      	movs	r7, #1
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000aa2:	9017      	str	r0, [sp, #92]	@ 0x5c
  sConfigIC.ICFilter = 0;
 8000aa4:	9018      	str	r0, [sp, #96]	@ 0x60
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000aa6:	a915      	add	r1, sp, #84	@ 0x54
 8000aa8:	0030      	movs	r0, r6
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8000aaa:	9515      	str	r5, [sp, #84]	@ 0x54
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000aac:	9716      	str	r7, [sp, #88]	@ 0x58
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8000aae:	f002 fba9 	bl	8003204 <HAL_TIM_IC_ConfigChannel>
 8000ab2:	1e03      	subs	r3, r0, #0
 8000ab4:	d000      	beq.n	8000ab8 <main+0x270>
 8000ab6:	e740      	b.n	800093a <main+0xf2>
  htim14.Instance = TIM14;
 8000ab8:	4835      	ldr	r0, [pc, #212]	@ (8000b90 <main+0x348>)
 8000aba:	4a36      	ldr	r2, [pc, #216]	@ (8000b94 <main+0x34c>)
  htim14.Init.Period = 65535;
 8000abc:	60c4      	str	r4, [r0, #12]
  htim14.Instance = TIM14;
 8000abe:	6002      	str	r2, [r0, #0]
  htim14.Init.Prescaler = 0;
 8000ac0:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac2:	6083      	str	r3, [r0, #8]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ac4:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ac6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8000ac8:	f002 fb24 	bl	8003114 <HAL_TIM_Base_Init>
 8000acc:	1e04      	subs	r4, r0, #0
 8000ace:	d000      	beq.n	8000ad2 <main+0x28a>
 8000ad0:	e733      	b.n	800093a <main+0xf2>
  QF_init();       // initialize the framework and the underlying RT kernel
 8000ad2:	f003 fc1f 	bl	8004314 <QF_init>
  BSP_init();      // initialize the BSP
 8000ad6:	f7ff fdb5 	bl	8000644 <BSP_init>
  QF_poolInit(sensorEvtPoolSto, sizeof(sensorEvtPoolSto), sizeof(sensorEvtPoolSto[0]));
 8000ada:	220c      	movs	r2, #12
 8000adc:	2118      	movs	r1, #24
 8000ade:	482e      	ldr	r0, [pc, #184]	@ (8000b98 <main+0x350>)
 8000ae0:	f003 f954 	bl	8003d8c <QF_poolInit>
  QF_poolInit(dhtEvtPoolSto,sizeof(dhtEvtPoolSto),sizeof(dhtEvtPoolSto[0]));
 8000ae4:	2210      	movs	r2, #16
 8000ae6:	2180      	movs	r1, #128	@ 0x80
 8000ae8:	482c      	ldr	r0, [pc, #176]	@ (8000b9c <main+0x354>)
 8000aea:	f003 f94f 	bl	8003d8c <QF_poolInit>
  Main_App_ctor(&MainApp_inst);
 8000aee:	4b2c      	ldr	r3, [pc, #176]	@ (8000ba0 <main+0x358>)
 8000af0:	0018      	movs	r0, r3
 8000af2:	9304      	str	r3, [sp, #16]
 8000af4:	f000 f938 	bl	8000d68 <Main_App_ctor>
  Sensor_ctor(&Sensor_inst);
 8000af8:	4e2a      	ldr	r6, [pc, #168]	@ (8000ba4 <main+0x35c>)
 8000afa:	0030      	movs	r0, r6
 8000afc:	f000 f94e 	bl	8000d9c <Sensor_ctor>
  RFButton_ctor(&RFButton_inst);
 8000b00:	4b29      	ldr	r3, [pc, #164]	@ (8000ba8 <main+0x360>)
 8000b02:	0018      	movs	r0, r3
 8000b04:	9305      	str	r3, [sp, #20]
 8000b06:	f000 f959 	bl	8000dbc <RFButton_ctor>
      QACTIVE_START(&MainApp_inst,           // AO pointer
 8000b0a:	0039      	movs	r1, r7
 8000b0c:	9804      	ldr	r0, [sp, #16]
 8000b0e:	230f      	movs	r3, #15
 8000b10:	4a26      	ldr	r2, [pc, #152]	@ (8000bac <main+0x364>)
 8000b12:	9402      	str	r4, [sp, #8]
 8000b14:	9401      	str	r4, [sp, #4]
 8000b16:	9400      	str	r4, [sp, #0]
 8000b18:	f003 fc1e 	bl	8004358 <QActive_start>
      QACTIVE_START(&Sensor_inst,           // AO pointer
 8000b1c:	002b      	movs	r3, r5
 8000b1e:	0030      	movs	r0, r6
 8000b20:	2103      	movs	r1, #3
 8000b22:	4a23      	ldr	r2, [pc, #140]	@ (8000bb0 <main+0x368>)
 8000b24:	9402      	str	r4, [sp, #8]
 8000b26:	9401      	str	r4, [sp, #4]
 8000b28:	9400      	str	r4, [sp, #0]
 8000b2a:	f003 fc15 	bl	8004358 <QActive_start>
      QACTIVE_START(&RFButton_inst,           // AO pointer
 8000b2e:	2305      	movs	r3, #5
 8000b30:	2102      	movs	r1, #2
 8000b32:	4a20      	ldr	r2, [pc, #128]	@ (8000bb4 <main+0x36c>)
 8000b34:	9805      	ldr	r0, [sp, #20]
 8000b36:	9402      	str	r4, [sp, #8]
 8000b38:	9401      	str	r4, [sp, #4]
 8000b3a:	9400      	str	r4, [sp, #0]
 8000b3c:	f003 fc0c 	bl	8004358 <QActive_start>
  return QF_run(); // run the QF application
 8000b40:	f003 fbf4 	bl	800432c <QF_run>
}
 8000b44:	b01f      	add	sp, #124	@ 0x7c
 8000b46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b48:	08005f3d 	.word	0x08005f3d
 8000b4c:	40021000 	.word	0x40021000
 8000b50:	50000400 	.word	0x50000400
 8000b54:	10210000 	.word	0x10210000
 8000b58:	200002f0 	.word	0x200002f0
 8000b5c:	40005400 	.word	0x40005400
 8000b60:	0090194b 	.word	0x0090194b
 8000b64:	20000344 	.word	0x20000344
 8000b68:	40012400 	.word	0x40012400
 8000b6c:	10000010 	.word	0x10000010
 8000b70:	2000028c 	.word	0x2000028c
 8000b74:	40013000 	.word	0x40013000
 8000b78:	200001a8 	.word	0x200001a8
 8000b7c:	40014800 	.word	0x40014800
 8000b80:	0000ffff 	.word	0x0000ffff
 8000b84:	0000bb7f 	.word	0x0000bb7f
 8000b88:	20000240 	.word	0x20000240
 8000b8c:	40000400 	.word	0x40000400
 8000b90:	200001f4 	.word	0x200001f4
 8000b94:	40002000 	.word	0x40002000
 8000b98:	20000118 	.word	0x20000118
 8000b9c:	20000098 	.word	0x20000098
 8000ba0:	200003a8 	.word	0x200003a8
 8000ba4:	20000430 	.word	0x20000430
 8000ba8:	2000040c 	.word	0x2000040c
 8000bac:	2000016c 	.word	0x2000016c
 8000bb0:	20000144 	.word	0x20000144
 8000bb4:	20000130 	.word	0x20000130

08000bb8 <MainApp_initial>:
}

//${AOs::MainApp::SM} ........................................................
QState MainApp_initial(MainApp * const me, void const * const par) {
    //${AOs::MainApp::SM::initial}
    return Q_TRAN(&MainApp_display);
 8000bb8:	4b01      	ldr	r3, [pc, #4]	@ (8000bc0 <MainApp_initial+0x8>)
 8000bba:	6083      	str	r3, [r0, #8]
}
 8000bbc:	2003      	movs	r0, #3
 8000bbe:	4770      	bx	lr
 8000bc0:	08000c89 	.word	0x08000c89

08000bc4 <MainApp_display_stats>:
}

//${AOs::MainApp::SM::display::display_stats} ................................
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000bc4:	880b      	ldrh	r3, [r1, #0]
QState MainApp_display_stats(MainApp * const me, QEvt const * const e) {
 8000bc6:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000bc8:	2b01      	cmp	r3, #1
 8000bca:	d005      	beq.n	8000bd8 <MainApp_display_stats+0x14>
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	d009      	beq.n	8000be4 <MainApp_display_stats+0x20>
            QTimeEvt_disarm(&me->tempPollEvt);
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&MainApp_display);
 8000bd0:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <MainApp_display_stats+0x28>)
 8000bd2:	6083      	str	r3, [r0, #8]
 8000bd4:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000bd6:	e004      	b.n	8000be2 <MainApp_display_stats+0x1e>
            display_temp(me->currentTemp);
 8000bd8:	3040      	adds	r0, #64	@ 0x40
 8000bda:	7800      	ldrb	r0, [r0, #0]
 8000bdc:	f7ff fdb0 	bl	8000740 <display_temp>
            status_ = Q_HANDLED();
 8000be0:	2002      	movs	r0, #2
}
 8000be2:	bd10      	pop	{r4, pc}
            QTimeEvt_disarm(&me->tempPollEvt);
 8000be4:	3024      	adds	r0, #36	@ 0x24
 8000be6:	f003 fa93 	bl	8004110 <QTimeEvt_disarm>
            break;
 8000bea:	e7f9      	b.n	8000be0 <MainApp_display_stats+0x1c>
 8000bec:	08000c89 	.word	0x08000c89

08000bf0 <MainApp_pump>:

//${AOs::MainApp::SM::pump} ..................................................
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8000bf0:	b570      	push	{r4, r5, r6, lr}
    QState status_;
    switch (e->sig) {
 8000bf2:	880d      	ldrh	r5, [r1, #0]
QState MainApp_pump(MainApp * const me, QEvt const * const e) {
 8000bf4:	0004      	movs	r4, r0
    switch (e->sig) {
 8000bf6:	2d02      	cmp	r5, #2
 8000bf8:	d012      	beq.n	8000c20 <MainApp_pump+0x30>
 8000bfa:	2d08      	cmp	r5, #8
 8000bfc:	d015      	beq.n	8000c2a <MainApp_pump+0x3a>
 8000bfe:	2d01      	cmp	r5, #1
 8000c00:	d11a      	bne.n	8000c38 <MainApp_pump+0x48>
        //${AOs::MainApp::SM::pump}
        case Q_ENTRY_SIG: {
            printf("enter pump\n");
 8000c02:	480f      	ldr	r0, [pc, #60]	@ (8000c40 <MainApp_pump+0x50>)
 8000c04:	f004 f908 	bl	8004e18 <puts>
            QTimeEvt_disarm(&me->longPressEvt);
 8000c08:	0020      	movs	r0, r4
 8000c0a:	3048      	adds	r0, #72	@ 0x48
 8000c0c:	f003 fa80 	bl	8004110 <QTimeEvt_disarm>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000c10:	002a      	movs	r2, r5
            break;
        }
        //${AOs::MainApp::SM::pump}
        case Q_EXIT_SIG: {
            printf("exit pump\n");
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c12:	20a0      	movs	r0, #160	@ 0xa0
 8000c14:	2120      	movs	r1, #32
 8000c16:	05c0      	lsls	r0, r0, #23
 8000c18:	f000 ff70 	bl	8001afc <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8000c1c:	2002      	movs	r0, #2
            status_ = Q_SUPER(&QHsm_top);
            break;
        }
    }
    return status_;
}
 8000c1e:	bd70      	pop	{r4, r5, r6, pc}
            printf("exit pump\n");
 8000c20:	4808      	ldr	r0, [pc, #32]	@ (8000c44 <MainApp_pump+0x54>)
 8000c22:	f004 f8f9 	bl	8004e18 <puts>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c26:	2200      	movs	r2, #0
 8000c28:	e7f3      	b.n	8000c12 <MainApp_pump+0x22>
            printf("released the btm inside pump \n");
 8000c2a:	4807      	ldr	r0, [pc, #28]	@ (8000c48 <MainApp_pump+0x58>)
 8000c2c:	f004 f8f4 	bl	8004e18 <puts>
            status_ = Q_TRAN(&MainApp_display_stats);
 8000c30:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MainApp_pump+0x5c>)
 8000c32:	2003      	movs	r0, #3
 8000c34:	60a3      	str	r3, [r4, #8]
            break;
 8000c36:	e7f2      	b.n	8000c1e <MainApp_pump+0x2e>
            status_ = Q_SUPER(&QHsm_top);
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <MainApp_pump+0x60>)
 8000c3a:	6083      	str	r3, [r0, #8]
 8000c3c:	2000      	movs	r0, #0
    return status_;
 8000c3e:	e7ee      	b.n	8000c1e <MainApp_pump+0x2e>
 8000c40:	08005f43 	.word	0x08005f43
 8000c44:	08005f4e 	.word	0x08005f4e
 8000c48:	08005f58 	.word	0x08005f58
 8000c4c:	08000bc5 	.word	0x08000bc5
 8000c50:	0800390d 	.word	0x0800390d

08000c54 <MainApp_calc_dryness_percent>:
    if(dryness >= MAX_DRY)
 8000c54:	4a09      	ldr	r2, [pc, #36]	@ (8000c7c <MainApp_calc_dryness_percent+0x28>)
uint8_t MainApp_calc_dryness_percent(uint16_t dryness) {
 8000c56:	0003      	movs	r3, r0
 8000c58:	b510      	push	{r4, lr}
        return 100;
 8000c5a:	2064      	movs	r0, #100	@ 0x64
    if(dryness >= MAX_DRY)
 8000c5c:	4293      	cmp	r3, r2
 8000c5e:	d80c      	bhi.n	8000c7a <MainApp_calc_dryness_percent+0x26>
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8000c60:	22fa      	movs	r2, #250	@ 0xfa
        return 0;
 8000c62:	2000      	movs	r0, #0
    if((uint16_t) dryness <= (uint16_t) MAX_WET)
 8000c64:	0092      	lsls	r2, r2, #2
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d907      	bls.n	8000c7a <MainApp_calc_dryness_percent+0x26>
    percent = ((dryness - MAX_WET) * 100) / (MAX_DRY - MAX_WET);
 8000c6a:	3064      	adds	r0, #100	@ 0x64
 8000c6c:	4358      	muls	r0, r3
 8000c6e:	4b04      	ldr	r3, [pc, #16]	@ (8000c80 <MainApp_calc_dryness_percent+0x2c>)
 8000c70:	4904      	ldr	r1, [pc, #16]	@ (8000c84 <MainApp_calc_dryness_percent+0x30>)
 8000c72:	18c0      	adds	r0, r0, r3
 8000c74:	f7ff fa5c 	bl	8000130 <__udivsi3>
 8000c78:	b2c0      	uxtb	r0, r0
}
 8000c7a:	bd10      	pop	{r4, pc}
 8000c7c:	000009c3 	.word	0x000009c3
 8000c80:	fffe7960 	.word	0xfffe7960
 8000c84:	000005dc 	.word	0x000005dc

08000c88 <MainApp_display>:
QState MainApp_display(MainApp * const me, QEvt const * const e) {
 8000c88:	b570      	push	{r4, r5, r6, lr}
 8000c8a:	0004      	movs	r4, r0
    switch (e->sig) {
 8000c8c:	8808      	ldrh	r0, [r1, #0]
 8000c8e:	3801      	subs	r0, #1
 8000c90:	2809      	cmp	r0, #9
 8000c92:	d858      	bhi.n	8000d46 <MainApp_display+0xbe>
 8000c94:	f7ff fa38 	bl	8000108 <__gnu_thumb1_case_uqi>
 8000c98:	37145705 	.word	0x37145705
 8000c9c:	4341572e 	.word	0x4341572e
 8000ca0:	1857      	.short	0x1857
            QTimeEvt_armX(&me->tempPollEvt,
 8000ca2:	22c8      	movs	r2, #200	@ 0xc8
 8000ca4:	0020      	movs	r0, r4
 8000ca6:	0092      	lsls	r2, r2, #2
 8000ca8:	0011      	movs	r1, r2
 8000caa:	3024      	adds	r0, #36	@ 0x24
 8000cac:	f003 f9fa 	bl	80040a4 <QTimeEvt_armX>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cb0:	20a0      	movs	r0, #160	@ 0xa0
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	2120      	movs	r1, #32
 8000cb6:	05c0      	lsls	r0, r0, #23
 8000cb8:	f000 ff20 	bl	8001afc <HAL_GPIO_WritePin>
            status_ = Q_HANDLED();
 8000cbc:	2002      	movs	r0, #2
}
 8000cbe:	bd70      	pop	{r4, r5, r6, pc}
            status_ = Q_TRAN(&MainApp_display_stats);
 8000cc0:	4b23      	ldr	r3, [pc, #140]	@ (8000d50 <MainApp_display+0xc8>)
 8000cc2:	2003      	movs	r0, #3
            status_ = Q_TRAN(&MainApp_pump);
 8000cc4:	60a3      	str	r3, [r4, #8]
            break;
 8000cc6:	e7fa      	b.n	8000cbe <MainApp_display+0x36>
            me->currentTemp = sensorEvt->temperature;
 8000cc8:	0022      	movs	r2, r4
 8000cca:	894b      	ldrh	r3, [r1, #10]
 8000ccc:	3240      	adds	r2, #64	@ 0x40
 8000cce:	7013      	strb	r3, [r2, #0]
            switch(me->currentState)
 8000cd0:	1d25      	adds	r5, r4, #4
 8000cd2:	3444      	adds	r4, #68	@ 0x44
 8000cd4:	7822      	ldrb	r2, [r4, #0]
            uint16_t tempDry = sensorEvt->dryness;
 8000cd6:	8908      	ldrh	r0, [r1, #8]
            switch(me->currentState)
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	d007      	beq.n	8000cec <MainApp_display+0x64>
 8000cdc:	2a01      	cmp	r2, #1
 8000cde:	d1ed      	bne.n	8000cbc <MainApp_display+0x34>
                    uint8_t p = MainApp_calc_dryness_percent(tempDry);
 8000ce0:	f7ff ffb8 	bl	8000c54 <MainApp_calc_dryness_percent>
                    me->currentDryness = p;
 8000ce4:	87e8      	strh	r0, [r5, #62]	@ 0x3e
                    display_dry(p);
 8000ce6:	f7ff fd59 	bl	800079c <display_dry>
                break;
 8000cea:	e7e7      	b.n	8000cbc <MainApp_display+0x34>
                display_temp(me->currentTemp);
 8000cec:	b2d8      	uxtb	r0, r3
                display_temp(me->currentTemp);
 8000cee:	f7ff fd27 	bl	8000740 <display_temp>
 8000cf2:	e7e3      	b.n	8000cbc <MainApp_display+0x34>
            QACTIVE_POST(AO_Sensor,&ADC_Start_Evt, me);
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	4917      	ldr	r1, [pc, #92]	@ (8000d54 <MainApp_display+0xcc>)
 8000cf8:	4a17      	ldr	r2, [pc, #92]	@ (8000d58 <MainApp_display+0xd0>)
 8000cfa:	4818      	ldr	r0, [pc, #96]	@ (8000d5c <MainApp_display+0xd4>)
 8000cfc:	f002 ffbc 	bl	8003c78 <QActive_post_>
            verify_rx_mode();
 8000d00:	f7ff fc00 	bl	8000504 <verify_rx_mode>
            break;
 8000d04:	e7da      	b.n	8000cbc <MainApp_display+0x34>
            QTimeEvt_disarm(&me->longPressEvt);
 8000d06:	3448      	adds	r4, #72	@ 0x48
 8000d08:	0020      	movs	r0, r4
 8000d0a:	f003 fa01 	bl	8004110 <QTimeEvt_disarm>
            QTimeEvt_armX(&me->longPressEvt, LONG_PRESS_TIME_MS / 10, 0U);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	2164      	movs	r1, #100	@ 0x64
 8000d12:	0020      	movs	r0, r4
 8000d14:	f003 f9c6 	bl	80040a4 <QTimeEvt_armX>
            break;
 8000d18:	e7d0      	b.n	8000cbc <MainApp_display+0x34>
            status_ = Q_TRAN(&MainApp_pump);
 8000d1a:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MainApp_display+0xd8>)
 8000d1c:	e7d1      	b.n	8000cc2 <MainApp_display+0x3a>
            QTimeEvt_disarm(&me->longPressEvt);
 8000d1e:	0020      	movs	r0, r4
 8000d20:	3048      	adds	r0, #72	@ 0x48
 8000d22:	f003 f9f5 	bl	8004110 <QTimeEvt_disarm>
            if(me->currentState == TEMPERATURE)
 8000d26:	0023      	movs	r3, r4
 8000d28:	3344      	adds	r3, #68	@ 0x44
 8000d2a:	7819      	ldrb	r1, [r3, #0]
 8000d2c:	1d22      	adds	r2, r4, #4
 8000d2e:	2900      	cmp	r1, #0
 8000d30:	d104      	bne.n	8000d3c <MainApp_display+0xb4>
                me->currentState = DRYNESS;
 8000d32:	3101      	adds	r1, #1
 8000d34:	7019      	strb	r1, [r3, #0]
                display_dry(me->currentDryness);
 8000d36:	8fd0      	ldrh	r0, [r2, #62]	@ 0x3e
 8000d38:	b2c0      	uxtb	r0, r0
 8000d3a:	e7d4      	b.n	8000ce6 <MainApp_display+0x5e>
                me->currentState = TEMPERATURE;
 8000d3c:	2200      	movs	r2, #0
                display_temp(me->currentTemp);
 8000d3e:	3440      	adds	r4, #64	@ 0x40
                me->currentState = TEMPERATURE;
 8000d40:	701a      	strb	r2, [r3, #0]
                display_temp(me->currentTemp);
 8000d42:	7820      	ldrb	r0, [r4, #0]
 8000d44:	e7d3      	b.n	8000cee <MainApp_display+0x66>
            status_ = Q_SUPER(&QHsm_top);
 8000d46:	4b07      	ldr	r3, [pc, #28]	@ (8000d64 <MainApp_display+0xdc>)
 8000d48:	2000      	movs	r0, #0
 8000d4a:	60a3      	str	r3, [r4, #8]
    return status_;
 8000d4c:	e7b7      	b.n	8000cbe <MainApp_display+0x36>
 8000d4e:	46c0      	nop			@ (mov r8, r8)
 8000d50:	08000bc5 	.word	0x08000bc5
 8000d54:	08006008 	.word	0x08006008
 8000d58:	0000ffff 	.word	0x0000ffff
 8000d5c:	20000430 	.word	0x20000430
 8000d60:	08000bf1 	.word	0x08000bf1
 8000d64:	0800390d 	.word	0x0800390d

08000d68 <Main_App_ctor>:

//${Shared::AO_Main_App} .....................................................
QActive * const AO_Main_App = &MainApp_inst.super;

//${Shared::Main_App_ctor} ...................................................
void Main_App_ctor(MainApp * const me) {
 8000d68:	b510      	push	{r4, lr}
 8000d6a:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&MainApp_initial));
 8000d6c:	490a      	ldr	r1, [pc, #40]	@ (8000d98 <Main_App_ctor+0x30>)
 8000d6e:	f003 f8e3 	bl	8003f38 <QActive_ctor>
    QTimeEvt_ctorX(&me->tempPollEvt, &me->super, POLL_SENSOR_SIG, 0U);
 8000d72:	0020      	movs	r0, r4
 8000d74:	0021      	movs	r1, r4
 8000d76:	2300      	movs	r3, #0
 8000d78:	2205      	movs	r2, #5
 8000d7a:	3024      	adds	r0, #36	@ 0x24
 8000d7c:	f003 f970 	bl	8004060 <QTimeEvt_ctorX>
    QTimeEvt_ctorX(&me->longPressEvt, &me->super, BUTTON_LONG_SIG, 0U);
 8000d80:	0020      	movs	r0, r4
 8000d82:	0021      	movs	r1, r4
 8000d84:	2300      	movs	r3, #0
 8000d86:	2207      	movs	r2, #7
 8000d88:	3048      	adds	r0, #72	@ 0x48
 8000d8a:	f003 f969 	bl	8004060 <QTimeEvt_ctorX>
    me->currentTemp = 0.0f;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	3440      	adds	r4, #64	@ 0x40
 8000d92:	7023      	strb	r3, [r4, #0]
}
 8000d94:	bd10      	pop	{r4, pc}
 8000d96:	46c0      	nop			@ (mov r8, r8)
 8000d98:	08000bb9 	.word	0x08000bb9

08000d9c <Sensor_ctor>:

//${Shared::AO_Sensor} .......................................................
QActive * const AO_Sensor = &Sensor_inst.super;

//${Shared::Sensor_ctor} .....................................................
void Sensor_ctor(Sensor * const me) {
 8000d9c:	b510      	push	{r4, lr}
 8000d9e:	0004      	movs	r4, r0
    QActive_ctor(&me->super, Q_STATE_CAST(&Sensor_initial));
 8000da0:	4904      	ldr	r1, [pc, #16]	@ (8000db4 <Sensor_ctor+0x18>)
 8000da2:	f003 f8c9 	bl	8003f38 <QActive_ctor>

    me->dma_buffer = Sensor_dht11_dma_buffer;
 8000da6:	4b04      	ldr	r3, [pc, #16]	@ (8000db8 <Sensor_ctor+0x1c>)
 8000da8:	6323      	str	r3, [r4, #48]	@ 0x30
    me->dma_index = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	3434      	adds	r4, #52	@ 0x34
 8000dae:	7023      	strb	r3, [r4, #0]

}
 8000db0:	bd10      	pop	{r4, pc}
 8000db2:	46c0      	nop			@ (mov r8, r8)
 8000db4:	08000fbd 	.word	0x08000fbd
 8000db8:	20000084 	.word	0x20000084

08000dbc <RFButton_ctor>:

//${Shared::AO_RFButton} .....................................................
QActive * const AO_RFButton = &RFButton_inst.super;

//${Shared::RFButton_ctor} ...................................................
void RFButton_ctor(RFButton * const me) {
 8000dbc:	b510      	push	{r4, lr}
    QActive_ctor(&me->super, Q_STATE_CAST(&RFButton_initial));
 8000dbe:	4902      	ldr	r1, [pc, #8]	@ (8000dc8 <RFButton_ctor+0xc>)
 8000dc0:	f003 f8ba 	bl	8003f38 <QActive_ctor>

}
 8000dc4:	bd10      	pop	{r4, pc}
 8000dc6:	46c0      	nop			@ (mov r8, r8)
 8000dc8:	08000e51 	.word	0x08000e51

08000dcc <RFButton_receive_rf>:

//${AOs::RFButton} ...........................................................
RFButton RFButton_inst;

//${AOs::RFButton::receive_rf} ...............................................
void RFButton_receive_rf(void) {
 8000dcc:	b500      	push	{lr}
 8000dce:	b089      	sub	sp, #36	@ 0x24
    while(nrf24_data_available()) {
 8000dd0:	f003 fd3b 	bl	800484a <nrf24_data_available>
 8000dd4:	2800      	cmp	r0, #0
 8000dd6:	d101      	bne.n	8000ddc <RFButton_receive_rf+0x10>
                static QEvt const rlsEvt = { BUTTON_RELEASE_SIG, 0U, 0U };
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
            }

        }
}
 8000dd8:	b009      	add	sp, #36	@ 0x24
 8000dda:	bd00      	pop	{pc}
            nrf24_receive(payload, sizeof(payload));
 8000ddc:	2120      	movs	r1, #32
 8000dde:	4668      	mov	r0, sp
 8000de0:	f003 fd3c 	bl	800485c <nrf24_receive>
            if(payload[0] == 49U)
 8000de4:	466b      	mov	r3, sp
 8000de6:	781b      	ldrb	r3, [r3, #0]
 8000de8:	2b31      	cmp	r3, #49	@ 0x31
 8000dea:	d106      	bne.n	8000dfa <RFButton_receive_rf+0x2e>
                QACTIVE_POST(AO_Main_App, &nrfEvt, me);
 8000dec:	4809      	ldr	r0, [pc, #36]	@ (8000e14 <RFButton_receive_rf+0x48>)
 8000dee:	2300      	movs	r3, #0
 8000df0:	4909      	ldr	r1, [pc, #36]	@ (8000e18 <RFButton_receive_rf+0x4c>)
 8000df2:	4a0a      	ldr	r2, [pc, #40]	@ (8000e1c <RFButton_receive_rf+0x50>)
 8000df4:	6800      	ldr	r0, [r0, #0]
 8000df6:	f002 ff3f 	bl	8003c78 <QActive_post_>
            if(payload[0] == 50U)
 8000dfa:	466b      	mov	r3, sp
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b32      	cmp	r3, #50	@ 0x32
 8000e00:	d1e6      	bne.n	8000dd0 <RFButton_receive_rf+0x4>
                QACTIVE_POST(AO_Main_App, &rlsEvt, me);
 8000e02:	4804      	ldr	r0, [pc, #16]	@ (8000e14 <RFButton_receive_rf+0x48>)
 8000e04:	2300      	movs	r3, #0
 8000e06:	4906      	ldr	r1, [pc, #24]	@ (8000e20 <RFButton_receive_rf+0x54>)
 8000e08:	4a04      	ldr	r2, [pc, #16]	@ (8000e1c <RFButton_receive_rf+0x50>)
 8000e0a:	6800      	ldr	r0, [r0, #0]
 8000e0c:	f002 ff34 	bl	8003c78 <QActive_post_>
 8000e10:	e7de      	b.n	8000dd0 <RFButton_receive_rf+0x4>
 8000e12:	46c0      	nop			@ (mov r8, r8)
 8000e14:	08006014 	.word	0x08006014
 8000e18:	08006020 	.word	0x08006020
 8000e1c:	0000ffff 	.word	0x0000ffff
 8000e20:	08006018 	.word	0x08006018

08000e24 <RFButton_wait>:
}

//${AOs::RFButton::SM::wait} .................................................
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000e24:	880b      	ldrh	r3, [r1, #0]
QState RFButton_wait(RFButton * const me, QEvt const * const e) {
 8000e26:	b510      	push	{r4, lr}
    switch (e->sig) {
 8000e28:	2b01      	cmp	r3, #1
 8000e2a:	d005      	beq.n	8000e38 <RFButton_wait+0x14>
 8000e2c:	2b0b      	cmp	r3, #11
 8000e2e:	d008      	beq.n	8000e42 <RFButton_wait+0x1e>

            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&QHsm_top);
 8000e30:	4b05      	ldr	r3, [pc, #20]	@ (8000e48 <RFButton_wait+0x24>)
 8000e32:	6083      	str	r3, [r0, #8]
 8000e34:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000e36:	e003      	b.n	8000e40 <RFButton_wait+0x1c>
            printf("wait\n");
 8000e38:	4804      	ldr	r0, [pc, #16]	@ (8000e4c <RFButton_wait+0x28>)
 8000e3a:	f003 ffed 	bl	8004e18 <puts>
            status_ = Q_HANDLED();
 8000e3e:	2002      	movs	r0, #2
}
 8000e40:	bd10      	pop	{r4, pc}
            RFButton_receive_rf();
 8000e42:	f7ff ffc3 	bl	8000dcc <RFButton_receive_rf>
            break;
 8000e46:	e7fa      	b.n	8000e3e <RFButton_wait+0x1a>
 8000e48:	0800390d 	.word	0x0800390d
 8000e4c:	08005f76 	.word	0x08005f76

08000e50 <RFButton_initial>:
    return Q_TRAN(&RFButton_wait);
 8000e50:	4b01      	ldr	r3, [pc, #4]	@ (8000e58 <RFButton_initial+0x8>)
 8000e52:	6083      	str	r3, [r0, #8]
}
 8000e54:	2003      	movs	r0, #3
 8000e56:	4770      	bx	lr
 8000e58:	08000e25 	.word	0x08000e25

08000e5c <Sensor_wait_response>:
}

//${AOs::Sensor::SM::start_temperatur~::wait_response} .......................
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
    QState status_;
    switch (e->sig) {
 8000e5c:	880b      	ldrh	r3, [r1, #0]
QState Sensor_wait_response(Sensor * const me, QEvt const * const e) {
 8000e5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000e60:	0004      	movs	r4, r0
    switch (e->sig) {
 8000e62:	2b01      	cmp	r3, #1
 8000e64:	d005      	beq.n	8000e72 <Sensor_wait_response+0x16>
 8000e66:	2b0c      	cmp	r3, #12
 8000e68:	d00f      	beq.n	8000e8a <Sensor_wait_response+0x2e>
            }
            status_ = Q_HANDLED();
            break;
        }
        default: {
            status_ = Q_SUPER(&Sensor_start_temperature);
 8000e6a:	4b30      	ldr	r3, [pc, #192]	@ (8000f2c <Sensor_wait_response+0xd0>)
 8000e6c:	6083      	str	r3, [r0, #8]
 8000e6e:	2000      	movs	r0, #0
            break;
        }
    }
    return status_;
 8000e70:	e00a      	b.n	8000e88 <Sensor_wait_response+0x2c>
            me->bit_index = 0;
 8000e72:	0003      	movs	r3, r0
 8000e74:	2100      	movs	r1, #0
 8000e76:	3329      	adds	r3, #41	@ 0x29
 8000e78:	7019      	strb	r1, [r3, #0]
            memset(me->bits, 0, sizeof(me->bits));
 8000e7a:	2205      	movs	r2, #5
            me->byte_index = 0;
 8000e7c:	8541      	strh	r1, [r0, #42]	@ 0x2a
            me->pulse_count = 0;
 8000e7e:	70d9      	strb	r1, [r3, #3]
            memset(me->bits, 0, sizeof(me->bits));
 8000e80:	3024      	adds	r0, #36	@ 0x24
 8000e82:	f004 f8f3 	bl	800506c <memset>
            status_ = Q_HANDLED();
 8000e86:	2002      	movs	r0, #2
}
 8000e88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
            uint32_t pulse_length = ((DHT11Evt const *)e)->pulse_length;
 8000e8a:	688a      	ldr	r2, [r1, #8]
            me->pulse_count++;
 8000e8c:	0001      	movs	r1, r0
 8000e8e:	312c      	adds	r1, #44	@ 0x2c
 8000e90:	780b      	ldrb	r3, [r1, #0]
 8000e92:	3301      	adds	r3, #1
 8000e94:	b2db      	uxtb	r3, r3
 8000e96:	700b      	strb	r3, [r1, #0]
            if (me->pulse_count <= 2) {
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d9f4      	bls.n	8000e86 <Sensor_wait_response+0x2a>
            me->reading_high = !me->reading_high;
 8000e9c:	2101      	movs	r1, #1
 8000e9e:	302b      	adds	r0, #43	@ 0x2b
 8000ea0:	7803      	ldrb	r3, [r0, #0]
 8000ea2:	404b      	eors	r3, r1
 8000ea4:	7003      	strb	r3, [r0, #0]
            if (me->reading_high) {
 8000ea6:	d0ee      	beq.n	8000e86 <Sensor_wait_response+0x2a>
                    me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8000ea8:	3802      	subs	r0, #2
 8000eaa:	7803      	ldrb	r3, [r0, #0]
                if (pulse_length > 40) {  // threshold between 0 and 1
 8000eac:	2a28      	cmp	r2, #40	@ 0x28
 8000eae:	d90a      	bls.n	8000ec6 <Sensor_wait_response+0x6a>
                    me->bits[me->byte_index] |= (1 << (7 - me->bit_index));
 8000eb0:	2507      	movs	r5, #7
 8000eb2:	0022      	movs	r2, r4
 8000eb4:	1aed      	subs	r5, r5, r3
 8000eb6:	40a9      	lsls	r1, r5
 8000eb8:	322a      	adds	r2, #42	@ 0x2a
 8000eba:	7812      	ldrb	r2, [r2, #0]
 8000ebc:	18a2      	adds	r2, r4, r2
 8000ebe:	3205      	adds	r2, #5
 8000ec0:	7fd5      	ldrb	r5, [r2, #31]
 8000ec2:	4329      	orrs	r1, r5
 8000ec4:	77d1      	strb	r1, [r2, #31]
                me->bit_index++;
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	b2db      	uxtb	r3, r3
                if (me->bit_index > 7) {
 8000eca:	2b07      	cmp	r3, #7
 8000ecc:	d801      	bhi.n	8000ed2 <Sensor_wait_response+0x76>
                me->bit_index++;
 8000ece:	7003      	strb	r3, [r0, #0]
 8000ed0:	e7d9      	b.n	8000e86 <Sensor_wait_response+0x2a>
                    me->bit_index = 0;
 8000ed2:	2100      	movs	r1, #0
                    me->byte_index++;
 8000ed4:	0022      	movs	r2, r4
                    me->bit_index = 0;
 8000ed6:	7001      	strb	r1, [r0, #0]
                    me->byte_index++;
 8000ed8:	322a      	adds	r2, #42	@ 0x2a
 8000eda:	7813      	ldrb	r3, [r2, #0]
 8000edc:	3301      	adds	r3, #1
 8000ede:	b2db      	uxtb	r3, r3
 8000ee0:	7013      	strb	r3, [r2, #0]
                    if (me->byte_index >= 5) {
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	d9cf      	bls.n	8000e86 <Sensor_wait_response+0x2a>
                        HAL_TIM_IC_Stop_IT(&htim3, TIM_CHANNEL_1);
 8000ee6:	4812      	ldr	r0, [pc, #72]	@ (8000f30 <Sensor_wait_response+0xd4>)
 8000ee8:	f002 fc00 	bl	80036ec <HAL_TIM_IC_Stop_IT>
                        uint8_t checksum = me->bits[0] + me->bits[1] + me->bits[2] + me->bits[3];
 8000eec:	0021      	movs	r1, r4
 8000eee:	1d63      	adds	r3, r4, #5
 8000ef0:	7fdd      	ldrb	r5, [r3, #31]
 8000ef2:	1da3      	adds	r3, r4, #6
 8000ef4:	7fda      	ldrb	r2, [r3, #31]
 8000ef6:	1de3      	adds	r3, r4, #7
 8000ef8:	3108      	adds	r1, #8
 8000efa:	7fdb      	ldrb	r3, [r3, #31]
 8000efc:	7fce      	ldrb	r6, [r1, #31]
 8000efe:	18a8      	adds	r0, r5, r2
 8000f00:	1818      	adds	r0, r3, r0
 8000f02:	1830      	adds	r0, r6, r0
 8000f04:	b2c1      	uxtb	r1, r0
                        if (checksum == me->bits[4]) {
 8000f06:	0020      	movs	r0, r4
 8000f08:	3028      	adds	r0, #40	@ 0x28
 8000f0a:	7807      	ldrb	r7, [r0, #0]
 8000f0c:	428f      	cmp	r7, r1
 8000f0e:	d108      	bne.n	8000f22 <Sensor_wait_response+0xc6>
                            printf("Humidity: %u.%u%%  Temperature: %u.%uÂ°C\n",
 8000f10:	0029      	movs	r1, r5
 8000f12:	4808      	ldr	r0, [pc, #32]	@ (8000f34 <Sensor_wait_response+0xd8>)
 8000f14:	9600      	str	r6, [sp, #0]
 8000f16:	f003 ff19 	bl	8004d4c <iprintf>
                        status_ = Q_TRAN(&Sensor_waiting);
 8000f1a:	4b07      	ldr	r3, [pc, #28]	@ (8000f38 <Sensor_wait_response+0xdc>)
 8000f1c:	2003      	movs	r0, #3
 8000f1e:	60a3      	str	r3, [r4, #8]
                        break;
 8000f20:	e7b2      	b.n	8000e88 <Sensor_wait_response+0x2c>
                            printf("Checksum error! Expected: %u, Got: %u\n",
 8000f22:	003a      	movs	r2, r7
 8000f24:	4805      	ldr	r0, [pc, #20]	@ (8000f3c <Sensor_wait_response+0xe0>)
 8000f26:	f003 ff11 	bl	8004d4c <iprintf>
 8000f2a:	e7f6      	b.n	8000f1a <Sensor_wait_response+0xbe>
 8000f2c:	08000f71 	.word	0x08000f71
 8000f30:	20000240 	.word	0x20000240
 8000f34:	08005f7b 	.word	0x08005f7b
 8000f38:	08000f41 	.word	0x08000f41
 8000f3c:	08005fa5 	.word	0x08005fa5

08000f40 <Sensor_waiting>:
    switch (e->sig) {
 8000f40:	8809      	ldrh	r1, [r1, #0]
QState Sensor_waiting(Sensor * const me, QEvt const * const e) {
 8000f42:	0002      	movs	r2, r0
    switch (e->sig) {
 8000f44:	2002      	movs	r0, #2
 8000f46:	2901      	cmp	r1, #1
 8000f48:	d00a      	beq.n	8000f60 <Sensor_waiting+0x20>
 8000f4a:	2000      	movs	r0, #0
 8000f4c:	2909      	cmp	r1, #9
 8000f4e:	d108      	bne.n	8000f62 <Sensor_waiting+0x22>
            me->byte_index = 0;
 8000f50:	0011      	movs	r1, r2
            status_ = Q_TRAN(&Sensor_start_temperature);
 8000f52:	4b05      	ldr	r3, [pc, #20]	@ (8000f68 <Sensor_waiting+0x28>)
            me->byte_index = 0;
 8000f54:	312a      	adds	r1, #42	@ 0x2a
            for(int i=0;i<5;i++) me->bits[i]=0;
 8000f56:	6250      	str	r0, [r2, #36]	@ 0x24
 8000f58:	8510      	strh	r0, [r2, #40]	@ 0x28
            me->byte_index = 0;
 8000f5a:	7008      	strb	r0, [r1, #0]
            status_ = Q_TRAN(&Sensor_start_temperature);
 8000f5c:	6093      	str	r3, [r2, #8]
 8000f5e:	3003      	adds	r0, #3
}
 8000f60:	4770      	bx	lr
            status_ = Q_SUPER(&QHsm_top);
 8000f62:	4902      	ldr	r1, [pc, #8]	@ (8000f6c <Sensor_waiting+0x2c>)
 8000f64:	6091      	str	r1, [r2, #8]
            break;
 8000f66:	e7fb      	b.n	8000f60 <Sensor_waiting+0x20>
 8000f68:	08000f71 	.word	0x08000f71
 8000f6c:	0800390d 	.word	0x0800390d

08000f70 <Sensor_start_temperature>:
QState Sensor_start_temperature(Sensor * const me, QEvt const * const e) {
 8000f70:	b570      	push	{r4, r5, r6, lr}
    switch (e->sig) {
 8000f72:	880e      	ldrh	r6, [r1, #0]
QState Sensor_start_temperature(Sensor * const me, QEvt const * const e) {
 8000f74:	0005      	movs	r5, r0
            status_ = Q_SUPER(&QHsm_top);
 8000f76:	2400      	movs	r4, #0
    switch (e->sig) {
 8000f78:	4b0d      	ldr	r3, [pc, #52]	@ (8000fb0 <Sensor_start_temperature+0x40>)
 8000f7a:	2e03      	cmp	r6, #3
 8000f7c:	d115      	bne.n	8000faa <Sensor_start_temperature+0x3a>
            DHT11_SetPinOutput();
 8000f7e:	f000 f9b5 	bl	80012ec <DHT11_SetPinOutput>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000f82:	0022      	movs	r2, r4
            DHT11_SetPinInput();
 8000f84:	0034      	movs	r4, r6
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000f86:	2140      	movs	r1, #64	@ 0x40
 8000f88:	480a      	ldr	r0, [pc, #40]	@ (8000fb4 <Sensor_start_temperature+0x44>)
 8000f8a:	f000 fdb7 	bl	8001afc <HAL_GPIO_WritePin>
            Delay_ms(20);
 8000f8e:	2014      	movs	r0, #20
 8000f90:	f000 fa0a 	bl	80013a8 <Delay_ms>
            HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 8000f94:	2201      	movs	r2, #1
 8000f96:	2140      	movs	r1, #64	@ 0x40
 8000f98:	4806      	ldr	r0, [pc, #24]	@ (8000fb4 <Sensor_start_temperature+0x44>)
 8000f9a:	f000 fdaf 	bl	8001afc <HAL_GPIO_WritePin>
            Delay_us(30);
 8000f9e:	201e      	movs	r0, #30
 8000fa0:	f000 f9c2 	bl	8001328 <Delay_us>
            DHT11_SetPinInput();
 8000fa4:	f000 f9ca 	bl	800133c <DHT11_SetPinInput>
 8000fa8:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <Sensor_start_temperature+0x48>)
}
 8000faa:	0020      	movs	r0, r4
            status_ = Q_TRAN(&Sensor_wait_response);
 8000fac:	60ab      	str	r3, [r5, #8]
}
 8000fae:	bd70      	pop	{r4, r5, r6, pc}
 8000fb0:	0800390d 	.word	0x0800390d
 8000fb4:	50000800 	.word	0x50000800
 8000fb8:	08000e5d 	.word	0x08000e5d

08000fbc <Sensor_initial>:
    return Q_TRAN(&Sensor_waiting);
 8000fbc:	4b01      	ldr	r3, [pc, #4]	@ (8000fc4 <Sensor_initial+0x8>)
 8000fbe:	6083      	str	r3, [r0, #8]
}
 8000fc0:	2003      	movs	r0, #3
 8000fc2:	4770      	bx	lr
 8000fc4:	08000f41 	.word	0x08000f41

08000fc8 <HAL_MspInit>:

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc8:	2101      	movs	r1, #1
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <HAL_MspInit+0x2c>)
{
 8000fcc:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fce:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	641a      	str	r2, [r3, #64]	@ 0x40
 8000fd4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000fd6:	400a      	ands	r2, r1
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd8:	2180      	movs	r1, #128	@ 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fda:	9200      	str	r2, [sp, #0]
 8000fdc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000fe0:	0549      	lsls	r1, r1, #21
 8000fe2:	430a      	orrs	r2, r1
 8000fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000fe8:	400b      	ands	r3, r1
 8000fea:	9301      	str	r3, [sp, #4]
 8000fec:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fee:	b002      	add	sp, #8
 8000ff0:	4770      	bx	lr
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	40021000 	.word	0x40021000

08000ff8 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ff8:	b510      	push	{r4, lr}
 8000ffa:	0004      	movs	r4, r0
 8000ffc:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffe:	2214      	movs	r2, #20
 8001000:	2100      	movs	r1, #0
 8001002:	a802      	add	r0, sp, #8
 8001004:	f004 f832 	bl	800506c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001008:	221c      	movs	r2, #28
 800100a:	2100      	movs	r1, #0
 800100c:	a807      	add	r0, sp, #28
 800100e:	f004 f82d 	bl	800506c <memset>
  if(hadc->Instance==ADC1)
 8001012:	4b16      	ldr	r3, [pc, #88]	@ (800106c <HAL_ADC_MspInit+0x74>)
 8001014:	6822      	ldr	r2, [r4, #0]
 8001016:	429a      	cmp	r2, r3
 8001018:	d125      	bne.n	8001066 <HAL_ADC_MspInit+0x6e>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800101a:	2320      	movs	r3, #32
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800101c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800101e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001020:	f001 fa42 	bl	80024a8 <HAL_RCCEx_PeriphCLKConfig>
 8001024:	2800      	cmp	r0, #0
 8001026:	d001      	beq.n	800102c <HAL_ADC_MspInit+0x34>
    {
      Error_Handler();
 8001028:	f7ff fbd8 	bl	80007dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800102c:	2180      	movs	r1, #128	@ 0x80
 800102e:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <HAL_ADC_MspInit+0x78>)
 8001030:	0349      	lsls	r1, r1, #13
 8001032:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8001034:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_ADC_CLK_ENABLE();
 8001036:	430a      	orrs	r2, r1
 8001038:	641a      	str	r2, [r3, #64]	@ 0x40
 800103a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 800103c:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_ADC_CLK_ENABLE();
 800103e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001040:	2101      	movs	r1, #1
    __HAL_RCC_ADC_CLK_ENABLE();
 8001042:	9200      	str	r2, [sp, #0]
 8001044:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001046:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001048:	430a      	orrs	r2, r1
 800104a:	635a      	str	r2, [r3, #52]	@ 0x34
 800104c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800104e:	400b      	ands	r3, r1
 8001050:	9301      	str	r3, [sp, #4]
 8001052:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ADC_MOIST_Pin;
 8001054:	2310      	movs	r3, #16
 8001056:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001058:	3b0d      	subs	r3, #13
 800105a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800105c:	2300      	movs	r3, #0
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 800105e:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001060:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(ADC_MOIST_GPIO_Port, &GPIO_InitStruct);
 8001062:	f000 fc8b 	bl	800197c <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001066:	b00e      	add	sp, #56	@ 0x38
 8001068:	bd10      	pop	{r4, pc}
 800106a:	46c0      	nop			@ (mov r8, r8)
 800106c:	40012400 	.word	0x40012400
 8001070:	40021000 	.word	0x40021000

08001074 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001074:	b510      	push	{r4, lr}
 8001076:	0004      	movs	r4, r0
 8001078:	b08e      	sub	sp, #56	@ 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800107a:	2214      	movs	r2, #20
 800107c:	2100      	movs	r1, #0
 800107e:	a802      	add	r0, sp, #8
 8001080:	f003 fff4 	bl	800506c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001084:	221c      	movs	r2, #28
 8001086:	2100      	movs	r1, #0
 8001088:	a807      	add	r0, sp, #28
 800108a:	f003 ffef 	bl	800506c <memset>
  if(hi2c->Instance==I2C1)
 800108e:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <HAL_I2C_MspInit+0x7c>)
 8001090:	6822      	ldr	r2, [r4, #0]
 8001092:	429a      	cmp	r2, r3
 8001094:	d129      	bne.n	80010ea <HAL_I2C_MspInit+0x76>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001096:	2302      	movs	r3, #2
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001098:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800109a:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800109c:	f001 fa04 	bl	80024a8 <HAL_RCCEx_PeriphCLKConfig>
 80010a0:	2800      	cmp	r0, #0
 80010a2:	d001      	beq.n	80010a8 <HAL_I2C_MspInit+0x34>
    {
      Error_Handler();
 80010a4:	f7ff fb9a 	bl	80007dc <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a8:	2201      	movs	r2, #1
 80010aa:	4c12      	ldr	r4, [pc, #72]	@ (80010f4 <HAL_I2C_MspInit+0x80>)
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ac:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b0:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b2:	4313      	orrs	r3, r2
 80010b4:	6363      	str	r3, [r4, #52]	@ 0x34
 80010b6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010b8:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	4013      	ands	r3, r2
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80010c0:	23c0      	movs	r3, #192	@ 0xc0
 80010c2:	00db      	lsls	r3, r3, #3
 80010c4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80010c6:	2312      	movs	r3, #18
 80010c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ce:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80010d0:	3306      	adds	r3, #6
 80010d2:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d4:	f000 fc52 	bl	800197c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80010d8:	2280      	movs	r2, #128	@ 0x80
 80010da:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80010dc:	0392      	lsls	r2, r2, #14
 80010de:	4313      	orrs	r3, r2
 80010e0:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80010e2:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80010e4:	4013      	ands	r3, r2
 80010e6:	9301      	str	r3, [sp, #4]
 80010e8:	9b01      	ldr	r3, [sp, #4]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80010ea:	b00e      	add	sp, #56	@ 0x38
 80010ec:	bd10      	pop	{r4, pc}
 80010ee:	46c0      	nop			@ (mov r8, r8)
 80010f0:	40005400 	.word	0x40005400
 80010f4:	40021000 	.word	0x40021000

080010f8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80010f8:	b530      	push	{r4, r5, lr}
 80010fa:	0004      	movs	r4, r0
 80010fc:	b091      	sub	sp, #68	@ 0x44
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	2214      	movs	r2, #20
 8001100:	2100      	movs	r1, #0
 8001102:	a804      	add	r0, sp, #16
 8001104:	f003 ffb2 	bl	800506c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001108:	221c      	movs	r2, #28
 800110a:	2100      	movs	r1, #0
 800110c:	a809      	add	r0, sp, #36	@ 0x24
 800110e:	f003 ffad 	bl	800506c <memset>
  if(hspi->Instance==SPI1)
 8001112:	4b22      	ldr	r3, [pc, #136]	@ (800119c <HAL_SPI_MspInit+0xa4>)
 8001114:	6822      	ldr	r2, [r4, #0]
 8001116:	429a      	cmp	r2, r3
 8001118:	d13d      	bne.n	8001196 <HAL_SPI_MspInit+0x9e>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800111a:	2304      	movs	r3, #4
    PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800111c:	a809      	add	r0, sp, #36	@ 0x24
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2S1;
 800111e:	9309      	str	r3, [sp, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001120:	f001 f9c2 	bl	80024a8 <HAL_RCCEx_PeriphCLKConfig>
 8001124:	2800      	cmp	r0, #0
 8001126:	d001      	beq.n	800112c <HAL_SPI_MspInit+0x34>
    {
      Error_Handler();
 8001128:	f7ff fb58 	bl	80007dc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800112c:	2180      	movs	r1, #128	@ 0x80
 800112e:	4b1c      	ldr	r3, [pc, #112]	@ (80011a0 <HAL_SPI_MspInit+0xa8>)
 8001130:	0149      	lsls	r1, r1, #5
 8001132:	6c1a      	ldr	r2, [r3, #64]	@ 0x40

    __HAL_RCC_GPIOA_CLK_ENABLE();
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001134:	2502      	movs	r5, #2
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001136:	430a      	orrs	r2, r1
 8001138:	641a      	str	r2, [r3, #64]	@ 0x40
 800113a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113c:	20a0      	movs	r0, #160	@ 0xa0
    __HAL_RCC_SPI1_CLK_ENABLE();
 800113e:	400a      	ands	r2, r1
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001140:	2101      	movs	r1, #1
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001142:	9201      	str	r2, [sp, #4]
 8001144:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001146:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001148:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800114a:	430a      	orrs	r2, r1
 800114c:	635a      	str	r2, [r3, #52]	@ 0x34
 800114e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001150:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001152:	400a      	ands	r2, r1
 8001154:	9202      	str	r2, [sp, #8]
 8001156:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001158:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115a:	a904      	add	r1, sp, #16
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800115c:	432a      	orrs	r2, r5
 800115e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001160:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001162:	9505      	str	r5, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001164:	402b      	ands	r3, r5
 8001166:	9303      	str	r3, [sp, #12]
 8001168:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800116a:	23c0      	movs	r3, #192	@ 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800116e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001170:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001172:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	f000 fc02 	bl	800197c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001178:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800117a:	480a      	ldr	r0, [pc, #40]	@ (80011a4 <HAL_SPI_MspInit+0xac>)
 800117c:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800117e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001180:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001184:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8001186:	9408      	str	r4, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001188:	f000 fbf8 	bl	800197c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800118c:	0022      	movs	r2, r4
 800118e:	0021      	movs	r1, r4
 8001190:	2019      	movs	r0, #25
 8001192:	f000 fbaf 	bl	80018f4 <HAL_NVIC_SetPriority>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001196:	b011      	add	sp, #68	@ 0x44
 8001198:	bd30      	pop	{r4, r5, pc}
 800119a:	46c0      	nop			@ (mov r8, r8)
 800119c:	40013000 	.word	0x40013000
 80011a0:	40021000 	.word	0x40021000
 80011a4:	50000400 	.word	0x50000400

080011a8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80011a8:	b510      	push	{r4, lr}
 80011aa:	0004      	movs	r4, r0
 80011ac:	b08a      	sub	sp, #40	@ 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011ae:	2214      	movs	r2, #20
 80011b0:	2100      	movs	r1, #0
 80011b2:	a805      	add	r0, sp, #20
 80011b4:	f003 ff5a 	bl	800506c <memset>
  if(htim_base->Instance==TIM3)
 80011b8:	6823      	ldr	r3, [r4, #0]
 80011ba:	4a1d      	ldr	r2, [pc, #116]	@ (8001230 <HAL_TIM_Base_MspInit+0x88>)
 80011bc:	4293      	cmp	r3, r2
 80011be:	d11b      	bne.n	80011f8 <HAL_TIM_Base_MspInit+0x50>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011c0:	2202      	movs	r2, #2

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c2:	2004      	movs	r0, #4
    __HAL_RCC_TIM3_CLK_ENABLE();
 80011c4:	4b1b      	ldr	r3, [pc, #108]	@ (8001234 <HAL_TIM_Base_MspInit+0x8c>)
 80011c6:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80011c8:	4311      	orrs	r1, r2
 80011ca:	63d9      	str	r1, [r3, #60]	@ 0x3c
 80011cc:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80011ce:	4011      	ands	r1, r2
 80011d0:	9101      	str	r1, [sp, #4]
 80011d2:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80011d6:	4301      	orrs	r1, r0
 80011d8:	6359      	str	r1, [r3, #52]	@ 0x34
 80011da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011dc:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011de:	4003      	ands	r3, r0
 80011e0:	9302      	str	r3, [sp, #8]
 80011e2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011e4:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011e6:	4814      	ldr	r0, [pc, #80]	@ (8001238 <HAL_TIM_Base_MspInit+0x90>)
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80011e8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80011ea:	3b3f      	subs	r3, #63	@ 0x3f
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ec:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80011ee:	9309      	str	r3, [sp, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011f0:	f000 fbc4 	bl	800197c <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM17_MspInit 1 */

    /* USER CODE END TIM17_MspInit 1 */
  }

}
 80011f4:	b00a      	add	sp, #40	@ 0x28
 80011f6:	bd10      	pop	{r4, pc}
  else if(htim_base->Instance==TIM14)
 80011f8:	4a10      	ldr	r2, [pc, #64]	@ (800123c <HAL_TIM_Base_MspInit+0x94>)
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d10a      	bne.n	8001214 <HAL_TIM_Base_MspInit+0x6c>
    __HAL_RCC_TIM14_CLK_ENABLE();
 80011fe:	2180      	movs	r1, #128	@ 0x80
 8001200:	4b0c      	ldr	r3, [pc, #48]	@ (8001234 <HAL_TIM_Base_MspInit+0x8c>)
 8001202:	0209      	lsls	r1, r1, #8
 8001204:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001206:	430a      	orrs	r2, r1
 8001208:	641a      	str	r2, [r3, #64]	@ 0x40
 800120a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800120c:	400b      	ands	r3, r1
 800120e:	9303      	str	r3, [sp, #12]
 8001210:	9b03      	ldr	r3, [sp, #12]
 8001212:	e7ef      	b.n	80011f4 <HAL_TIM_Base_MspInit+0x4c>
  else if(htim_base->Instance==TIM17)
 8001214:	4a0a      	ldr	r2, [pc, #40]	@ (8001240 <HAL_TIM_Base_MspInit+0x98>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d1ec      	bne.n	80011f4 <HAL_TIM_Base_MspInit+0x4c>
    __HAL_RCC_TIM17_CLK_ENABLE();
 800121a:	2180      	movs	r1, #128	@ 0x80
 800121c:	4b05      	ldr	r3, [pc, #20]	@ (8001234 <HAL_TIM_Base_MspInit+0x8c>)
 800121e:	02c9      	lsls	r1, r1, #11
 8001220:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001222:	430a      	orrs	r2, r1
 8001224:	641a      	str	r2, [r3, #64]	@ 0x40
 8001226:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001228:	400b      	ands	r3, r1
 800122a:	9304      	str	r3, [sp, #16]
 800122c:	9b04      	ldr	r3, [sp, #16]
}
 800122e:	e7e1      	b.n	80011f4 <HAL_TIM_Base_MspInit+0x4c>
 8001230:	40000400 	.word	0x40000400
 8001234:	40021000 	.word	0x40021000
 8001238:	50000800 	.word	0x50000800
 800123c:	40002000 	.word	0x40002000
 8001240:	40014800 	.word	0x40014800

08001244 <HardFault_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001244:	b510      	push	{r4, lr}
 8001246:	b672      	cpsid	i
  /* USER CODE BEGIN HardFault_IRQn 0 */
	__disable_irq();
	Q_onError("HAL Error", 0U);
 8001248:	2100      	movs	r1, #0
 800124a:	4802      	ldr	r0, [pc, #8]	@ (8001254 <HardFault_Handler+0x10>)
 800124c:	f7ff f97e 	bl	800054c <Q_onError>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001250:	e7fe      	b.n	8001250 <HardFault_Handler+0xc>
 8001252:	46c0      	nop			@ (mov r8, r8)
 8001254:	08005f33 	.word	0x08005f33

08001258 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001258:	4770      	bx	lr

0800125a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800125a:	b570      	push	{r4, r5, r6, lr}
 800125c:	000e      	movs	r6, r1
 800125e:	0014      	movs	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001260:	2500      	movs	r5, #0
 8001262:	42a5      	cmp	r5, r4
 8001264:	db01      	blt.n	800126a <_read+0x10>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 8001266:	0020      	movs	r0, r4
 8001268:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 800126a:	e000      	b.n	800126e <_read+0x14>
 800126c:	bf00      	nop
 800126e:	5570      	strb	r0, [r6, r5]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001270:	3501      	adds	r5, #1
 8001272:	e7f6      	b.n	8001262 <_read+0x8>

08001274 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001274:	b510      	push	{r4, lr}
 8001276:	1e14      	subs	r4, r2, #0
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001278:	dd02      	ble.n	8001280 <_write+0xc>
  {
    __io_putchar(*ptr++);
 800127a:	7808      	ldrb	r0, [r1, #0]
 800127c:	e000      	b.n	8001280 <_write+0xc>
 800127e:	bf00      	nop
	  //HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
	  return len;

  }
  return len;
}
 8001280:	0020      	movs	r0, r4
 8001282:	bd10      	pop	{r4, pc}

08001284 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
 8001284:	2001      	movs	r0, #1
}
 8001286:	4240      	negs	r0, r0
 8001288:	4770      	bx	lr

0800128a <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800128a:	2380      	movs	r3, #128	@ 0x80
 800128c:	019b      	lsls	r3, r3, #6
  return 0;
}
 800128e:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001290:	604b      	str	r3, [r1, #4]
}
 8001292:	4770      	bx	lr

08001294 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001294:	2001      	movs	r0, #1
 8001296:	4770      	bx	lr

08001298 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8001298:	2000      	movs	r0, #0
 800129a:	4770      	bx	lr

0800129c <_sbrk>:
void *_sbrk(ptrdiff_t incr)
{
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800129c:	490b      	ldr	r1, [pc, #44]	@ (80012cc <_sbrk+0x30>)
 800129e:	4a0c      	ldr	r2, [pc, #48]	@ (80012d0 <_sbrk+0x34>)
{
 80012a0:	0003      	movs	r3, r0
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80012a2:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80012a4:	490b      	ldr	r1, [pc, #44]	@ (80012d4 <_sbrk+0x38>)
{
 80012a6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80012a8:	6808      	ldr	r0, [r1, #0]
 80012aa:	2800      	cmp	r0, #0
 80012ac:	d101      	bne.n	80012b2 <_sbrk+0x16>
  {
    __sbrk_heap_end = &_end;
 80012ae:	480a      	ldr	r0, [pc, #40]	@ (80012d8 <_sbrk+0x3c>)
 80012b0:	6008      	str	r0, [r1, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80012b2:	6808      	ldr	r0, [r1, #0]
 80012b4:	18c3      	adds	r3, r0, r3
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d906      	bls.n	80012c8 <_sbrk+0x2c>
  {
    errno = ENOMEM;
 80012ba:	f003 ff2d 	bl	8005118 <__errno>
 80012be:	230c      	movs	r3, #12
 80012c0:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80012c2:	2001      	movs	r0, #1
 80012c4:	4240      	negs	r0, r0

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80012c6:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80012c8:	600b      	str	r3, [r1, #0]
  return (void *)prev_heap_end;
 80012ca:	e7fc      	b.n	80012c6 <_sbrk+0x2a>
 80012cc:	00000400 	.word	0x00000400
 80012d0:	20003000 	.word	0x20003000
 80012d4:	20000468 	.word	0x20000468
 80012d8:	200008b0 	.word	0x200008b0

080012dc <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012dc:	2280      	movs	r2, #128	@ 0x80
 80012de:	4b02      	ldr	r3, [pc, #8]	@ (80012e8 <SystemInit+0xc>)
 80012e0:	0512      	lsls	r2, r2, #20
 80012e2:	609a      	str	r2, [r3, #8]
#endif
}
 80012e4:	4770      	bx	lr
 80012e6:	46c0      	nop			@ (mov r8, r8)
 80012e8:	e000ed00 	.word	0xe000ed00

080012ec <DHT11_SetPinOutput>:
    return 0; // success
}


void DHT11_SetPinOutput(void)
{
 80012ec:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	220c      	movs	r2, #12
 80012f0:	2100      	movs	r1, #0
 80012f2:	a803      	add	r0, sp, #12
 80012f4:	f003 feba 	bl	800506c <memset>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f8:	2108      	movs	r1, #8
 80012fa:	4b09      	ldr	r3, [pc, #36]	@ (8001320 <DHT11_SetPinOutput+0x34>)
    GPIO_InitStruct.Pin = DHT11_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80012fc:	4809      	ldr	r0, [pc, #36]	@ (8001324 <DHT11_SetPinOutput+0x38>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012fe:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001300:	430a      	orrs	r2, r1
 8001302:	635a      	str	r2, [r3, #52]	@ 0x34
 8001304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001306:	400b      	ands	r3, r1
 8001308:	9300      	str	r3, [sp, #0]
 800130a:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = DHT11_PIN;
 800130c:	2340      	movs	r3, #64	@ 0x40
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800130e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = DHT11_PIN;
 8001310:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001312:	3b3f      	subs	r3, #63	@ 0x3f
 8001314:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001316:	f000 fb31 	bl	800197c <HAL_GPIO_Init>
}
 800131a:	b007      	add	sp, #28
 800131c:	bd00      	pop	{pc}
 800131e:	46c0      	nop			@ (mov r8, r8)
 8001320:	40021000 	.word	0x40021000
 8001324:	50000800 	.word	0x50000800

08001328 <Delay_us>:
}


void Delay_us(uint16_t us)
{
    __HAL_TIM_SET_COUNTER(&htim14, 0);          // reset counter
 8001328:	2200      	movs	r2, #0
 800132a:	4b03      	ldr	r3, [pc, #12]	@ (8001338 <Delay_us+0x10>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim14) < us); // wait until counter reaches 'us'
 8001330:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001332:	4282      	cmp	r2, r0
 8001334:	d3fc      	bcc.n	8001330 <Delay_us+0x8>
}
 8001336:	4770      	bx	lr
 8001338:	200001f4 	.word	0x200001f4

0800133c <DHT11_SetPinInput>:
{
 800133c:	b510      	push	{r4, lr}
		    GPIO_InitTypeDef GPIO_InitStruct = {0};
 800133e:	2408      	movs	r4, #8
{
 8001340:	b086      	sub	sp, #24
		    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001342:	0022      	movs	r2, r4
 8001344:	2100      	movs	r1, #0
 8001346:	a803      	add	r0, sp, #12
 8001348:	f003 fe90 	bl	800506c <memset>
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 800134c:	4b12      	ldr	r3, [pc, #72]	@ (8001398 <DHT11_SetPinInput+0x5c>)
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800134e:	a901      	add	r1, sp, #4
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001350:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8001352:	4812      	ldr	r0, [pc, #72]	@ (800139c <DHT11_SetPinInput+0x60>)
		    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001354:	4322      	orrs	r2, r4
 8001356:	635a      	str	r2, [r3, #52]	@ 0x34
 8001358:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800135a:	4022      	ands	r2, r4
 800135c:	9200      	str	r2, [sp, #0]
 800135e:	9b00      	ldr	r3, [sp, #0]
		    GPIO_InitStruct.Pin = DHT11_PIN;
 8001360:	2340      	movs	r3, #64	@ 0x40
 8001362:	9301      	str	r3, [sp, #4]
		    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001364:	3b3e      	subs	r3, #62	@ 0x3e
 8001366:	9302      	str	r3, [sp, #8]
		    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 8001368:	3b01      	subs	r3, #1
 800136a:	9305      	str	r3, [sp, #20]
		    HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 800136c:	f000 fb06 	bl	800197c <HAL_GPIO_Init>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001370:	21c4      	movs	r1, #196	@ 0xc4
 8001372:	20ff      	movs	r0, #255	@ 0xff
 8001374:	4b0a      	ldr	r3, [pc, #40]	@ (80013a0 <DHT11_SetPinInput+0x64>)
 8001376:	0089      	lsls	r1, r1, #2
 8001378:	585a      	ldr	r2, [r3, r1]
 800137a:	4382      	bics	r2, r0
 800137c:	505a      	str	r2, [r3, r1]
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800137e:	2280      	movs	r2, #128	@ 0x80
 8001380:	0252      	lsls	r2, r2, #9
 8001382:	601a      	str	r2, [r3, #0]
		    Delay_us(10);
 8001384:	38f5      	subs	r0, #245	@ 0xf5
 8001386:	f7ff ffcf 	bl	8001328 <Delay_us>
		    HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 800138a:	2100      	movs	r1, #0
 800138c:	4805      	ldr	r0, [pc, #20]	@ (80013a4 <DHT11_SetPinInput+0x68>)
 800138e:	f002 f925 	bl	80035dc <HAL_TIM_IC_Start_IT>
}
 8001392:	b006      	add	sp, #24
 8001394:	bd10      	pop	{r4, pc}
 8001396:	46c0      	nop			@ (mov r8, r8)
 8001398:	40021000 	.word	0x40021000
 800139c:	50000800 	.word	0x50000800
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	20000240 	.word	0x20000240

080013a8 <Delay_ms>:

void Delay_ms(uint16_t ms)
{
    __HAL_TIM_SET_COUNTER(&htim17, 0);          // reset counter
 80013a8:	2200      	movs	r2, #0
 80013aa:	4b03      	ldr	r3, [pc, #12]	@ (80013b8 <Delay_ms+0x10>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	625a      	str	r2, [r3, #36]	@ 0x24
    while (__HAL_TIM_GET_COUNTER(&htim17) < ms); // wait until counter reaches 'us'
 80013b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80013b2:	4282      	cmp	r2, r0
 80013b4:	d3fc      	bcc.n	80013b0 <Delay_ms+0x8>
}
 80013b6:	4770      	bx	lr
 80013b8:	200001a8 	.word	0x200001a8

080013bc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013bc:	480d      	ldr	r0, [pc, #52]	@ (80013f4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013be:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013c0:	f7ff ff8c 	bl	80012dc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80013c4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80013c6:	e003      	b.n	80013d0 <LoopCopyDataInit>

080013c8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80013c8:	4b0b      	ldr	r3, [pc, #44]	@ (80013f8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80013ca:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80013cc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80013ce:	3104      	adds	r1, #4

080013d0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013d0:	480a      	ldr	r0, [pc, #40]	@ (80013fc <LoopForever+0xa>)
  ldr r3, =_edata
 80013d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001400 <LoopForever+0xe>)
  adds r2, r0, r1
 80013d4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80013d6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80013d8:	d3f6      	bcc.n	80013c8 <CopyDataInit>
  ldr r2, =_sbss
 80013da:	4a0a      	ldr	r2, [pc, #40]	@ (8001404 <LoopForever+0x12>)
  b LoopFillZerobss
 80013dc:	e002      	b.n	80013e4 <LoopFillZerobss>

080013de <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80013de:	2300      	movs	r3, #0
  str  r3, [r2]
 80013e0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013e2:	3204      	adds	r2, #4

080013e4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80013e4:	4b08      	ldr	r3, [pc, #32]	@ (8001408 <LoopForever+0x16>)
  cmp r2, r3
 80013e6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013e8:	d3f9      	bcc.n	80013de <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80013ea:	f003 fe9b 	bl	8005124 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ee:	f7ff fa2b 	bl	8000848 <main>

080013f2 <LoopForever>:

LoopForever:
    b LoopForever
 80013f2:	e7fe      	b.n	80013f2 <LoopForever>
  ldr   r0, =_estack
 80013f4:	20003000 	.word	0x20003000
  ldr r3, =_sidata
 80013f8:	08007454 	.word	0x08007454
  ldr r0, =_sdata
 80013fc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001400:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8001404:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 8001408:	200008b0 	.word	0x200008b0

0800140c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800140c:	e7fe      	b.n	800140c <ADC1_IRQHandler>
	...

08001410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001410:	b570      	push	{r4, r5, r6, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 8001412:	4b10      	ldr	r3, [pc, #64]	@ (8001454 <HAL_InitTick+0x44>)
{
 8001414:	0005      	movs	r5, r0
  if ((uint32_t)uwTickFreq != 0UL)
 8001416:	7819      	ldrb	r1, [r3, #0]
 8001418:	2900      	cmp	r1, #0
 800141a:	d101      	bne.n	8001420 <HAL_InitTick+0x10>
        status = HAL_ERROR;
      }
    }
    else
    {
      status = HAL_ERROR;
 800141c:	2001      	movs	r0, #1
    status = HAL_ERROR;
  }

  /* Return function status */
  return status;
}
 800141e:	bd70      	pop	{r4, r5, r6, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001420:	20fa      	movs	r0, #250	@ 0xfa
 8001422:	0080      	lsls	r0, r0, #2
 8001424:	f7fe fe84 	bl	8000130 <__udivsi3>
 8001428:	4c0b      	ldr	r4, [pc, #44]	@ (8001458 <HAL_InitTick+0x48>)
 800142a:	0001      	movs	r1, r0
 800142c:	6820      	ldr	r0, [r4, #0]
 800142e:	f7fe fe7f 	bl	8000130 <__udivsi3>
 8001432:	f000 fa89 	bl	8001948 <HAL_SYSTICK_Config>
 8001436:	1e04      	subs	r4, r0, #0
 8001438:	d1f0      	bne.n	800141c <HAL_InitTick+0xc>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143a:	2d03      	cmp	r5, #3
 800143c:	d8ee      	bhi.n	800141c <HAL_InitTick+0xc>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800143e:	0002      	movs	r2, r0
 8001440:	2001      	movs	r0, #1
 8001442:	0029      	movs	r1, r5
 8001444:	4240      	negs	r0, r0
 8001446:	f000 fa55 	bl	80018f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800144a:	4b04      	ldr	r3, [pc, #16]	@ (800145c <HAL_InitTick+0x4c>)
 800144c:	0020      	movs	r0, r4
 800144e:	601d      	str	r5, [r3, #0]
  return status;
 8001450:	e7e5      	b.n	800141e <HAL_InitTick+0xe>
 8001452:	46c0      	nop			@ (mov r8, r8)
 8001454:	20000004 	.word	0x20000004
 8001458:	20000000 	.word	0x20000000
 800145c:	20000008 	.word	0x20000008

08001460 <HAL_Init>:
{
 8001460:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001462:	2003      	movs	r0, #3
 8001464:	f7ff ffd4 	bl	8001410 <HAL_InitTick>
 8001468:	1e04      	subs	r4, r0, #0
 800146a:	d103      	bne.n	8001474 <HAL_Init+0x14>
    HAL_MspInit();
 800146c:	f7ff fdac 	bl	8000fc8 <HAL_MspInit>
}
 8001470:	0020      	movs	r0, r4
 8001472:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8001474:	2401      	movs	r4, #1
 8001476:	e7fb      	b.n	8001470 <HAL_Init+0x10>

08001478 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001478:	4b01      	ldr	r3, [pc, #4]	@ (8001480 <HAL_GetTick+0x8>)
 800147a:	6818      	ldr	r0, [r3, #0]
}
 800147c:	4770      	bx	lr
 800147e:	46c0      	nop			@ (mov r8, r8)
 8001480:	2000046c 	.word	0x2000046c

08001484 <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001484:	6880      	ldr	r0, [r0, #8]
 8001486:	0740      	lsls	r0, r0, #29
 8001488:	0fc0      	lsrs	r0, r0, #31
}
 800148a:	4770      	bx	lr

0800148c <HAL_ADC_Init>:
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR1 = 0UL;
  uint32_t tmpCFGR2 = 0UL;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800148c:	2300      	movs	r3, #0
{
 800148e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001490:	b085      	sub	sp, #20
 8001492:	0004      	movs	r4, r0
  __IO uint32_t wait_loop_index = 0UL;
 8001494:	9303      	str	r3, [sp, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001496:	4298      	cmp	r0, r3
 8001498:	d100      	bne.n	800149c <HAL_ADC_Init+0x10>
 800149a:	e0ef      	b.n	800167c <HAL_ADC_Init+0x1f0>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800149c:	6d85      	ldr	r5, [r0, #88]	@ 0x58
 800149e:	429d      	cmp	r5, r3
 80014a0:	d105      	bne.n	80014ae <HAL_ADC_Init+0x22>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014a2:	f7ff fda9 	bl	8000ff8 <HAL_ADC_MspInit>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80014a6:	0023      	movs	r3, r4
 80014a8:	3354      	adds	r3, #84	@ 0x54
    ADC_CLEAR_ERRORCODE(hadc);
 80014aa:	65e5      	str	r5, [r4, #92]	@ 0x5c
    hadc->Lock = HAL_UNLOCKED;
 80014ac:	701d      	strb	r5, [r3, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80014ae:	2380      	movs	r3, #128	@ 0x80
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80014b0:	6825      	ldr	r5, [r4, #0]
 80014b2:	055b      	lsls	r3, r3, #21
 80014b4:	68aa      	ldr	r2, [r5, #8]
 80014b6:	421a      	tst	r2, r3
 80014b8:	d100      	bne.n	80014bc <HAL_ADC_Init+0x30>
 80014ba:	e0a7      	b.n	800160c <HAL_ADC_Init+0x180>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80014bc:	2200      	movs	r2, #0
 80014be:	68ab      	ldr	r3, [r5, #8]
 80014c0:	9201      	str	r2, [sp, #4]
 80014c2:	00db      	lsls	r3, r3, #3
 80014c4:	d408      	bmi.n	80014d8 <HAL_ADC_Init+0x4c>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014c6:	2310      	movs	r3, #16

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014c8:	2601      	movs	r6, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ca:	6da2      	ldr	r2, [r4, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80014cc:	9601      	str	r6, [sp, #4]
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014ce:	4313      	orrs	r3, r2
 80014d0:	65a3      	str	r3, [r4, #88]	@ 0x58
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d2:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80014d4:	4333      	orrs	r3, r6
 80014d6:	65e3      	str	r3, [r4, #92]	@ 0x5c

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80014d8:	0028      	movs	r0, r5
 80014da:	f7ff ffd3 	bl	8001484 <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80014de:	2210      	movs	r2, #16
 80014e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80014e2:	4013      	ands	r3, r2
 80014e4:	4303      	orrs	r3, r0
 80014e6:	d000      	beq.n	80014ea <HAL_ADC_Init+0x5e>
 80014e8:	e0cb      	b.n	8001682 <HAL_ADC_Init+0x1f6>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014ea:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80014ec:	4b67      	ldr	r3, [pc, #412]	@ (800168c <HAL_ADC_Init+0x200>)
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
                   hadc->Init.DataAlign                                           |
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80014ee:	6920      	ldr	r0, [r4, #16]
    ADC_STATE_CLR_SET(hadc->State,
 80014f0:	401a      	ands	r2, r3
 80014f2:	3306      	adds	r3, #6
 80014f4:	33ff      	adds	r3, #255	@ 0xff
 80014f6:	4313      	orrs	r3, r2
 80014f8:	65a3      	str	r3, [r4, #88]	@ 0x58
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80014fa:	68ab      	ldr	r3, [r5, #8]
 80014fc:	07db      	lsls	r3, r3, #31
 80014fe:	d461      	bmi.n	80015c4 <HAL_ADC_Init+0x138>
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001500:	6b27      	ldr	r7, [r4, #48]	@ 0x30
 8001502:	68e1      	ldr	r1, [r4, #12]
 8001504:	1e7b      	subs	r3, r7, #1
 8001506:	419f      	sbcs	r7, r3
 8001508:	68a3      	ldr	r3, [r4, #8]
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800150a:	7ea2      	ldrb	r2, [r4, #26]
 800150c:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800150e:	7e21      	ldrb	r1, [r4, #24]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001510:	033f      	lsls	r7, r7, #12
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001512:	0389      	lsls	r1, r1, #14
 8001514:	430b      	orrs	r3, r1
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001516:	7e61      	ldrb	r1, [r4, #25]
 8001518:	03c9      	lsls	r1, r1, #15
 800151a:	430b      	orrs	r3, r1
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800151c:	0351      	lsls	r1, r2, #13
 800151e:	430b      	orrs	r3, r1
 8001520:	469c      	mov	ip, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001522:	2800      	cmp	r0, #0
 8001524:	db00      	blt.n	8001528 <HAL_ADC_Init+0x9c>
 8001526:	e085      	b.n	8001634 <HAL_ADC_Init+0x1a8>
 8001528:	0041      	lsls	r1, r0, #1
 800152a:	0849      	lsrs	r1, r1, #1
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800152c:	0023      	movs	r3, r4
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800152e:	4666      	mov	r6, ip
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001530:	332c      	adds	r3, #44	@ 0x2c
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001536:	4333      	orrs	r3, r6
 8001538:	433b      	orrs	r3, r7
 800153a:	430b      	orrs	r3, r1

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800153c:	1c61      	adds	r1, r4, #1
 800153e:	7fc9      	ldrb	r1, [r1, #31]
 8001540:	2901      	cmp	r1, #1
 8001542:	d105      	bne.n	8001550 <HAL_ADC_Init+0xc4>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001544:	2a00      	cmp	r2, #0
 8001546:	d000      	beq.n	800154a <HAL_ADC_Init+0xbe>
 8001548:	e077      	b.n	800163a <HAL_ADC_Init+0x1ae>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800154a:	2280      	movs	r2, #128	@ 0x80
 800154c:	0252      	lsls	r2, r2, #9
 800154e:	4313      	orrs	r3, r2
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001550:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8001552:	2a00      	cmp	r2, #0
 8001554:	d005      	beq.n	8001562 <HAL_ADC_Init+0xd6>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001556:	21e0      	movs	r1, #224	@ 0xe0
 8001558:	0049      	lsls	r1, r1, #1
 800155a:	400a      	ands	r2, r1
 800155c:	6aa1      	ldr	r1, [r4, #40]	@ 0x28
 800155e:	430a      	orrs	r2, r1
 8001560:	4313      	orrs	r3, r2
                     hadc->Init.ExternalTrigConvEdge);
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001562:	68ea      	ldr	r2, [r5, #12]
 8001564:	494a      	ldr	r1, [pc, #296]	@ (8001690 <HAL_ADC_Init+0x204>)
 8001566:	400a      	ands	r2, r1
 8001568:	4313      	orrs	r3, r2
 800156a:	60eb      	str	r3, [r5, #12]

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
                   hadc->Init.TriggerFrequencyMode
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 800156c:	0023      	movs	r3, r4
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800156e:	6862      	ldr	r2, [r4, #4]
      if (hadc->Init.OversamplingMode == ENABLE)
 8001570:	333c      	adds	r3, #60	@ 0x3c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001572:	6ce1      	ldr	r1, [r4, #76]	@ 0x4c
      if (hadc->Init.OversamplingMode == ENABLE)
 8001574:	781b      	ldrb	r3, [r3, #0]
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001576:	0f97      	lsrs	r7, r2, #30
 8001578:	07bf      	lsls	r7, r7, #30
      if (hadc->Init.OversamplingMode == ENABLE)
 800157a:	469c      	mov	ip, r3
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800157c:	4339      	orrs	r1, r7
      if (hadc->Init.OversamplingMode == ENABLE)
 800157e:	2b01      	cmp	r3, #1
 8001580:	d108      	bne.n	8001594 <HAL_ADC_Init+0x108>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001582:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001584:	6c66      	ldr	r6, [r4, #68]	@ 0x44
 8001586:	4333      	orrs	r3, r6
 8001588:	430b      	orrs	r3, r1
 800158a:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800158c:	430b      	orrs	r3, r1
 800158e:	4661      	mov	r1, ip
 8001590:	433b      	orrs	r3, r7
 8001592:	4319      	orrs	r1, r3
                     hadc->Init.Oversampling.RightBitShift |
                     hadc->Init.Oversampling.TriggeredMode
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001594:	692b      	ldr	r3, [r5, #16]
 8001596:	4f3f      	ldr	r7, [pc, #252]	@ (8001694 <HAL_ADC_Init+0x208>)
 8001598:	403b      	ands	r3, r7
 800159a:	430b      	orrs	r3, r1
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800159c:	2180      	movs	r1, #128	@ 0x80
      MODIFY_REG(hadc->Instance->CFGR2,
 800159e:	612b      	str	r3, [r5, #16]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 80015a0:	0053      	lsls	r3, r2, #1
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	05c9      	lsls	r1, r1, #23
 80015a6:	428b      	cmp	r3, r1
 80015a8:	d00c      	beq.n	80015c4 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 80015aa:	2380      	movs	r3, #128	@ 0x80
 80015ac:	061b      	lsls	r3, r3, #24
 80015ae:	429a      	cmp	r2, r3
 80015b0:	d008      	beq.n	80015c4 <HAL_ADC_Init+0x138>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80015b2:	4939      	ldr	r1, [pc, #228]	@ (8001698 <HAL_ADC_Init+0x20c>)
 80015b4:	4f39      	ldr	r7, [pc, #228]	@ (800169c <HAL_ADC_Init+0x210>)
 80015b6:	680b      	ldr	r3, [r1, #0]
 80015b8:	403b      	ands	r3, r7
 80015ba:	27f0      	movs	r7, #240	@ 0xf0
 80015bc:	03bf      	lsls	r7, r7, #14
 80015be:	403a      	ands	r2, r7
 80015c0:	4313      	orrs	r3, r2
 80015c2:	600b      	str	r3, [r1, #0]
  MODIFY_REG(ADCx->SMPR,
 80015c4:	2107      	movs	r1, #7
 80015c6:	2770      	movs	r7, #112	@ 0x70
 80015c8:	696b      	ldr	r3, [r5, #20]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80015ca:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 80015cc:	438b      	bics	r3, r1
 80015ce:	4313      	orrs	r3, r2
 80015d0:	616b      	str	r3, [r5, #20]
 80015d2:	6969      	ldr	r1, [r5, #20]
 80015d4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80015d6:	43b9      	bics	r1, r7
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	430b      	orrs	r3, r1
 80015dc:	616b      	str	r3, [r5, #20]
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80015de:	2800      	cmp	r0, #0
 80015e0:	d133      	bne.n	800164a <HAL_ADC_Init+0x1be>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80015e2:	2310      	movs	r3, #16
 80015e4:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 80015e6:	425b      	negs	r3, r3
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 80015e8:	430b      	orrs	r3, r1
 80015ea:	62ab      	str	r3, [r5, #40]	@ 0x28
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80015ec:	2107      	movs	r1, #7
 80015ee:	696b      	ldr	r3, [r5, #20]
 80015f0:	400b      	ands	r3, r1
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d138      	bne.n	8001668 <HAL_ADC_Init+0x1dc>
        == hadc->Init.SamplingTimeCommon1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80015f6:	2300      	movs	r3, #0
 80015f8:	65e3      	str	r3, [r4, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80015fa:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 80015fc:	3303      	adds	r3, #3
 80015fe:	439a      	bics	r2, r3
 8001600:	3b02      	subs	r3, #2
 8001602:	4313      	orrs	r3, r2
 8001604:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 8001606:	9801      	ldr	r0, [sp, #4]
 8001608:	b005      	add	sp, #20
 800160a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  MODIFY_REG(ADCx->CR,
 800160c:	68aa      	ldr	r2, [r5, #8]
 800160e:	4924      	ldr	r1, [pc, #144]	@ (80016a0 <HAL_ADC_Init+0x214>)
 8001610:	400a      	ands	r2, r1
 8001612:	4313      	orrs	r3, r2
 8001614:	60ab      	str	r3, [r5, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001616:	4b23      	ldr	r3, [pc, #140]	@ (80016a4 <HAL_ADC_Init+0x218>)
 8001618:	4923      	ldr	r1, [pc, #140]	@ (80016a8 <HAL_ADC_Init+0x21c>)
 800161a:	6818      	ldr	r0, [r3, #0]
 800161c:	f7fe fd88 	bl	8000130 <__udivsi3>
 8001620:	0040      	lsls	r0, r0, #1
 8001622:	9003      	str	r0, [sp, #12]
    while (wait_loop_index != 0UL)
 8001624:	9b03      	ldr	r3, [sp, #12]
 8001626:	2b00      	cmp	r3, #0
 8001628:	d100      	bne.n	800162c <HAL_ADC_Init+0x1a0>
 800162a:	e747      	b.n	80014bc <HAL_ADC_Init+0x30>
      wait_loop_index--;
 800162c:	9b03      	ldr	r3, [sp, #12]
 800162e:	3b01      	subs	r3, #1
 8001630:	9303      	str	r3, [sp, #12]
 8001632:	e7f7      	b.n	8001624 <HAL_ADC_Init+0x198>
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001634:	2180      	movs	r1, #128	@ 0x80
 8001636:	0389      	lsls	r1, r1, #14
 8001638:	e778      	b.n	800152c <HAL_ADC_Init+0xa0>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800163a:	2220      	movs	r2, #32
 800163c:	6da7      	ldr	r7, [r4, #88]	@ 0x58
 800163e:	433a      	orrs	r2, r7
 8001640:	65a2      	str	r2, [r4, #88]	@ 0x58
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001642:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001644:	4311      	orrs	r1, r2
 8001646:	65e1      	str	r1, [r4, #92]	@ 0x5c
 8001648:	e782      	b.n	8001550 <HAL_ADC_Init+0xc4>
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800164a:	2380      	movs	r3, #128	@ 0x80
 800164c:	039b      	lsls	r3, r3, #14
 800164e:	4298      	cmp	r0, r3
 8001650:	d1cc      	bne.n	80015ec <HAL_ADC_Init+0x160>
      MODIFY_REG(hadc->Instance->CHSELR,
 8001652:	211c      	movs	r1, #28
 8001654:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8001656:	69e3      	ldr	r3, [r4, #28]
 8001658:	3b01      	subs	r3, #1
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	400b      	ands	r3, r1
 800165e:	392c      	subs	r1, #44	@ 0x2c
 8001660:	4099      	lsls	r1, r3
 8001662:	000b      	movs	r3, r1
 8001664:	6e21      	ldr	r1, [r4, #96]	@ 0x60
 8001666:	e7bf      	b.n	80015e8 <HAL_ADC_Init+0x15c>
      ADC_STATE_CLR_SET(hadc->State,
 8001668:	2312      	movs	r3, #18
 800166a:	6da2      	ldr	r2, [r4, #88]	@ 0x58
 800166c:	439a      	bics	r2, r3
 800166e:	3b02      	subs	r3, #2
 8001670:	4313      	orrs	r3, r2
 8001672:	65a3      	str	r3, [r4, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001674:	2301      	movs	r3, #1
 8001676:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8001678:	4313      	orrs	r3, r2
 800167a:	65e3      	str	r3, [r4, #92]	@ 0x5c
    return HAL_ERROR;
 800167c:	2301      	movs	r3, #1
 800167e:	9301      	str	r3, [sp, #4]
 8001680:	e7c1      	b.n	8001606 <HAL_ADC_Init+0x17a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001682:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8001684:	431a      	orrs	r2, r3
 8001686:	65a2      	str	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 8001688:	e7f8      	b.n	800167c <HAL_ADC_Init+0x1f0>
 800168a:	46c0      	nop			@ (mov r8, r8)
 800168c:	fffffefd 	.word	0xfffffefd
 8001690:	ffde0201 	.word	0xffde0201
 8001694:	1ffffc02 	.word	0x1ffffc02
 8001698:	40012708 	.word	0x40012708
 800169c:	ffc3ffff 	.word	0xffc3ffff
 80016a0:	6fffffe8 	.word	0x6fffffe8
 80016a4:	20000000 	.word	0x20000000
 80016a8:	00030d40 	.word	0x00030d40

080016ac <HAL_ADC_ConfigChannel>:
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80016ac:	2300      	movs	r3, #0
{
 80016ae:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016b0:	b085      	sub	sp, #20
  __IO uint32_t wait_loop_index = 0UL;
 80016b2:	9303      	str	r3, [sp, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80016b4:	0003      	movs	r3, r0
{
 80016b6:	9100      	str	r1, [sp, #0]
  __HAL_LOCK(hadc);
 80016b8:	3354      	adds	r3, #84	@ 0x54
 80016ba:	781a      	ldrb	r2, [r3, #0]
{
 80016bc:	0004      	movs	r4, r0
  __HAL_LOCK(hadc);
 80016be:	2002      	movs	r0, #2
 80016c0:	2a01      	cmp	r2, #1
 80016c2:	d04d      	beq.n	8001760 <HAL_ADC_ConfigChannel+0xb4>
 80016c4:	2201      	movs	r2, #1
  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016c6:	6927      	ldr	r7, [r4, #16]
  __HAL_LOCK(hadc);
 80016c8:	701a      	strb	r2, [r3, #0]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80016ca:	6825      	ldr	r5, [r4, #0]
 80016cc:	0028      	movs	r0, r5
 80016ce:	f7ff fed9 	bl	8001484 <LL_ADC_REG_IsConversionOngoing>
 80016d2:	2800      	cmp	r0, #0
 80016d4:	d000      	beq.n	80016d8 <HAL_ADC_ConfigChannel+0x2c>
 80016d6:	e0f9      	b.n	80018cc <HAL_ADC_ConfigChannel+0x220>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 80016d8:	9b00      	ldr	r3, [sp, #0]
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016da:	2204      	movs	r2, #4
    if (sConfig->Rank != ADC_RANK_NONE)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	2180      	movs	r1, #128	@ 0x80
 80016e0:	469c      	mov	ip, r3
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016e2:	4397      	bics	r7, r2
    if (sConfig->Rank != ADC_RANK_NONE)
 80016e4:	4662      	mov	r2, ip
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 80016e6:	9b00      	ldr	r3, [sp, #0]
 80016e8:	0609      	lsls	r1, r1, #24
 80016ea:	681b      	ldr	r3, [r3, #0]
    if (sConfig->Rank != ADC_RANK_NONE)
 80016ec:	2a02      	cmp	r2, #2
 80016ee:	d100      	bne.n	80016f2 <HAL_ADC_ConfigChannel+0x46>
 80016f0:	e0c7      	b.n	8001882 <HAL_ADC_ConfigChannel+0x1d6>
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80016f2:	025a      	lsls	r2, r3, #9
 80016f4:	0a52      	lsrs	r2, r2, #9
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80016f6:	428f      	cmp	r7, r1
 80016f8:	d134      	bne.n	8001764 <HAL_ADC_ConfigChannel+0xb8>
 80016fa:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->CHSELR,
 80016fc:	430a      	orrs	r2, r1
 80016fe:	62aa      	str	r2, [r5, #40]	@ 0x28
  MODIFY_REG(ADCx->SMPR,
 8001700:	9a00      	ldr	r2, [sp, #0]
 8001702:	6968      	ldr	r0, [r5, #20]
 8001704:	6892      	ldr	r2, [r2, #8]
 8001706:	0219      	lsls	r1, r3, #8
 8001708:	4e73      	ldr	r6, [pc, #460]	@ (80018d8 <HAL_ADC_ConfigChannel+0x22c>)
 800170a:	400a      	ands	r2, r1
 800170c:	4032      	ands	r2, r6
 800170e:	4388      	bics	r0, r1
 8001710:	4302      	orrs	r2, r0
 8001712:	616a      	str	r2, [r5, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001714:	2b00      	cmp	r3, #0
 8001716:	da1f      	bge.n	8001758 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001718:	20c0      	movs	r0, #192	@ 0xc0
 800171a:	4a70      	ldr	r2, [pc, #448]	@ (80018dc <HAL_ADC_ConfigChannel+0x230>)
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800171c:	4970      	ldr	r1, [pc, #448]	@ (80018e0 <HAL_ADC_ConfigChannel+0x234>)
 800171e:	6815      	ldr	r5, [r2, #0]
 8001720:	0400      	lsls	r0, r0, #16
 8001722:	4028      	ands	r0, r5
 8001724:	428b      	cmp	r3, r1
 8001726:	d000      	beq.n	800172a <HAL_ADC_ConfigChannel+0x7e>
 8001728:	e09b      	b.n	8001862 <HAL_ADC_ConfigChannel+0x1b6>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800172a:	2180      	movs	r1, #128	@ 0x80
 800172c:	0409      	lsls	r1, r1, #16
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800172e:	420d      	tst	r5, r1
 8001730:	d112      	bne.n	8001758 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001732:	6813      	ldr	r3, [r2, #0]
 8001734:	4d6b      	ldr	r5, [pc, #428]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 8001736:	402b      	ands	r3, r5
 8001738:	4303      	orrs	r3, r0
 800173a:	4319      	orrs	r1, r3
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 800173c:	4b6a      	ldr	r3, [pc, #424]	@ (80018e8 <HAL_ADC_ConfigChannel+0x23c>)
 800173e:	6011      	str	r1, [r2, #0]
 8001740:	6818      	ldr	r0, [r3, #0]
 8001742:	496a      	ldr	r1, [pc, #424]	@ (80018ec <HAL_ADC_ConfigChannel+0x240>)
 8001744:	f7fe fcf4 	bl	8000130 <__udivsi3>
 8001748:	230c      	movs	r3, #12
 800174a:	4343      	muls	r3, r0
 800174c:	3301      	adds	r3, #1
          while (wait_loop_index != 0UL)
          {
            wait_loop_index--;
 800174e:	9303      	str	r3, [sp, #12]
          while (wait_loop_index != 0UL)
 8001750:	9b03      	ldr	r3, [sp, #12]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d000      	beq.n	8001758 <HAL_ADC_ConfigChannel+0xac>
 8001756:	e081      	b.n	800185c <HAL_ADC_ConfigChannel+0x1b0>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001758:	2000      	movs	r0, #0

    tmp_hal_status = HAL_ERROR;
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800175a:	2300      	movs	r3, #0
 800175c:	3454      	adds	r4, #84	@ 0x54
 800175e:	7023      	strb	r3, [r4, #0]

  /* Return function status */
  return tmp_hal_status;
}
 8001760:	b005      	add	sp, #20
 8001762:	bdf0      	pop	{r4, r5, r6, r7, pc}
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001764:	211f      	movs	r1, #31
 8001766:	4667      	mov	r7, ip
 8001768:	400f      	ands	r7, r1
 800176a:	3910      	subs	r1, #16
 800176c:	40b9      	lsls	r1, r7
 800176e:	43ce      	mvns	r6, r1
 8001770:	9601      	str	r6, [sp, #4]
 8001772:	6e26      	ldr	r6, [r4, #96]	@ 0x60
 8001774:	438e      	bics	r6, r1
 8001776:	0031      	movs	r1, r6
 8001778:	2a00      	cmp	r2, #0
 800177a:	d112      	bne.n	80017a2 <HAL_ADC_ConfigChannel+0xf6>
 800177c:	0e98      	lsrs	r0, r3, #26
 800177e:	321f      	adds	r2, #31
 8001780:	4010      	ands	r0, r2
 8001782:	40b8      	lsls	r0, r7
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001784:	4662      	mov	r2, ip
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001786:	4308      	orrs	r0, r1
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001788:	0892      	lsrs	r2, r2, #2
 800178a:	69e1      	ldr	r1, [r4, #28]
 800178c:	3201      	adds	r2, #1
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800178e:	6620      	str	r0, [r4, #96]	@ 0x60
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001790:	428a      	cmp	r2, r1
 8001792:	d8b5      	bhi.n	8001700 <HAL_ADC_ConfigChannel+0x54>
  MODIFY_REG(ADCx->CHSELR,
 8001794:	6aa9      	ldr	r1, [r5, #40]	@ 0x28
 8001796:	9801      	ldr	r0, [sp, #4]
 8001798:	009a      	lsls	r2, r3, #2
 800179a:	0f12      	lsrs	r2, r2, #28
 800179c:	40ba      	lsls	r2, r7
 800179e:	4001      	ands	r1, r0
 80017a0:	e7ac      	b.n	80016fc <HAL_ADC_ConfigChannel+0x50>
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80017a2:	2201      	movs	r2, #1
 80017a4:	4213      	tst	r3, r2
 80017a6:	d1ec      	bne.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 80017a8:	1892      	adds	r2, r2, r2
 80017aa:	4213      	tst	r3, r2
 80017ac:	d12c      	bne.n	8001808 <HAL_ADC_ConfigChannel+0x15c>
 80017ae:	2604      	movs	r6, #4
 80017b0:	4233      	tst	r3, r6
 80017b2:	d12b      	bne.n	800180c <HAL_ADC_ConfigChannel+0x160>
 80017b4:	071a      	lsls	r2, r3, #28
 80017b6:	d42b      	bmi.n	8001810 <HAL_ADC_ConfigChannel+0x164>
 80017b8:	06da      	lsls	r2, r3, #27
 80017ba:	d42b      	bmi.n	8001814 <HAL_ADC_ConfigChannel+0x168>
 80017bc:	069a      	lsls	r2, r3, #26
 80017be:	d42b      	bmi.n	8001818 <HAL_ADC_ConfigChannel+0x16c>
 80017c0:	065a      	lsls	r2, r3, #25
 80017c2:	d42b      	bmi.n	800181c <HAL_ADC_ConfigChannel+0x170>
 80017c4:	061a      	lsls	r2, r3, #24
 80017c6:	d42b      	bmi.n	8001820 <HAL_ADC_ConfigChannel+0x174>
 80017c8:	05da      	lsls	r2, r3, #23
 80017ca:	d42b      	bmi.n	8001824 <HAL_ADC_ConfigChannel+0x178>
 80017cc:	059a      	lsls	r2, r3, #22
 80017ce:	d42b      	bmi.n	8001828 <HAL_ADC_ConfigChannel+0x17c>
 80017d0:	055a      	lsls	r2, r3, #21
 80017d2:	d42b      	bmi.n	800182c <HAL_ADC_ConfigChannel+0x180>
 80017d4:	051a      	lsls	r2, r3, #20
 80017d6:	d42b      	bmi.n	8001830 <HAL_ADC_ConfigChannel+0x184>
 80017d8:	04da      	lsls	r2, r3, #19
 80017da:	d42b      	bmi.n	8001834 <HAL_ADC_ConfigChannel+0x188>
 80017dc:	049a      	lsls	r2, r3, #18
 80017de:	d42b      	bmi.n	8001838 <HAL_ADC_ConfigChannel+0x18c>
 80017e0:	045a      	lsls	r2, r3, #17
 80017e2:	d42b      	bmi.n	800183c <HAL_ADC_ConfigChannel+0x190>
 80017e4:	041a      	lsls	r2, r3, #16
 80017e6:	d42b      	bmi.n	8001840 <HAL_ADC_ConfigChannel+0x194>
 80017e8:	03da      	lsls	r2, r3, #15
 80017ea:	d42b      	bmi.n	8001844 <HAL_ADC_ConfigChannel+0x198>
 80017ec:	039a      	lsls	r2, r3, #14
 80017ee:	d42b      	bmi.n	8001848 <HAL_ADC_ConfigChannel+0x19c>
 80017f0:	035a      	lsls	r2, r3, #13
 80017f2:	d42b      	bmi.n	800184c <HAL_ADC_ConfigChannel+0x1a0>
 80017f4:	031a      	lsls	r2, r3, #12
 80017f6:	d42b      	bmi.n	8001850 <HAL_ADC_ConfigChannel+0x1a4>
 80017f8:	02da      	lsls	r2, r3, #11
 80017fa:	d42b      	bmi.n	8001854 <HAL_ADC_ConfigChannel+0x1a8>
 80017fc:	029a      	lsls	r2, r3, #10
 80017fe:	d42b      	bmi.n	8001858 <HAL_ADC_ConfigChannel+0x1ac>
 8001800:	025a      	lsls	r2, r3, #9
 8001802:	d5be      	bpl.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001804:	2016      	movs	r0, #22
 8001806:	e7bc      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001808:	2001      	movs	r0, #1
 800180a:	e7ba      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 800180c:	0010      	movs	r0, r2
 800180e:	e7b8      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001810:	2003      	movs	r0, #3
 8001812:	e7b6      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001814:	2004      	movs	r0, #4
 8001816:	e7b4      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001818:	2005      	movs	r0, #5
 800181a:	e7b2      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 800181c:	2006      	movs	r0, #6
 800181e:	e7b0      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001820:	2007      	movs	r0, #7
 8001822:	e7ae      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001824:	2008      	movs	r0, #8
 8001826:	e7ac      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001828:	2009      	movs	r0, #9
 800182a:	e7aa      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 800182c:	200a      	movs	r0, #10
 800182e:	e7a8      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001830:	200b      	movs	r0, #11
 8001832:	e7a6      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001834:	200c      	movs	r0, #12
 8001836:	e7a4      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001838:	200d      	movs	r0, #13
 800183a:	e7a2      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 800183c:	200e      	movs	r0, #14
 800183e:	e7a0      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001840:	200f      	movs	r0, #15
 8001842:	e79e      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001844:	2010      	movs	r0, #16
 8001846:	e79c      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001848:	2011      	movs	r0, #17
 800184a:	e79a      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 800184c:	2012      	movs	r0, #18
 800184e:	e798      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001850:	2013      	movs	r0, #19
 8001852:	e796      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001854:	2014      	movs	r0, #20
 8001856:	e794      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
 8001858:	2015      	movs	r0, #21
 800185a:	e792      	b.n	8001782 <HAL_ADC_ConfigChannel+0xd6>
            wait_loop_index--;
 800185c:	9b03      	ldr	r3, [sp, #12]
 800185e:	3b01      	subs	r3, #1
 8001860:	e775      	b.n	800174e <HAL_ADC_ConfigChannel+0xa2>
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001862:	4923      	ldr	r1, [pc, #140]	@ (80018f0 <HAL_ADC_ConfigChannel+0x244>)
 8001864:	428b      	cmp	r3, r1
 8001866:	d000      	beq.n	800186a <HAL_ADC_ConfigChannel+0x1be>
 8001868:	e776      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800186a:	2180      	movs	r1, #128	@ 0x80
 800186c:	03c9      	lsls	r1, r1, #15
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800186e:	420d      	tst	r5, r1
 8001870:	d000      	beq.n	8001874 <HAL_ADC_ConfigChannel+0x1c8>
 8001872:	e771      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 8001874:	6813      	ldr	r3, [r2, #0]
 8001876:	4d1b      	ldr	r5, [pc, #108]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 8001878:	402b      	ands	r3, r5
 800187a:	4303      	orrs	r3, r0
 800187c:	4319      	orrs	r1, r3
 800187e:	6011      	str	r1, [r2, #0]
}
 8001880:	e76a      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001882:	428f      	cmp	r7, r1
 8001884:	d104      	bne.n	8001890 <HAL_ADC_ConfigChannel+0x1e4>
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001886:	6aaa      	ldr	r2, [r5, #40]	@ 0x28
 8001888:	0259      	lsls	r1, r3, #9
 800188a:	0a49      	lsrs	r1, r1, #9
 800188c:	438a      	bics	r2, r1
 800188e:	62aa      	str	r2, [r5, #40]	@ 0x28
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001890:	2b00      	cmp	r3, #0
 8001892:	db00      	blt.n	8001896 <HAL_ADC_ConfigChannel+0x1ea>
 8001894:	e760      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 8001896:	4911      	ldr	r1, [pc, #68]	@ (80018dc <HAL_ADC_ConfigChannel+0x230>)
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001898:	4811      	ldr	r0, [pc, #68]	@ (80018e0 <HAL_ADC_ConfigChannel+0x234>)
 800189a:	680a      	ldr	r2, [r1, #0]
 800189c:	4283      	cmp	r3, r0
 800189e:	d108      	bne.n	80018b2 <HAL_ADC_ConfigChannel+0x206>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018a0:	2380      	movs	r3, #128	@ 0x80
 80018a2:	03db      	lsls	r3, r3, #15
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80018a4:	6808      	ldr	r0, [r1, #0]
 80018a6:	4013      	ands	r3, r2
 80018a8:	4a0e      	ldr	r2, [pc, #56]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 80018aa:	4002      	ands	r2, r0
 80018ac:	4313      	orrs	r3, r2
 80018ae:	600b      	str	r3, [r1, #0]
}
 80018b0:	e752      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80018b2:	480f      	ldr	r0, [pc, #60]	@ (80018f0 <HAL_ADC_ConfigChannel+0x244>)
 80018b4:	4283      	cmp	r3, r0
 80018b6:	d000      	beq.n	80018ba <HAL_ADC_ConfigChannel+0x20e>
 80018b8:	e74e      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80018ba:	2080      	movs	r0, #128	@ 0x80
 80018bc:	0400      	lsls	r0, r0, #16
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80018be:	680b      	ldr	r3, [r1, #0]
 80018c0:	4002      	ands	r2, r0
 80018c2:	4808      	ldr	r0, [pc, #32]	@ (80018e4 <HAL_ADC_ConfigChannel+0x238>)
 80018c4:	4003      	ands	r3, r0
 80018c6:	431a      	orrs	r2, r3
 80018c8:	600a      	str	r2, [r1, #0]
}
 80018ca:	e745      	b.n	8001758 <HAL_ADC_ConfigChannel+0xac>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018cc:	2320      	movs	r3, #32
 80018ce:	6da2      	ldr	r2, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80018d0:	2001      	movs	r0, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018d2:	4313      	orrs	r3, r2
 80018d4:	65a3      	str	r3, [r4, #88]	@ 0x58
    tmp_hal_status = HAL_ERROR;
 80018d6:	e740      	b.n	800175a <HAL_ADC_ConfigChannel+0xae>
 80018d8:	7fffff00 	.word	0x7fffff00
 80018dc:	40012708 	.word	0x40012708
 80018e0:	a4000200 	.word	0xa4000200
 80018e4:	ff3fffff 	.word	0xff3fffff
 80018e8:	20000000 	.word	0x20000000
 80018ec:	00030d40 	.word	0x00030d40
 80018f0:	a8000400 	.word	0xa8000400

080018f4 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018f4:	b510      	push	{r4, lr}
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80018f6:	24ff      	movs	r4, #255	@ 0xff
 80018f8:	2203      	movs	r2, #3
 80018fa:	000b      	movs	r3, r1
 80018fc:	0021      	movs	r1, r4
 80018fe:	4002      	ands	r2, r0
 8001900:	00d2      	lsls	r2, r2, #3
 8001902:	4091      	lsls	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001904:	019b      	lsls	r3, r3, #6
 8001906:	4023      	ands	r3, r4
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001908:	43c9      	mvns	r1, r1
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800190a:	4093      	lsls	r3, r2
  if ((int32_t)(IRQn) >= 0)
 800190c:	2800      	cmp	r0, #0
 800190e:	db0a      	blt.n	8001926 <HAL_NVIC_SetPriority+0x32>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001910:	24c0      	movs	r4, #192	@ 0xc0
 8001912:	4a0b      	ldr	r2, [pc, #44]	@ (8001940 <HAL_NVIC_SetPriority+0x4c>)
 8001914:	0880      	lsrs	r0, r0, #2
 8001916:	0080      	lsls	r0, r0, #2
 8001918:	1880      	adds	r0, r0, r2
 800191a:	00a4      	lsls	r4, r4, #2
 800191c:	5902      	ldr	r2, [r0, r4]
 800191e:	400a      	ands	r2, r1
 8001920:	4313      	orrs	r3, r2
 8001922:	5103      	str	r3, [r0, r4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
}
 8001924:	bd10      	pop	{r4, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001926:	220f      	movs	r2, #15
 8001928:	4010      	ands	r0, r2
 800192a:	3808      	subs	r0, #8
 800192c:	4a05      	ldr	r2, [pc, #20]	@ (8001944 <HAL_NVIC_SetPriority+0x50>)
 800192e:	0880      	lsrs	r0, r0, #2
 8001930:	0080      	lsls	r0, r0, #2
 8001932:	1880      	adds	r0, r0, r2
 8001934:	69c2      	ldr	r2, [r0, #28]
 8001936:	4011      	ands	r1, r2
 8001938:	4319      	orrs	r1, r3
 800193a:	61c1      	str	r1, [r0, #28]
 800193c:	e7f2      	b.n	8001924 <HAL_NVIC_SetPriority+0x30>
 800193e:	46c0      	nop			@ (mov r8, r8)
 8001940:	e000e100 	.word	0xe000e100
 8001944:	e000ed00 	.word	0xe000ed00

08001948 <HAL_SYSTICK_Config>:
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001948:	2280      	movs	r2, #128	@ 0x80
 800194a:	1e43      	subs	r3, r0, #1
 800194c:	0452      	lsls	r2, r2, #17
    return (1UL);                                                   /* Reload value impossible */
 800194e:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001950:	4293      	cmp	r3, r2
 8001952:	d20d      	bcs.n	8001970 <HAL_SYSTICK_Config+0x28>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001954:	21c0      	movs	r1, #192	@ 0xc0
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001956:	4a07      	ldr	r2, [pc, #28]	@ (8001974 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001958:	4807      	ldr	r0, [pc, #28]	@ (8001978 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800195a:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800195c:	6a03      	ldr	r3, [r0, #32]
 800195e:	0609      	lsls	r1, r1, #24
 8001960:	021b      	lsls	r3, r3, #8
 8001962:	0a1b      	lsrs	r3, r3, #8
 8001964:	430b      	orrs	r3, r1
 8001966:	6203      	str	r3, [r0, #32]
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001968:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196a:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800196c:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800196e:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
  return SysTick_Config(TicksNumb);
}
 8001970:	4770      	bx	lr
 8001972:	46c0      	nop			@ (mov r8, r8)
 8001974:	e000e010 	.word	0xe000e010
 8001978:	e000ed00 	.word	0xe000ed00

0800197c <HAL_GPIO_Init>:
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800197c:	2300      	movs	r3, #0
 800197e:	469c      	mov	ip, r3
{
 8001980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001982:	b085      	sub	sp, #20
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001984:	680b      	ldr	r3, [r1, #0]
 8001986:	4664      	mov	r4, ip
 8001988:	001a      	movs	r2, r3
 800198a:	40e2      	lsrs	r2, r4
 800198c:	d101      	bne.n	8001992 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  }
}
 800198e:	b005      	add	sp, #20
 8001990:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001992:	4662      	mov	r2, ip
 8001994:	2601      	movs	r6, #1
 8001996:	4096      	lsls	r6, r2
 8001998:	001a      	movs	r2, r3
 800199a:	4032      	ands	r2, r6
 800199c:	9201      	str	r2, [sp, #4]
    if (iocurrent != 0U)
 800199e:	4233      	tst	r3, r6
 80019a0:	d100      	bne.n	80019a4 <HAL_GPIO_Init+0x28>
 80019a2:	e084      	b.n	8001aae <HAL_GPIO_Init+0x132>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80019a4:	684f      	ldr	r7, [r1, #4]
 80019a6:	2310      	movs	r3, #16
 80019a8:	003d      	movs	r5, r7
 80019aa:	439d      	bics	r5, r3
 80019ac:	9503      	str	r5, [sp, #12]
 80019ae:	2d02      	cmp	r5, #2
 80019b0:	d114      	bne.n	80019dc <HAL_GPIO_Init+0x60>
        tmp = GPIOx->AFR[position >> 3U];
 80019b2:	4663      	mov	r3, ip
 80019b4:	08da      	lsrs	r2, r3, #3
 80019b6:	0092      	lsls	r2, r2, #2
 80019b8:	1882      	adds	r2, r0, r2
 80019ba:	6a13      	ldr	r3, [r2, #32]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80019bc:	2407      	movs	r4, #7
        tmp = GPIOx->AFR[position >> 3U];
 80019be:	001d      	movs	r5, r3
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80019c0:	4663      	mov	r3, ip
 80019c2:	401c      	ands	r4, r3
 80019c4:	230f      	movs	r3, #15
 80019c6:	00a4      	lsls	r4, r4, #2
 80019c8:	40a3      	lsls	r3, r4
 80019ca:	439d      	bics	r5, r3
 80019cc:	9502      	str	r5, [sp, #8]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80019ce:	250f      	movs	r5, #15
 80019d0:	690b      	ldr	r3, [r1, #16]
 80019d2:	402b      	ands	r3, r5
 80019d4:	40a3      	lsls	r3, r4
 80019d6:	9c02      	ldr	r4, [sp, #8]
 80019d8:	4323      	orrs	r3, r4
        GPIOx->AFR[position >> 3U] = tmp;
 80019da:	6213      	str	r3, [r2, #32]
      tmp = GPIOx->MODER;
 80019dc:	4663      	mov	r3, ip
 80019de:	005a      	lsls	r2, r3, #1
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80019e0:	2303      	movs	r3, #3
 80019e2:	4093      	lsls	r3, r2
      tmp = GPIOx->MODER;
 80019e4:	6804      	ldr	r4, [r0, #0]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80019e6:	43dd      	mvns	r5, r3
 80019e8:	439c      	bics	r4, r3
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80019ea:	2303      	movs	r3, #3
 80019ec:	403b      	ands	r3, r7
 80019ee:	4093      	lsls	r3, r2
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80019f0:	9502      	str	r5, [sp, #8]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019f2:	9d03      	ldr	r5, [sp, #12]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 80019f4:	4323      	orrs	r3, r4
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019f6:	3d01      	subs	r5, #1
      GPIOx->MODER = tmp;
 80019f8:	6003      	str	r3, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80019fa:	2d01      	cmp	r5, #1
 80019fc:	d95a      	bls.n	8001ab4 <HAL_GPIO_Init+0x138>
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 80019fe:	2f03      	cmp	r7, #3
 8001a00:	d055      	beq.n	8001aae <HAL_GPIO_Init+0x132>
        tmp = GPIOx->PUPDR;
 8001a02:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8001a04:	9b02      	ldr	r3, [sp, #8]
 8001a06:	401c      	ands	r4, r3
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8001a08:	688b      	ldr	r3, [r1, #8]
 8001a0a:	4093      	lsls	r3, r2
 8001a0c:	4323      	orrs	r3, r4
        GPIOx->PUPDR = tmp;
 8001a0e:	60c3      	str	r3, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001a10:	2380      	movs	r3, #128	@ 0x80
 8001a12:	055b      	lsls	r3, r3, #21
 8001a14:	421f      	tst	r7, r3
 8001a16:	d04a      	beq.n	8001aae <HAL_GPIO_Init+0x132>
        tmp = EXTI->EXTICR[position >> 2U];
 8001a18:	4663      	mov	r3, ip
 8001a1a:	089a      	lsrs	r2, r3, #2
 8001a1c:	4b2d      	ldr	r3, [pc, #180]	@ (8001ad4 <HAL_GPIO_Init+0x158>)
 8001a1e:	0092      	lsls	r2, r2, #2
 8001a20:	18d2      	adds	r2, r2, r3
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a22:	2403      	movs	r4, #3
 8001a24:	4663      	mov	r3, ip
 8001a26:	401c      	ands	r4, r3
 8001a28:	230f      	movs	r3, #15
 8001a2a:	00e4      	lsls	r4, r4, #3
 8001a2c:	40a3      	lsls	r3, r4
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a2e:	26a0      	movs	r6, #160	@ 0xa0
        tmp = EXTI->EXTICR[position >> 2U];
 8001a30:	6e15      	ldr	r5, [r2, #96]	@ 0x60
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a32:	05f6      	lsls	r6, r6, #23
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a34:	439d      	bics	r5, r3
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8001a36:	2300      	movs	r3, #0
 8001a38:	42b0      	cmp	r0, r6
 8001a3a:	d010      	beq.n	8001a5e <HAL_GPIO_Init+0xe2>
 8001a3c:	4e26      	ldr	r6, [pc, #152]	@ (8001ad8 <HAL_GPIO_Init+0x15c>)
 8001a3e:	3301      	adds	r3, #1
 8001a40:	42b0      	cmp	r0, r6
 8001a42:	d00c      	beq.n	8001a5e <HAL_GPIO_Init+0xe2>
 8001a44:	4e25      	ldr	r6, [pc, #148]	@ (8001adc <HAL_GPIO_Init+0x160>)
 8001a46:	3301      	adds	r3, #1
 8001a48:	42b0      	cmp	r0, r6
 8001a4a:	d008      	beq.n	8001a5e <HAL_GPIO_Init+0xe2>
 8001a4c:	4e24      	ldr	r6, [pc, #144]	@ (8001ae0 <HAL_GPIO_Init+0x164>)
 8001a4e:	3301      	adds	r3, #1
 8001a50:	42b0      	cmp	r0, r6
 8001a52:	d004      	beq.n	8001a5e <HAL_GPIO_Init+0xe2>
 8001a54:	4b23      	ldr	r3, [pc, #140]	@ (8001ae4 <HAL_GPIO_Init+0x168>)
 8001a56:	18c3      	adds	r3, r0, r3
 8001a58:	1e5e      	subs	r6, r3, #1
 8001a5a:	41b3      	sbcs	r3, r6
 8001a5c:	3305      	adds	r3, #5
 8001a5e:	40a3      	lsls	r3, r4
 8001a60:	432b      	orrs	r3, r5
        EXTI->EXTICR[position >> 2U] = tmp;
 8001a62:	6613      	str	r3, [r2, #96]	@ 0x60
        tmp = EXTI->IMR1;
 8001a64:	4b20      	ldr	r3, [pc, #128]	@ (8001ae8 <HAL_GPIO_Init+0x16c>)
        tmp &= ~((uint32_t)iocurrent);
 8001a66:	9a01      	ldr	r2, [sp, #4]
        tmp = EXTI->IMR1;
 8001a68:	6fdd      	ldr	r5, [r3, #124]	@ 0x7c
          tmp |= iocurrent;
 8001a6a:	9c01      	ldr	r4, [sp, #4]
        tmp &= ~((uint32_t)iocurrent);
 8001a6c:	43d2      	mvns	r2, r2
          tmp |= iocurrent;
 8001a6e:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a70:	03fe      	lsls	r6, r7, #15
 8001a72:	d401      	bmi.n	8001a78 <HAL_GPIO_Init+0xfc>
        tmp &= ~((uint32_t)iocurrent);
 8001a74:	002c      	movs	r4, r5
 8001a76:	4014      	ands	r4, r2
        EXTI->IMR1 = tmp;
 8001a78:	67dc      	str	r4, [r3, #124]	@ 0x7c
        tmp = EXTI->EMR1;
 8001a7a:	4c1c      	ldr	r4, [pc, #112]	@ (8001aec <HAL_GPIO_Init+0x170>)
          tmp |= iocurrent;
 8001a7c:	9d01      	ldr	r5, [sp, #4]
        tmp = EXTI->EMR1;
 8001a7e:	6fe3      	ldr	r3, [r4, #124]	@ 0x7c
          tmp |= iocurrent;
 8001a80:	431d      	orrs	r5, r3
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001a82:	03be      	lsls	r6, r7, #14
 8001a84:	d401      	bmi.n	8001a8a <HAL_GPIO_Init+0x10e>
        tmp &= ~((uint32_t)iocurrent);
 8001a86:	4013      	ands	r3, r2
 8001a88:	001d      	movs	r5, r3
        EXTI->EMR1 = tmp;
 8001a8a:	4b12      	ldr	r3, [pc, #72]	@ (8001ad4 <HAL_GPIO_Init+0x158>)
 8001a8c:	67e5      	str	r5, [r4, #124]	@ 0x7c
        tmp = EXTI->RTSR1;
 8001a8e:	681d      	ldr	r5, [r3, #0]
          tmp |= iocurrent;
 8001a90:	9c01      	ldr	r4, [sp, #4]
 8001a92:	432c      	orrs	r4, r5
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001a94:	02fe      	lsls	r6, r7, #11
 8001a96:	d401      	bmi.n	8001a9c <HAL_GPIO_Init+0x120>
        tmp &= ~((uint32_t)iocurrent);
 8001a98:	002c      	movs	r4, r5
 8001a9a:	4014      	ands	r4, r2
        EXTI->RTSR1 = tmp;
 8001a9c:	601c      	str	r4, [r3, #0]
        tmp = EXTI->FTSR1;
 8001a9e:	685c      	ldr	r4, [r3, #4]
          tmp |= iocurrent;
 8001aa0:	9d01      	ldr	r5, [sp, #4]
 8001aa2:	4325      	orrs	r5, r4
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001aa4:	02bf      	lsls	r7, r7, #10
 8001aa6:	d401      	bmi.n	8001aac <HAL_GPIO_Init+0x130>
        tmp &= ~((uint32_t)iocurrent);
 8001aa8:	4014      	ands	r4, r2
 8001aaa:	0025      	movs	r5, r4
        EXTI->FTSR1 = tmp;
 8001aac:	605d      	str	r5, [r3, #4]
    position++;
 8001aae:	2301      	movs	r3, #1
 8001ab0:	449c      	add	ip, r3
 8001ab2:	e767      	b.n	8001984 <HAL_GPIO_Init+0x8>
        tmp = GPIOx->OSPEEDR;
 8001ab4:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001ab6:	9b02      	ldr	r3, [sp, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ab8:	4665      	mov	r5, ip
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001aba:	401c      	ands	r4, r3
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8001abc:	68cb      	ldr	r3, [r1, #12]
 8001abe:	4093      	lsls	r3, r2
 8001ac0:	4323      	orrs	r3, r4
        GPIOx->OSPEEDR = tmp;
 8001ac2:	6083      	str	r3, [r0, #8]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001ac4:	093b      	lsrs	r3, r7, #4
 8001ac6:	40ab      	lsls	r3, r5
        tmp = GPIOx->OTYPER;
 8001ac8:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001aca:	43b4      	bics	r4, r6
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001acc:	4323      	orrs	r3, r4
        GPIOx->OTYPER = tmp;
 8001ace:	6043      	str	r3, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8001ad0:	e797      	b.n	8001a02 <HAL_GPIO_Init+0x86>
 8001ad2:	46c0      	nop			@ (mov r8, r8)
 8001ad4:	40021800 	.word	0x40021800
 8001ad8:	50000400 	.word	0x50000400
 8001adc:	50000800 	.word	0x50000800
 8001ae0:	50000c00 	.word	0x50000c00
 8001ae4:	afffec00 	.word	0xafffec00
 8001ae8:	40021804 	.word	0x40021804
 8001aec:	40021808 	.word	0x40021808

08001af0 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0U)
 8001af0:	6900      	ldr	r0, [r0, #16]
 8001af2:	4008      	ands	r0, r1
 8001af4:	1e43      	subs	r3, r0, #1
 8001af6:	4198      	sbcs	r0, r3
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 8001af8:	b2c0      	uxtb	r0, r0
}
 8001afa:	4770      	bx	lr

08001afc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001afc:	2a00      	cmp	r2, #0
 8001afe:	d001      	beq.n	8001b04 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001b00:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001b02:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001b04:	6281      	str	r1, [r0, #40]	@ 0x28
}
 8001b06:	e7fc      	b.n	8001b02 <HAL_GPIO_WritePin+0x6>

08001b08 <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b08:	6803      	ldr	r3, [r0, #0]
 8001b0a:	699a      	ldr	r2, [r3, #24]
 8001b0c:	0792      	lsls	r2, r2, #30
 8001b0e:	d501      	bpl.n	8001b14 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001b10:	2200      	movs	r2, #0
 8001b12:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b14:	2201      	movs	r2, #1
 8001b16:	6999      	ldr	r1, [r3, #24]
 8001b18:	4211      	tst	r1, r2
 8001b1a:	d102      	bne.n	8001b22 <I2C_Flush_TXDR+0x1a>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b1c:	6999      	ldr	r1, [r3, #24]
 8001b1e:	430a      	orrs	r2, r1
 8001b20:	619a      	str	r2, [r3, #24]
  }
}
 8001b22:	4770      	bx	lr

08001b24 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8001b24:	b530      	push	{r4, r5, lr}
 8001b26:	9c03      	ldr	r4, [sp, #12]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b28:	6800      	ldr	r0, [r0, #0]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b2a:	4323      	orrs	r3, r4
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8001b2c:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b2e:	0589      	lsls	r1, r1, #22
 8001b30:	431a      	orrs	r2, r3
 8001b32:	0d89      	lsrs	r1, r1, #22
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b34:	4b05      	ldr	r3, [pc, #20]	@ (8001b4c <I2C_TransferConfig+0x28>)
 8001b36:	6845      	ldr	r5, [r0, #4]
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b38:	430a      	orrs	r2, r1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b3a:	0d64      	lsrs	r4, r4, #21
 8001b3c:	4323      	orrs	r3, r4
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b3e:	0052      	lsls	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b40:	439d      	bics	r5, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8001b42:	0852      	lsrs	r2, r2, #1
  MODIFY_REG(hi2c->Instance->CR2, \
 8001b44:	432a      	orrs	r2, r5
 8001b46:	6042      	str	r2, [r0, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8001b48:	bd30      	pop	{r4, r5, pc}
 8001b4a:	46c0      	nop			@ (mov r8, r8)
 8001b4c:	03ff63ff 	.word	0x03ff63ff

08001b50 <I2C_IsErrorOccurred>:
{
 8001b50:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001b52:	0015      	movs	r5, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b54:	6802      	ldr	r2, [r0, #0]
{
 8001b56:	000e      	movs	r6, r1
  uint32_t itflag   = hi2c->Instance->ISR;
 8001b58:	6991      	ldr	r1, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b5a:	2310      	movs	r3, #16
 8001b5c:	000f      	movs	r7, r1
{
 8001b5e:	0004      	movs	r4, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b60:	401f      	ands	r7, r3
  HAL_StatusTypeDef status = HAL_OK;
 8001b62:	2000      	movs	r0, #0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8001b64:	4219      	tst	r1, r3
 8001b66:	d00d      	beq.n	8001b84 <I2C_IsErrorOccurred+0x34>
  HAL_StatusTypeDef status = HAL_OK;
 8001b68:	0007      	movs	r7, r0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b6a:	61d3      	str	r3, [r2, #28]
  uint32_t error_code = 0;
 8001b6c:	9001      	str	r0, [sp, #4]
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	2120      	movs	r1, #32
 8001b72:	699a      	ldr	r2, [r3, #24]
 8001b74:	420a      	tst	r2, r1
 8001b76:	d15f      	bne.n	8001c38 <I2C_IsErrorOccurred+0xe8>
 8001b78:	2f00      	cmp	r7, #0
 8001b7a:	d031      	beq.n	8001be0 <I2C_IsErrorOccurred+0x90>
    error_code |= HAL_I2C_ERROR_AF;
 8001b7c:	2704      	movs	r7, #4
    status = HAL_ERROR;
 8001b7e:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_AF;
 8001b80:	9b01      	ldr	r3, [sp, #4]
 8001b82:	431f      	orrs	r7, r3
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001b84:	2280      	movs	r2, #128	@ 0x80
  itflag = hi2c->Instance->ISR;
 8001b86:	6825      	ldr	r5, [r4, #0]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001b88:	0052      	lsls	r2, r2, #1
  itflag = hi2c->Instance->ISR;
 8001b8a:	69ab      	ldr	r3, [r5, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001b8c:	4213      	tst	r3, r2
 8001b8e:	d002      	beq.n	8001b96 <I2C_IsErrorOccurred+0x46>
    error_code |= HAL_I2C_ERROR_BERR;
 8001b90:	2001      	movs	r0, #1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8001b92:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_BERR;
 8001b94:	4307      	orrs	r7, r0
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8001b96:	2280      	movs	r2, #128	@ 0x80
 8001b98:	00d2      	lsls	r2, r2, #3
 8001b9a:	4213      	tst	r3, r2
 8001b9c:	d003      	beq.n	8001ba6 <I2C_IsErrorOccurred+0x56>
    error_code |= HAL_I2C_ERROR_OVR;
 8001b9e:	2108      	movs	r1, #8
    status = HAL_ERROR;
 8001ba0:	2001      	movs	r0, #1
    error_code |= HAL_I2C_ERROR_OVR;
 8001ba2:	430f      	orrs	r7, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8001ba4:	61ea      	str	r2, [r5, #28]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001ba6:	2280      	movs	r2, #128	@ 0x80
 8001ba8:	0092      	lsls	r2, r2, #2
 8001baa:	4213      	tst	r3, r2
 8001bac:	d049      	beq.n	8001c42 <I2C_IsErrorOccurred+0xf2>
    error_code |= HAL_I2C_ERROR_ARLO;
 8001bae:	2302      	movs	r3, #2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001bb0:	61ea      	str	r2, [r5, #28]
    error_code |= HAL_I2C_ERROR_ARLO;
 8001bb2:	431f      	orrs	r7, r3
    I2C_Flush_TXDR(hi2c);
 8001bb4:	0020      	movs	r0, r4
 8001bb6:	f7ff ffa7 	bl	8001b08 <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8001bba:	686b      	ldr	r3, [r5, #4]
 8001bbc:	4a22      	ldr	r2, [pc, #136]	@ (8001c48 <I2C_IsErrorOccurred+0xf8>)
    __HAL_UNLOCK(hi2c);
 8001bbe:	2001      	movs	r0, #1
    I2C_RESET_CR2(hi2c);
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	606b      	str	r3, [r5, #4]
    hi2c->ErrorCode |= error_code;
 8001bc4:	6c63      	ldr	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001bc6:	2220      	movs	r2, #32
    hi2c->ErrorCode |= error_code;
 8001bc8:	433b      	orrs	r3, r7
 8001bca:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8001bcc:	0023      	movs	r3, r4
 8001bce:	3341      	adds	r3, #65	@ 0x41
 8001bd0:	701a      	strb	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bd2:	0022      	movs	r2, r4
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	3242      	adds	r2, #66	@ 0x42
    __HAL_UNLOCK(hi2c);
 8001bd8:	3440      	adds	r4, #64	@ 0x40
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bda:	7013      	strb	r3, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8001bdc:	7023      	strb	r3, [r4, #0]
 8001bde:	e032      	b.n	8001c46 <I2C_IsErrorOccurred+0xf6>
      if (Timeout != HAL_MAX_DELAY)
 8001be0:	1c72      	adds	r2, r6, #1
 8001be2:	d0c5      	beq.n	8001b70 <I2C_IsErrorOccurred+0x20>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001be4:	f7ff fc48 	bl	8001478 <HAL_GetTick>
 8001be8:	1b40      	subs	r0, r0, r5
 8001bea:	42b0      	cmp	r0, r6
 8001bec:	d801      	bhi.n	8001bf2 <I2C_IsErrorOccurred+0xa2>
 8001bee:	2e00      	cmp	r6, #0
 8001bf0:	d1bd      	bne.n	8001b6e <I2C_IsErrorOccurred+0x1e>
          tmp2 = hi2c->Mode;
 8001bf2:	0022      	movs	r2, r4
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001bf4:	6823      	ldr	r3, [r4, #0]
          tmp2 = hi2c->Mode;
 8001bf6:	3242      	adds	r2, #66	@ 0x42
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001bf8:	6858      	ldr	r0, [r3, #4]
          tmp2 = hi2c->Mode;
 8001bfa:	7811      	ldrb	r1, [r2, #0]
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001bfc:	699a      	ldr	r2, [r3, #24]
          tmp2 = hi2c->Mode;
 8001bfe:	b2c9      	uxtb	r1, r1
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c00:	0412      	lsls	r2, r2, #16
 8001c02:	d50b      	bpl.n	8001c1c <I2C_IsErrorOccurred+0xcc>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001c04:	2280      	movs	r2, #128	@ 0x80
 8001c06:	01d2      	lsls	r2, r2, #7
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8001c08:	4210      	tst	r0, r2
 8001c0a:	d107      	bne.n	8001c1c <I2C_IsErrorOccurred+0xcc>
              (tmp1 != I2C_CR2_STOP) && \
 8001c0c:	2920      	cmp	r1, #32
 8001c0e:	d005      	beq.n	8001c1c <I2C_IsErrorOccurred+0xcc>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001c10:	6859      	ldr	r1, [r3, #4]
 8001c12:	430a      	orrs	r2, r1
 8001c14:	605a      	str	r2, [r3, #4]
            tickstart = HAL_GetTick();
 8001c16:	f7ff fc2f 	bl	8001478 <HAL_GetTick>
 8001c1a:	0005      	movs	r5, r0
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001c1c:	2220      	movs	r2, #32
 8001c1e:	6823      	ldr	r3, [r4, #0]
 8001c20:	699b      	ldr	r3, [r3, #24]
 8001c22:	4213      	tst	r3, r2
 8001c24:	d1a3      	bne.n	8001b6e <I2C_IsErrorOccurred+0x1e>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8001c26:	f7ff fc27 	bl	8001478 <HAL_GetTick>
 8001c2a:	1b40      	subs	r0, r0, r5
 8001c2c:	2819      	cmp	r0, #25
 8001c2e:	d9f5      	bls.n	8001c1c <I2C_IsErrorOccurred+0xcc>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c30:	2320      	movs	r3, #32
              status = HAL_ERROR;
 8001c32:	2701      	movs	r7, #1
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8001c34:	9301      	str	r3, [sp, #4]
 8001c36:	e79a      	b.n	8001b6e <I2C_IsErrorOccurred+0x1e>
    if (status == HAL_OK)
 8001c38:	2f00      	cmp	r7, #0
 8001c3a:	d19f      	bne.n	8001b7c <I2C_IsErrorOccurred+0x2c>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c3c:	2220      	movs	r2, #32
 8001c3e:	61da      	str	r2, [r3, #28]
 8001c40:	e79c      	b.n	8001b7c <I2C_IsErrorOccurred+0x2c>
  if (status != HAL_OK)
 8001c42:	2800      	cmp	r0, #0
 8001c44:	d1b6      	bne.n	8001bb4 <I2C_IsErrorOccurred+0x64>
}
 8001c46:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001c48:	fe00e800 	.word	0xfe00e800

08001c4c <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8001c4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c4e:	0004      	movs	r4, r0
 8001c50:	000d      	movs	r5, r1
 8001c52:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c54:	2702      	movs	r7, #2
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	699b      	ldr	r3, [r3, #24]
 8001c5a:	423b      	tst	r3, r7
 8001c5c:	d001      	beq.n	8001c62 <I2C_WaitOnTXISFlagUntilTimeout+0x16>
  return HAL_OK;
 8001c5e:	2000      	movs	r0, #0
 8001c60:	e021      	b.n	8001ca6 <I2C_WaitOnTXISFlagUntilTimeout+0x5a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c62:	0032      	movs	r2, r6
 8001c64:	0029      	movs	r1, r5
 8001c66:	0020      	movs	r0, r4
 8001c68:	f7ff ff72 	bl	8001b50 <I2C_IsErrorOccurred>
 8001c6c:	2800      	cmp	r0, #0
 8001c6e:	d119      	bne.n	8001ca4 <I2C_WaitOnTXISFlagUntilTimeout+0x58>
    if (Timeout != HAL_MAX_DELAY)
 8001c70:	1c6b      	adds	r3, r5, #1
 8001c72:	d0f0      	beq.n	8001c56 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c74:	f7ff fc00 	bl	8001478 <HAL_GetTick>
 8001c78:	1b80      	subs	r0, r0, r6
 8001c7a:	42a8      	cmp	r0, r5
 8001c7c:	d801      	bhi.n	8001c82 <I2C_WaitOnTXISFlagUntilTimeout+0x36>
 8001c7e:	2d00      	cmp	r5, #0
 8001c80:	d1e9      	bne.n	8001c56 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001c82:	6823      	ldr	r3, [r4, #0]
 8001c84:	6999      	ldr	r1, [r3, #24]
 8001c86:	2302      	movs	r3, #2
 8001c88:	000a      	movs	r2, r1
 8001c8a:	401a      	ands	r2, r3
 8001c8c:	4219      	tst	r1, r3
 8001c8e:	d1e2      	bne.n	8001c56 <I2C_WaitOnTXISFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001c90:	2120      	movs	r1, #32
 8001c92:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001c94:	430b      	orrs	r3, r1
 8001c96:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001c98:	0023      	movs	r3, r4
          __HAL_UNLOCK(hi2c);
 8001c9a:	3440      	adds	r4, #64	@ 0x40
          hi2c->State = HAL_I2C_STATE_READY;
 8001c9c:	3341      	adds	r3, #65	@ 0x41
 8001c9e:	7019      	strb	r1, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ca0:	705a      	strb	r2, [r3, #1]
          __HAL_UNLOCK(hi2c);
 8001ca2:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001ca4:	2001      	movs	r0, #1
}
 8001ca6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001ca8 <I2C_WaitOnFlagUntilTimeout>:
{
 8001ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001caa:	0004      	movs	r4, r0
 8001cac:	000d      	movs	r5, r1
 8001cae:	0017      	movs	r7, r2
 8001cb0:	001e      	movs	r6, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001cb2:	6823      	ldr	r3, [r4, #0]
 8001cb4:	699b      	ldr	r3, [r3, #24]
 8001cb6:	402b      	ands	r3, r5
 8001cb8:	1b5b      	subs	r3, r3, r5
 8001cba:	425a      	negs	r2, r3
 8001cbc:	4153      	adcs	r3, r2
 8001cbe:	42bb      	cmp	r3, r7
 8001cc0:	d001      	beq.n	8001cc6 <I2C_WaitOnFlagUntilTimeout+0x1e>
  return HAL_OK;
 8001cc2:	2000      	movs	r0, #0
 8001cc4:	e026      	b.n	8001d14 <I2C_WaitOnFlagUntilTimeout+0x6c>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001cc6:	0031      	movs	r1, r6
 8001cc8:	0020      	movs	r0, r4
 8001cca:	9a06      	ldr	r2, [sp, #24]
 8001ccc:	f7ff ff40 	bl	8001b50 <I2C_IsErrorOccurred>
 8001cd0:	2800      	cmp	r0, #0
 8001cd2:	d11e      	bne.n	8001d12 <I2C_WaitOnFlagUntilTimeout+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 8001cd4:	1c73      	adds	r3, r6, #1
 8001cd6:	d0ec      	beq.n	8001cb2 <I2C_WaitOnFlagUntilTimeout+0xa>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cd8:	f7ff fbce 	bl	8001478 <HAL_GetTick>
 8001cdc:	9b06      	ldr	r3, [sp, #24]
 8001cde:	1ac0      	subs	r0, r0, r3
 8001ce0:	42b0      	cmp	r0, r6
 8001ce2:	d801      	bhi.n	8001ce8 <I2C_WaitOnFlagUntilTimeout+0x40>
 8001ce4:	2e00      	cmp	r6, #0
 8001ce6:	d1e4      	bne.n	8001cb2 <I2C_WaitOnFlagUntilTimeout+0xa>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ce8:	6823      	ldr	r3, [r4, #0]
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	402b      	ands	r3, r5
 8001cee:	1b5b      	subs	r3, r3, r5
 8001cf0:	425a      	negs	r2, r3
 8001cf2:	4153      	adcs	r3, r2
 8001cf4:	42bb      	cmp	r3, r7
 8001cf6:	d1dc      	bne.n	8001cb2 <I2C_WaitOnFlagUntilTimeout+0xa>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001cf8:	2220      	movs	r2, #32
 8001cfa:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001d00:	0023      	movs	r3, r4
 8001d02:	3341      	adds	r3, #65	@ 0x41
 8001d04:	701a      	strb	r2, [r3, #0]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d06:	0022      	movs	r2, r4
 8001d08:	2300      	movs	r3, #0
 8001d0a:	3242      	adds	r2, #66	@ 0x42
          __HAL_UNLOCK(hi2c);
 8001d0c:	3440      	adds	r4, #64	@ 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d0e:	7013      	strb	r3, [r2, #0]
          __HAL_UNLOCK(hi2c);
 8001d10:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001d12:	2001      	movs	r0, #1
}
 8001d14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d16 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001d16:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d18:	0004      	movs	r4, r0
 8001d1a:	000e      	movs	r6, r1
 8001d1c:	0017      	movs	r7, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d1e:	2520      	movs	r5, #32
 8001d20:	6823      	ldr	r3, [r4, #0]
 8001d22:	699b      	ldr	r3, [r3, #24]
 8001d24:	422b      	tst	r3, r5
 8001d26:	d001      	beq.n	8001d2c <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
  return HAL_OK;
 8001d28:	2000      	movs	r0, #0
 8001d2a:	e01d      	b.n	8001d68 <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001d2c:	003a      	movs	r2, r7
 8001d2e:	0031      	movs	r1, r6
 8001d30:	0020      	movs	r0, r4
 8001d32:	f7ff ff0d 	bl	8001b50 <I2C_IsErrorOccurred>
 8001d36:	2800      	cmp	r0, #0
 8001d38:	d115      	bne.n	8001d66 <I2C_WaitOnSTOPFlagUntilTimeout+0x50>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001d3a:	f7ff fb9d 	bl	8001478 <HAL_GetTick>
 8001d3e:	1bc0      	subs	r0, r0, r7
 8001d40:	42b0      	cmp	r0, r6
 8001d42:	d801      	bhi.n	8001d48 <I2C_WaitOnSTOPFlagUntilTimeout+0x32>
 8001d44:	2e00      	cmp	r6, #0
 8001d46:	d1eb      	bne.n	8001d20 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001d48:	6823      	ldr	r3, [r4, #0]
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	001a      	movs	r2, r3
 8001d4e:	402a      	ands	r2, r5
 8001d50:	422b      	tst	r3, r5
 8001d52:	d1e5      	bne.n	8001d20 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001d54:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8001d56:	432b      	orrs	r3, r5
 8001d58:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001d5a:	0023      	movs	r3, r4
        __HAL_UNLOCK(hi2c);
 8001d5c:	3440      	adds	r4, #64	@ 0x40
        hi2c->State = HAL_I2C_STATE_READY;
 8001d5e:	3341      	adds	r3, #65	@ 0x41
 8001d60:	701d      	strb	r5, [r3, #0]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d62:	705a      	strb	r2, [r3, #1]
        __HAL_UNLOCK(hi2c);
 8001d64:	7022      	strb	r2, [r4, #0]
      return HAL_ERROR;
 8001d66:	2001      	movs	r0, #1
}
 8001d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001d6c <HAL_I2C_Init>:
{
 8001d6c:	b570      	push	{r4, r5, r6, lr}
 8001d6e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8001d70:	2001      	movs	r0, #1
  if (hi2c == NULL)
 8001d72:	2c00      	cmp	r4, #0
 8001d74:	d04e      	beq.n	8001e14 <HAL_I2C_Init+0xa8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001d76:	0025      	movs	r5, r4
 8001d78:	3541      	adds	r5, #65	@ 0x41
 8001d7a:	782b      	ldrb	r3, [r5, #0]
 8001d7c:	b2da      	uxtb	r2, r3
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d105      	bne.n	8001d8e <HAL_I2C_Init+0x22>
    hi2c->Lock = HAL_UNLOCKED;
 8001d82:	0023      	movs	r3, r4
 8001d84:	3340      	adds	r3, #64	@ 0x40
    HAL_I2C_MspInit(hi2c);
 8001d86:	0020      	movs	r0, r4
    hi2c->Lock = HAL_UNLOCKED;
 8001d88:	701a      	strb	r2, [r3, #0]
    HAL_I2C_MspInit(hi2c);
 8001d8a:	f7ff f973 	bl	8001074 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d8e:	2324      	movs	r3, #36	@ 0x24
  __HAL_I2C_DISABLE(hi2c);
 8001d90:	2101      	movs	r1, #1
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d92:	702b      	strb	r3, [r5, #0]
  __HAL_I2C_DISABLE(hi2c);
 8001d94:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d96:	68e0      	ldr	r0, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001d98:	681a      	ldr	r2, [r3, #0]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d9a:	68a6      	ldr	r6, [r4, #8]
  __HAL_I2C_DISABLE(hi2c);
 8001d9c:	438a      	bics	r2, r1
 8001d9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001da0:	491d      	ldr	r1, [pc, #116]	@ (8001e18 <HAL_I2C_Init+0xac>)
 8001da2:	6862      	ldr	r2, [r4, #4]
 8001da4:	400a      	ands	r2, r1
 8001da6:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001da8:	689a      	ldr	r2, [r3, #8]
 8001daa:	491c      	ldr	r1, [pc, #112]	@ (8001e1c <HAL_I2C_Init+0xb0>)
 8001dac:	400a      	ands	r2, r1
 8001dae:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001db0:	2801      	cmp	r0, #1
 8001db2:	d107      	bne.n	8001dc4 <HAL_I2C_Init+0x58>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001db4:	2280      	movs	r2, #128	@ 0x80
 8001db6:	0212      	lsls	r2, r2, #8
 8001db8:	4332      	orrs	r2, r6
 8001dba:	609a      	str	r2, [r3, #8]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	4818      	ldr	r0, [pc, #96]	@ (8001e20 <HAL_I2C_Init+0xb4>)
 8001dc0:	4002      	ands	r2, r0
 8001dc2:	e009      	b.n	8001dd8 <HAL_I2C_Init+0x6c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001dc4:	2284      	movs	r2, #132	@ 0x84
 8001dc6:	0212      	lsls	r2, r2, #8
 8001dc8:	4332      	orrs	r2, r6
 8001dca:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001dcc:	2802      	cmp	r0, #2
 8001dce:	d1f5      	bne.n	8001dbc <HAL_I2C_Init+0x50>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001dd0:	2280      	movs	r2, #128	@ 0x80
 8001dd2:	6858      	ldr	r0, [r3, #4]
 8001dd4:	0112      	lsls	r2, r2, #4
 8001dd6:	4302      	orrs	r2, r0
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001dd8:	605a      	str	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001dda:	6858      	ldr	r0, [r3, #4]
 8001ddc:	4a11      	ldr	r2, [pc, #68]	@ (8001e24 <HAL_I2C_Init+0xb8>)
 8001dde:	4302      	orrs	r2, r0
 8001de0:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001de2:	68da      	ldr	r2, [r3, #12]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001de4:	2000      	movs	r0, #0
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001de6:	400a      	ands	r2, r1
 8001de8:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001dea:	6961      	ldr	r1, [r4, #20]
 8001dec:	6922      	ldr	r2, [r4, #16]
 8001dee:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001df0:	69a1      	ldr	r1, [r4, #24]
 8001df2:	0209      	lsls	r1, r1, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001df4:	430a      	orrs	r2, r1
 8001df6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001df8:	6a21      	ldr	r1, [r4, #32]
 8001dfa:	69e2      	ldr	r2, [r4, #28]
 8001dfc:	430a      	orrs	r2, r1
 8001dfe:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001e00:	2201      	movs	r2, #1
 8001e02:	6819      	ldr	r1, [r3, #0]
 8001e04:	430a      	orrs	r2, r1
 8001e06:	601a      	str	r2, [r3, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001e08:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e0a:	6460      	str	r0, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001e0c:	702b      	strb	r3, [r5, #0]
  hi2c->PreviousState = I2C_STATE_NONE;
 8001e0e:	6320      	str	r0, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e10:	3442      	adds	r4, #66	@ 0x42
 8001e12:	7020      	strb	r0, [r4, #0]
}
 8001e14:	bd70      	pop	{r4, r5, r6, pc}
 8001e16:	46c0      	nop			@ (mov r8, r8)
 8001e18:	f0ffffff 	.word	0xf0ffffff
 8001e1c:	ffff7fff 	.word	0xffff7fff
 8001e20:	fffff7ff 	.word	0xfffff7ff
 8001e24:	02008000 	.word	0x02008000

08001e28 <HAL_I2C_Mem_Write>:
{
 8001e28:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e2a:	0007      	movs	r7, r0
{
 8001e2c:	b087      	sub	sp, #28
 8001e2e:	9303      	str	r3, [sp, #12]
 8001e30:	ab0c      	add	r3, sp, #48	@ 0x30
 8001e32:	9202      	str	r2, [sp, #8]
 8001e34:	cb04      	ldmia	r3!, {r2}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e36:	3741      	adds	r7, #65	@ 0x41
{
 8001e38:	881b      	ldrh	r3, [r3, #0]
 8001e3a:	9204      	str	r2, [sp, #16]
 8001e3c:	9305      	str	r3, [sp, #20]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e3e:	783b      	ldrb	r3, [r7, #0]
{
 8001e40:	0004      	movs	r4, r0
 8001e42:	000e      	movs	r6, r1
    __HAL_LOCK(hi2c);
 8001e44:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	d108      	bne.n	8001e5c <HAL_I2C_Mem_Write+0x34>
    if ((pData == NULL) || (Size == 0U))
 8001e4a:	2a00      	cmp	r2, #0
 8001e4c:	d002      	beq.n	8001e54 <HAL_I2C_Mem_Write+0x2c>
 8001e4e:	9b05      	ldr	r3, [sp, #20]
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d105      	bne.n	8001e60 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8001e54:	2380      	movs	r3, #128	@ 0x80
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8001e5a:	2001      	movs	r0, #1
}
 8001e5c:	b007      	add	sp, #28
 8001e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8001e60:	0023      	movs	r3, r4
 8001e62:	3340      	adds	r3, #64	@ 0x40
 8001e64:	781a      	ldrb	r2, [r3, #0]
 8001e66:	2002      	movs	r0, #2
 8001e68:	2a01      	cmp	r2, #1
 8001e6a:	d0f7      	beq.n	8001e5c <HAL_I2C_Mem_Write+0x34>
 8001e6c:	2201      	movs	r2, #1
 8001e6e:	701a      	strb	r2, [r3, #0]
    tickstart = HAL_GetTick();
 8001e70:	f7ff fb02 	bl	8001478 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e74:	2180      	movs	r1, #128	@ 0x80
    tickstart = HAL_GetTick();
 8001e76:	0005      	movs	r5, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001e78:	9000      	str	r0, [sp, #0]
 8001e7a:	2319      	movs	r3, #25
 8001e7c:	2201      	movs	r2, #1
 8001e7e:	0020      	movs	r0, r4
 8001e80:	0209      	lsls	r1, r1, #8
 8001e82:	f7ff ff11 	bl	8001ca8 <I2C_WaitOnFlagUntilTimeout>
 8001e86:	2800      	cmp	r0, #0
 8001e88:	d1e7      	bne.n	8001e5a <HAL_I2C_Mem_Write+0x32>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001e8a:	2321      	movs	r3, #33	@ 0x21
 8001e8c:	703b      	strb	r3, [r7, #0]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001e8e:	0027      	movs	r7, r4
 8001e90:	331f      	adds	r3, #31
 8001e92:	3742      	adds	r7, #66	@ 0x42
 8001e94:	703b      	strb	r3, [r7, #0]
    hi2c->pBuffPtr  = pData;
 8001e96:	9b04      	ldr	r3, [sp, #16]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e98:	6460      	str	r0, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8001e9a:	6263      	str	r3, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001e9c:	9b05      	ldr	r3, [sp, #20]
    hi2c->XferISR   = NULL;
 8001e9e:	6360      	str	r0, [r4, #52]	@ 0x34
    hi2c->XferCount = Size;
 8001ea0:	8563      	strh	r3, [r4, #42]	@ 0x2a
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8001ea2:	466b      	mov	r3, sp
 8001ea4:	7b1a      	ldrb	r2, [r3, #12]
 8001ea6:	4b4b      	ldr	r3, [pc, #300]	@ (8001fd4 <HAL_I2C_Mem_Write+0x1ac>)
 8001ea8:	0031      	movs	r1, r6
 8001eaa:	9300      	str	r3, [sp, #0]
 8001eac:	2380      	movs	r3, #128	@ 0x80
 8001eae:	0020      	movs	r0, r4
 8001eb0:	045b      	lsls	r3, r3, #17
 8001eb2:	f7ff fe37 	bl	8001b24 <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001eb6:	002a      	movs	r2, r5
 8001eb8:	0020      	movs	r0, r4
 8001eba:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001ebc:	f7ff fec6 	bl	8001c4c <I2C_WaitOnTXISFlagUntilTimeout>
 8001ec0:	2800      	cmp	r0, #0
 8001ec2:	d129      	bne.n	8001f18 <HAL_I2C_Mem_Write+0xf0>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ec4:	9a03      	ldr	r2, [sp, #12]
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ec6:	6823      	ldr	r3, [r4, #0]
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001ec8:	2a01      	cmp	r2, #1
 8001eca:	d116      	bne.n	8001efa <HAL_I2C_Mem_Write+0xd2>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001ecc:	466a      	mov	r2, sp
 8001ece:	7a12      	ldrb	r2, [r2, #8]
 8001ed0:	629a      	str	r2, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	2180      	movs	r1, #128	@ 0x80
 8001ed6:	0020      	movs	r0, r4
 8001ed8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001eda:	9500      	str	r5, [sp, #0]
 8001edc:	f7ff fee4 	bl	8001ca8 <I2C_WaitOnFlagUntilTimeout>
 8001ee0:	2800      	cmp	r0, #0
 8001ee2:	d119      	bne.n	8001f18 <HAL_I2C_Mem_Write+0xf0>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001ee4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001ee6:	2bff      	cmp	r3, #255	@ 0xff
 8001ee8:	d81a      	bhi.n	8001f20 <HAL_I2C_Mem_Write+0xf8>
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eea:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = hi2c->XferCount;
 8001eec:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001eee:	049b      	lsls	r3, r3, #18
      hi2c->XferSize = hi2c->XferCount;
 8001ef0:	b292      	uxth	r2, r2
 8001ef2:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001ef4:	b2d2      	uxtb	r2, r2
 8001ef6:	9000      	str	r0, [sp, #0]
 8001ef8:	e017      	b.n	8001f2a <HAL_I2C_Mem_Write+0x102>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001efa:	9a02      	ldr	r2, [sp, #8]
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001efc:	0020      	movs	r0, r4
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001efe:	0a12      	lsrs	r2, r2, #8
 8001f00:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f02:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001f04:	002a      	movs	r2, r5
 8001f06:	f7ff fea1 	bl	8001c4c <I2C_WaitOnTXISFlagUntilTimeout>
 8001f0a:	2800      	cmp	r0, #0
 8001f0c:	d104      	bne.n	8001f18 <HAL_I2C_Mem_Write+0xf0>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001f0e:	466b      	mov	r3, sp
 8001f10:	6822      	ldr	r2, [r4, #0]
 8001f12:	7a1b      	ldrb	r3, [r3, #8]
 8001f14:	6293      	str	r3, [r2, #40]	@ 0x28
 8001f16:	e7dc      	b.n	8001ed2 <HAL_I2C_Mem_Write+0xaa>
      __HAL_UNLOCK(hi2c);
 8001f18:	2300      	movs	r3, #0
 8001f1a:	3440      	adds	r4, #64	@ 0x40
 8001f1c:	7023      	strb	r3, [r4, #0]
      return HAL_ERROR;
 8001f1e:	e79c      	b.n	8001e5a <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f20:	22ff      	movs	r2, #255	@ 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f22:	2380      	movs	r3, #128	@ 0x80
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f24:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8001f26:	045b      	lsls	r3, r3, #17
 8001f28:	9000      	str	r0, [sp, #0]
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8001f2a:	0031      	movs	r1, r6
 8001f2c:	0020      	movs	r0, r4
 8001f2e:	f7ff fdf9 	bl	8001b24 <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f32:	002a      	movs	r2, r5
 8001f34:	0020      	movs	r0, r4
 8001f36:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001f38:	f7ff fe88 	bl	8001c4c <I2C_WaitOnTXISFlagUntilTimeout>
 8001f3c:	2800      	cmp	r0, #0
 8001f3e:	d000      	beq.n	8001f42 <HAL_I2C_Mem_Write+0x11a>
 8001f40:	e78b      	b.n	8001e5a <HAL_I2C_Mem_Write+0x32>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f42:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8001f44:	6822      	ldr	r2, [r4, #0]
 8001f46:	7819      	ldrb	r1, [r3, #0]
      hi2c->pBuffPtr++;
 8001f48:	3301      	adds	r3, #1
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001f4a:	6291      	str	r1, [r2, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8001f4c:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8001f4e:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f50:	8d22      	ldrh	r2, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8001f52:	3b01      	subs	r3, #1
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f58:	3a01      	subs	r2, #1
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f5a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8001f5c:	b292      	uxth	r2, r2
 8001f5e:	8522      	strh	r2, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d016      	beq.n	8001f92 <HAL_I2C_Mem_Write+0x16a>
 8001f64:	2a00      	cmp	r2, #0
 8001f66:	d114      	bne.n	8001f92 <HAL_I2C_Mem_Write+0x16a>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001f68:	2180      	movs	r1, #128	@ 0x80
 8001f6a:	0020      	movs	r0, r4
 8001f6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8001f6e:	9500      	str	r5, [sp, #0]
 8001f70:	f7ff fe9a 	bl	8001ca8 <I2C_WaitOnFlagUntilTimeout>
 8001f74:	2800      	cmp	r0, #0
 8001f76:	d000      	beq.n	8001f7a <HAL_I2C_Mem_Write+0x152>
 8001f78:	e76f      	b.n	8001e5a <HAL_I2C_Mem_Write+0x32>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001f7a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001f7c:	2bff      	cmp	r3, #255	@ 0xff
 8001f7e:	d921      	bls.n	8001fc4 <HAL_I2C_Mem_Write+0x19c>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f80:	22ff      	movs	r2, #255	@ 0xff
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f82:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001f84:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001f86:	045b      	lsls	r3, r3, #17
 8001f88:	9000      	str	r0, [sp, #0]
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001f8a:	0031      	movs	r1, r6
 8001f8c:	0020      	movs	r0, r4
 8001f8e:	f7ff fdc9 	bl	8001b24 <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8001f92:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d1cc      	bne.n	8001f32 <HAL_I2C_Mem_Write+0x10a>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f98:	002a      	movs	r2, r5
 8001f9a:	0020      	movs	r0, r4
 8001f9c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8001f9e:	f7ff feba 	bl	8001d16 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001fa2:	2800      	cmp	r0, #0
 8001fa4:	d000      	beq.n	8001fa8 <HAL_I2C_Mem_Write+0x180>
 8001fa6:	e758      	b.n	8001e5a <HAL_I2C_Mem_Write+0x32>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fa8:	2120      	movs	r1, #32
 8001faa:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001fac:	4d0a      	ldr	r5, [pc, #40]	@ (8001fd8 <HAL_I2C_Mem_Write+0x1b0>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001fae:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001fb0:	685a      	ldr	r2, [r3, #4]
 8001fb2:	402a      	ands	r2, r5
 8001fb4:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001fb6:	0023      	movs	r3, r4
    __HAL_UNLOCK(hi2c);
 8001fb8:	3440      	adds	r4, #64	@ 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001fba:	3341      	adds	r3, #65	@ 0x41
 8001fbc:	7019      	strb	r1, [r3, #0]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001fbe:	7038      	strb	r0, [r7, #0]
    __HAL_UNLOCK(hi2c);
 8001fc0:	7020      	strb	r0, [r4, #0]
    return HAL_OK;
 8001fc2:	e74b      	b.n	8001e5c <HAL_I2C_Mem_Write+0x34>
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fc4:	2380      	movs	r3, #128	@ 0x80
          hi2c->XferSize = hi2c->XferCount;
 8001fc6:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fc8:	049b      	lsls	r3, r3, #18
          hi2c->XferSize = hi2c->XferCount;
 8001fca:	b292      	uxth	r2, r2
 8001fcc:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001fce:	b2d2      	uxtb	r2, r2
 8001fd0:	9000      	str	r0, [sp, #0]
 8001fd2:	e7da      	b.n	8001f8a <HAL_I2C_Mem_Write+0x162>
 8001fd4:	80002000 	.word	0x80002000
 8001fd8:	fe00e800 	.word	0xfe00e800

08001fdc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8001fdc:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fde:	0004      	movs	r4, r0
 8001fe0:	3441      	adds	r4, #65	@ 0x41
 8001fe2:	7822      	ldrb	r2, [r4, #0]
{
 8001fe4:	0003      	movs	r3, r0
 8001fe6:	000f      	movs	r7, r1
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001fe8:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001fea:	b2d6      	uxtb	r6, r2
 8001fec:	2a20      	cmp	r2, #32
 8001fee:	d118      	bne.n	8002022 <HAL_I2CEx_ConfigAnalogFilter+0x46>
    __HAL_LOCK(hi2c);
 8001ff0:	001d      	movs	r5, r3
 8001ff2:	3540      	adds	r5, #64	@ 0x40
 8001ff4:	782a      	ldrb	r2, [r5, #0]
 8001ff6:	2a01      	cmp	r2, #1
 8001ff8:	d013      	beq.n	8002022 <HAL_I2CEx_ConfigAnalogFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffa:	2224      	movs	r2, #36	@ 0x24
 8001ffc:	7022      	strb	r2, [r4, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	3a23      	subs	r2, #35	@ 0x23
 8002002:	6819      	ldr	r1, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002004:	4807      	ldr	r0, [pc, #28]	@ (8002024 <HAL_I2CEx_ConfigAnalogFilter+0x48>)
    __HAL_I2C_DISABLE(hi2c);
 8002006:	4391      	bics	r1, r2
 8002008:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800200a:	6819      	ldr	r1, [r3, #0]
 800200c:	4001      	ands	r1, r0
    __HAL_I2C_ENABLE(hi2c);

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800200e:	2000      	movs	r0, #0
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002010:	6019      	str	r1, [r3, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 8002012:	6819      	ldr	r1, [r3, #0]
 8002014:	4339      	orrs	r1, r7
 8002016:	6019      	str	r1, [r3, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002018:	6819      	ldr	r1, [r3, #0]
 800201a:	430a      	orrs	r2, r1
 800201c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 800201e:	7026      	strb	r6, [r4, #0]
    __HAL_UNLOCK(hi2c);
 8002020:	7028      	strb	r0, [r5, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002022:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002024:	ffffefff 	.word	0xffffefff

08002028 <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002028:	0002      	movs	r2, r0
{
 800202a:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 800202c:	3241      	adds	r2, #65	@ 0x41
 800202e:	7814      	ldrb	r4, [r2, #0]
{
 8002030:	0003      	movs	r3, r0
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002032:	b2e5      	uxtb	r5, r4
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002034:	2002      	movs	r0, #2
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002036:	2c20      	cmp	r4, #32
 8002038:	d117      	bne.n	800206a <HAL_I2CEx_ConfigDigitalFilter+0x42>
    __HAL_LOCK(hi2c);
 800203a:	001c      	movs	r4, r3
 800203c:	3440      	adds	r4, #64	@ 0x40
 800203e:	7826      	ldrb	r6, [r4, #0]
 8002040:	2e01      	cmp	r6, #1
 8002042:	d012      	beq.n	800206a <HAL_I2CEx_ConfigDigitalFilter+0x42>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002044:	3022      	adds	r0, #34	@ 0x22
 8002046:	7010      	strb	r0, [r2, #0]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	3823      	subs	r0, #35	@ 0x23
 800204c:	681e      	ldr	r6, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800204e:	4f07      	ldr	r7, [pc, #28]	@ (800206c <HAL_I2CEx_ConfigDigitalFilter+0x44>)
    __HAL_I2C_DISABLE(hi2c);
 8002050:	4386      	bics	r6, r0
 8002052:	601e      	str	r6, [r3, #0]
    tmpreg = hi2c->Instance->CR1;
 8002054:	681e      	ldr	r6, [r3, #0]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002056:	0209      	lsls	r1, r1, #8
    tmpreg &= ~(I2C_CR1_DNF);
 8002058:	403e      	ands	r6, r7
    tmpreg |= DigitalFilter << 8U;
 800205a:	4331      	orrs	r1, r6

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800205c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800205e:	6819      	ldr	r1, [r3, #0]
 8002060:	4308      	orrs	r0, r1
 8002062:	6018      	str	r0, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002064:	2000      	movs	r0, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8002066:	7015      	strb	r5, [r2, #0]
    __HAL_UNLOCK(hi2c);
 8002068:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 800206a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800206c:	fffff0ff 	.word	0xfffff0ff

08002070 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002072:	1e05      	subs	r5, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002074:	d101      	bne.n	800207a <HAL_RCC_OscConfig+0xa>
  {
    return HAL_ERROR;
 8002076:	2001      	movs	r0, #1
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
}
 8002078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800207a:	6803      	ldr	r3, [r0, #0]
 800207c:	07db      	lsls	r3, r3, #31
 800207e:	d40d      	bmi.n	800209c <HAL_RCC_OscConfig+0x2c>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002080:	682b      	ldr	r3, [r5, #0]
 8002082:	079b      	lsls	r3, r3, #30
 8002084:	d44f      	bmi.n	8002126 <HAL_RCC_OscConfig+0xb6>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002086:	682b      	ldr	r3, [r5, #0]
 8002088:	071b      	lsls	r3, r3, #28
 800208a:	d500      	bpl.n	800208e <HAL_RCC_OscConfig+0x1e>
 800208c:	e0a4      	b.n	80021d8 <HAL_RCC_OscConfig+0x168>
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800208e:	2204      	movs	r2, #4
 8002090:	682b      	ldr	r3, [r5, #0]
 8002092:	4213      	tst	r3, r2
 8002094:	d000      	beq.n	8002098 <HAL_RCC_OscConfig+0x28>
 8002096:	e0cf      	b.n	8002238 <HAL_RCC_OscConfig+0x1c8>
  return HAL_OK;
 8002098:	2000      	movs	r0, #0
 800209a:	e7ed      	b.n	8002078 <HAL_RCC_OscConfig+0x8>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800209c:	2138      	movs	r1, #56	@ 0x38
 800209e:	4c85      	ldr	r4, [pc, #532]	@ (80022b4 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80020a0:	6843      	ldr	r3, [r0, #4]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80020a2:	68a2      	ldr	r2, [r4, #8]
 80020a4:	400a      	ands	r2, r1
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 80020a6:	2a08      	cmp	r2, #8
 80020a8:	d102      	bne.n	80020b0 <HAL_RCC_OscConfig+0x40>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d1e8      	bne.n	8002080 <HAL_RCC_OscConfig+0x10>
 80020ae:	e7e2      	b.n	8002076 <HAL_RCC_OscConfig+0x6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020b0:	2280      	movs	r2, #128	@ 0x80
 80020b2:	0252      	lsls	r2, r2, #9
 80020b4:	4293      	cmp	r3, r2
 80020b6:	d111      	bne.n	80020dc <HAL_RCC_OscConfig+0x6c>
 80020b8:	6822      	ldr	r2, [r4, #0]
 80020ba:	4313      	orrs	r3, r2
 80020bc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020be:	f7ff f9db 	bl	8001478 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020c2:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80020c4:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80020c6:	02bf      	lsls	r7, r7, #10
 80020c8:	6823      	ldr	r3, [r4, #0]
 80020ca:	423b      	tst	r3, r7
 80020cc:	d1d8      	bne.n	8002080 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80020ce:	f7ff f9d3 	bl	8001478 <HAL_GetTick>
 80020d2:	1b80      	subs	r0, r0, r6
 80020d4:	2864      	cmp	r0, #100	@ 0x64
 80020d6:	d9f7      	bls.n	80020c8 <HAL_RCC_OscConfig+0x58>
            return HAL_TIMEOUT;
 80020d8:	2003      	movs	r0, #3
 80020da:	e7cd      	b.n	8002078 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020dc:	21a0      	movs	r1, #160	@ 0xa0
 80020de:	02c9      	lsls	r1, r1, #11
 80020e0:	428b      	cmp	r3, r1
 80020e2:	d108      	bne.n	80020f6 <HAL_RCC_OscConfig+0x86>
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	6821      	ldr	r1, [r4, #0]
 80020e8:	02db      	lsls	r3, r3, #11
 80020ea:	430b      	orrs	r3, r1
 80020ec:	6023      	str	r3, [r4, #0]
 80020ee:	6823      	ldr	r3, [r4, #0]
 80020f0:	431a      	orrs	r2, r3
 80020f2:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020f4:	e7e3      	b.n	80020be <HAL_RCC_OscConfig+0x4e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020f6:	6822      	ldr	r2, [r4, #0]
 80020f8:	496f      	ldr	r1, [pc, #444]	@ (80022b8 <HAL_RCC_OscConfig+0x248>)
 80020fa:	400a      	ands	r2, r1
 80020fc:	6022      	str	r2, [r4, #0]
 80020fe:	6822      	ldr	r2, [r4, #0]
 8002100:	496e      	ldr	r1, [pc, #440]	@ (80022bc <HAL_RCC_OscConfig+0x24c>)
 8002102:	400a      	ands	r2, r1
 8002104:	6022      	str	r2, [r4, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1d9      	bne.n	80020be <HAL_RCC_OscConfig+0x4e>
        tickstart = HAL_GetTick();
 800210a:	f7ff f9b5 	bl	8001478 <HAL_GetTick>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800210e:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8002110:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002112:	02bf      	lsls	r7, r7, #10
 8002114:	6823      	ldr	r3, [r4, #0]
 8002116:	423b      	tst	r3, r7
 8002118:	d0b2      	beq.n	8002080 <HAL_RCC_OscConfig+0x10>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 800211a:	f7ff f9ad 	bl	8001478 <HAL_GetTick>
 800211e:	1b80      	subs	r0, r0, r6
 8002120:	2864      	cmp	r0, #100	@ 0x64
 8002122:	d9f7      	bls.n	8002114 <HAL_RCC_OscConfig+0xa4>
 8002124:	e7d8      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002126:	2238      	movs	r2, #56	@ 0x38
 8002128:	4c62      	ldr	r4, [pc, #392]	@ (80022b4 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800212a:	68eb      	ldr	r3, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800212c:	68a1      	ldr	r1, [r4, #8]
    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 800212e:	4211      	tst	r1, r2
 8002130:	d11c      	bne.n	800216c <HAL_RCC_OscConfig+0xfc>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002132:	2b00      	cmp	r3, #0
 8002134:	d09f      	beq.n	8002076 <HAL_RCC_OscConfig+0x6>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002136:	6862      	ldr	r2, [r4, #4]
 8002138:	696b      	ldr	r3, [r5, #20]
 800213a:	4961      	ldr	r1, [pc, #388]	@ (80022c0 <HAL_RCC_OscConfig+0x250>)
 800213c:	021b      	lsls	r3, r3, #8
 800213e:	400a      	ands	r2, r1
 8002140:	4313      	orrs	r3, r2
 8002142:	6063      	str	r3, [r4, #4]
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002144:	6823      	ldr	r3, [r4, #0]
 8002146:	4a5f      	ldr	r2, [pc, #380]	@ (80022c4 <HAL_RCC_OscConfig+0x254>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002148:	495f      	ldr	r1, [pc, #380]	@ (80022c8 <HAL_RCC_OscConfig+0x258>)
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800214a:	4013      	ands	r3, r2
 800214c:	692a      	ldr	r2, [r5, #16]
 800214e:	4313      	orrs	r3, r2
 8002150:	6023      	str	r3, [r4, #0]
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002152:	6823      	ldr	r3, [r4, #0]
 8002154:	4a5d      	ldr	r2, [pc, #372]	@ (80022cc <HAL_RCC_OscConfig+0x25c>)
 8002156:	049b      	lsls	r3, r3, #18
 8002158:	0f5b      	lsrs	r3, r3, #29
 800215a:	40da      	lsrs	r2, r3
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800215c:	4b5c      	ldr	r3, [pc, #368]	@ (80022d0 <HAL_RCC_OscConfig+0x260>)
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800215e:	600a      	str	r2, [r1, #0]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002160:	6818      	ldr	r0, [r3, #0]
 8002162:	f7ff f955 	bl	8001410 <HAL_InitTick>
 8002166:	2800      	cmp	r0, #0
 8002168:	d08d      	beq.n	8002086 <HAL_RCC_OscConfig+0x16>
 800216a:	e784      	b.n	8002076 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800216c:	2b00      	cmp	r3, #0
 800216e:	d020      	beq.n	80021b2 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002170:	6823      	ldr	r3, [r4, #0]
 8002172:	4a54      	ldr	r2, [pc, #336]	@ (80022c4 <HAL_RCC_OscConfig+0x254>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002174:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002176:	4013      	ands	r3, r2
 8002178:	692a      	ldr	r2, [r5, #16]
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800217a:	00ff      	lsls	r7, r7, #3
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800217c:	4313      	orrs	r3, r2
 800217e:	6023      	str	r3, [r4, #0]
        __HAL_RCC_HSI_ENABLE();
 8002180:	2380      	movs	r3, #128	@ 0x80
 8002182:	6822      	ldr	r2, [r4, #0]
 8002184:	005b      	lsls	r3, r3, #1
 8002186:	4313      	orrs	r3, r2
 8002188:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800218a:	f7ff f975 	bl	8001478 <HAL_GetTick>
 800218e:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002190:	6823      	ldr	r3, [r4, #0]
 8002192:	423b      	tst	r3, r7
 8002194:	d007      	beq.n	80021a6 <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002196:	6862      	ldr	r2, [r4, #4]
 8002198:	696b      	ldr	r3, [r5, #20]
 800219a:	4949      	ldr	r1, [pc, #292]	@ (80022c0 <HAL_RCC_OscConfig+0x250>)
 800219c:	021b      	lsls	r3, r3, #8
 800219e:	400a      	ands	r2, r1
 80021a0:	4313      	orrs	r3, r2
 80021a2:	6063      	str	r3, [r4, #4]
 80021a4:	e76f      	b.n	8002086 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80021a6:	f7ff f967 	bl	8001478 <HAL_GetTick>
 80021aa:	1b80      	subs	r0, r0, r6
 80021ac:	2802      	cmp	r0, #2
 80021ae:	d9ef      	bls.n	8002190 <HAL_RCC_OscConfig+0x120>
 80021b0:	e792      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_HSI_DISABLE();
 80021b2:	6823      	ldr	r3, [r4, #0]
 80021b4:	4a47      	ldr	r2, [pc, #284]	@ (80022d4 <HAL_RCC_OscConfig+0x264>)
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021b6:	2780      	movs	r7, #128	@ 0x80
        __HAL_RCC_HSI_DISABLE();
 80021b8:	4013      	ands	r3, r2
 80021ba:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80021bc:	f7ff f95c 	bl	8001478 <HAL_GetTick>
 80021c0:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80021c2:	00ff      	lsls	r7, r7, #3
 80021c4:	6823      	ldr	r3, [r4, #0]
 80021c6:	423b      	tst	r3, r7
 80021c8:	d100      	bne.n	80021cc <HAL_RCC_OscConfig+0x15c>
 80021ca:	e75c      	b.n	8002086 <HAL_RCC_OscConfig+0x16>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80021cc:	f7ff f954 	bl	8001478 <HAL_GetTick>
 80021d0:	1b80      	subs	r0, r0, r6
 80021d2:	2802      	cmp	r0, #2
 80021d4:	d9f6      	bls.n	80021c4 <HAL_RCC_OscConfig+0x154>
 80021d6:	e77f      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80021d8:	2138      	movs	r1, #56	@ 0x38
 80021da:	4c36      	ldr	r4, [pc, #216]	@ (80022b4 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80021dc:	69aa      	ldr	r2, [r5, #24]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 80021de:	68a3      	ldr	r3, [r4, #8]
 80021e0:	400b      	ands	r3, r1
 80021e2:	2b18      	cmp	r3, #24
 80021e4:	d103      	bne.n	80021ee <HAL_RCC_OscConfig+0x17e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 80021e6:	2a00      	cmp	r2, #0
 80021e8:	d000      	beq.n	80021ec <HAL_RCC_OscConfig+0x17c>
 80021ea:	e750      	b.n	800208e <HAL_RCC_OscConfig+0x1e>
 80021ec:	e743      	b.n	8002076 <HAL_RCC_OscConfig+0x6>
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021ee:	2301      	movs	r3, #1
 80021f0:	2a00      	cmp	r2, #0
 80021f2:	d010      	beq.n	8002216 <HAL_RCC_OscConfig+0x1a6>
        __HAL_RCC_LSI_ENABLE();
 80021f4:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80021f6:	2702      	movs	r7, #2
        __HAL_RCC_LSI_ENABLE();
 80021f8:	4313      	orrs	r3, r2
 80021fa:	6623      	str	r3, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 80021fc:	f7ff f93c 	bl	8001478 <HAL_GetTick>
 8002200:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002202:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002204:	423b      	tst	r3, r7
 8002206:	d000      	beq.n	800220a <HAL_RCC_OscConfig+0x19a>
 8002208:	e741      	b.n	800208e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800220a:	f7ff f935 	bl	8001478 <HAL_GetTick>
 800220e:	1b80      	subs	r0, r0, r6
 8002210:	2802      	cmp	r0, #2
 8002212:	d9f6      	bls.n	8002202 <HAL_RCC_OscConfig+0x192>
 8002214:	e760      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
        __HAL_RCC_LSI_DISABLE();
 8002216:	6e22      	ldr	r2, [r4, #96]	@ 0x60
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002218:	2702      	movs	r7, #2
        __HAL_RCC_LSI_DISABLE();
 800221a:	439a      	bics	r2, r3
 800221c:	6622      	str	r2, [r4, #96]	@ 0x60
        tickstart = HAL_GetTick();
 800221e:	f7ff f92b 	bl	8001478 <HAL_GetTick>
 8002222:	0006      	movs	r6, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002224:	6e23      	ldr	r3, [r4, #96]	@ 0x60
 8002226:	423b      	tst	r3, r7
 8002228:	d100      	bne.n	800222c <HAL_RCC_OscConfig+0x1bc>
 800222a:	e730      	b.n	800208e <HAL_RCC_OscConfig+0x1e>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 800222c:	f7ff f924 	bl	8001478 <HAL_GetTick>
 8002230:	1b80      	subs	r0, r0, r6
 8002232:	2802      	cmp	r0, #2
 8002234:	d9f6      	bls.n	8002224 <HAL_RCC_OscConfig+0x1b4>
 8002236:	e74f      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002238:	2138      	movs	r1, #56	@ 0x38
 800223a:	4c1e      	ldr	r4, [pc, #120]	@ (80022b4 <HAL_RCC_OscConfig+0x244>)
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 800223c:	68a8      	ldr	r0, [r5, #8]
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800223e:	68a3      	ldr	r3, [r4, #8]
 8002240:	400b      	ands	r3, r1
 8002242:	2b20      	cmp	r3, #32
 8002244:	d103      	bne.n	800224e <HAL_RCC_OscConfig+0x1de>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002246:	4243      	negs	r3, r0
 8002248:	4158      	adcs	r0, r3
 800224a:	b2c0      	uxtb	r0, r0
 800224c:	e714      	b.n	8002078 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800224e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002250:	2801      	cmp	r0, #1
 8002252:	d110      	bne.n	8002276 <HAL_RCC_OscConfig+0x206>
 8002254:	4303      	orrs	r3, r0
 8002256:	65e3      	str	r3, [r4, #92]	@ 0x5c
        tickstart = HAL_GetTick();
 8002258:	f7ff f90e 	bl	8001478 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800225c:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 800225e:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002260:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 8002262:	4233      	tst	r3, r6
 8002264:	d000      	beq.n	8002268 <HAL_RCC_OscConfig+0x1f8>
 8002266:	e717      	b.n	8002098 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002268:	f7ff f906 	bl	8001478 <HAL_GetTick>
 800226c:	4b1a      	ldr	r3, [pc, #104]	@ (80022d8 <HAL_RCC_OscConfig+0x268>)
 800226e:	1b40      	subs	r0, r0, r5
 8002270:	4298      	cmp	r0, r3
 8002272:	d9f5      	bls.n	8002260 <HAL_RCC_OscConfig+0x1f0>
 8002274:	e730      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002276:	2805      	cmp	r0, #5
 8002278:	d105      	bne.n	8002286 <HAL_RCC_OscConfig+0x216>
 800227a:	4313      	orrs	r3, r2
 800227c:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800227e:	2301      	movs	r3, #1
 8002280:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002282:	4313      	orrs	r3, r2
 8002284:	e7e7      	b.n	8002256 <HAL_RCC_OscConfig+0x1e6>
 8002286:	2101      	movs	r1, #1
 8002288:	438b      	bics	r3, r1
 800228a:	65e3      	str	r3, [r4, #92]	@ 0x5c
 800228c:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800228e:	4393      	bics	r3, r2
 8002290:	65e3      	str	r3, [r4, #92]	@ 0x5c
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002292:	2800      	cmp	r0, #0
 8002294:	d1e0      	bne.n	8002258 <HAL_RCC_OscConfig+0x1e8>
        tickstart = HAL_GetTick();
 8002296:	f7ff f8ef 	bl	8001478 <HAL_GetTick>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800229a:	2602      	movs	r6, #2
        tickstart = HAL_GetTick();
 800229c:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 800229e:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80022a0:	4233      	tst	r3, r6
 80022a2:	d100      	bne.n	80022a6 <HAL_RCC_OscConfig+0x236>
 80022a4:	e6f8      	b.n	8002098 <HAL_RCC_OscConfig+0x28>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022a6:	f7ff f8e7 	bl	8001478 <HAL_GetTick>
 80022aa:	4b0b      	ldr	r3, [pc, #44]	@ (80022d8 <HAL_RCC_OscConfig+0x268>)
 80022ac:	1b40      	subs	r0, r0, r5
 80022ae:	4298      	cmp	r0, r3
 80022b0:	d9f5      	bls.n	800229e <HAL_RCC_OscConfig+0x22e>
 80022b2:	e711      	b.n	80020d8 <HAL_RCC_OscConfig+0x68>
 80022b4:	40021000 	.word	0x40021000
 80022b8:	fffeffff 	.word	0xfffeffff
 80022bc:	fffbffff 	.word	0xfffbffff
 80022c0:	ffff80ff 	.word	0xffff80ff
 80022c4:	ffffc7ff 	.word	0xffffc7ff
 80022c8:	20000000 	.word	0x20000000
 80022cc:	02dc6c00 	.word	0x02dc6c00
 80022d0:	20000008 	.word	0x20000008
 80022d4:	fffffeff 	.word	0xfffffeff
 80022d8:	00001388 	.word	0x00001388

080022dc <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80022dc:	2238      	movs	r2, #56	@ 0x38
 80022de:	4b0f      	ldr	r3, [pc, #60]	@ (800231c <HAL_RCC_GetSysClockFreq+0x40>)
 80022e0:	6899      	ldr	r1, [r3, #8]
 80022e2:	4211      	tst	r1, r2
 80022e4:	d105      	bne.n	80022f2 <HAL_RCC_GetSysClockFreq+0x16>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80022e6:	681b      	ldr	r3, [r3, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80022e8:	480d      	ldr	r0, [pc, #52]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x44>)
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80022ea:	049b      	lsls	r3, r3, #18
 80022ec:	0f5b      	lsrs	r3, r3, #29
    sysclockfreq = (HSI_VALUE / hsidiv);
 80022ee:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 80022f0:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80022f2:	6899      	ldr	r1, [r3, #8]
 80022f4:	4011      	ands	r1, r2
 80022f6:	2908      	cmp	r1, #8
 80022f8:	d00b      	beq.n	8002312 <HAL_RCC_GetSysClockFreq+0x36>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80022fa:	6899      	ldr	r1, [r3, #8]
 80022fc:	4011      	ands	r1, r2
 80022fe:	2920      	cmp	r1, #32
 8002300:	d009      	beq.n	8002316 <HAL_RCC_GetSysClockFreq+0x3a>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002302:	689b      	ldr	r3, [r3, #8]
    sysclockfreq = 0U;
 8002304:	2000      	movs	r0, #0
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002306:	4013      	ands	r3, r2
 8002308:	2b18      	cmp	r3, #24
 800230a:	d1f1      	bne.n	80022f0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSI_VALUE;
 800230c:	20fa      	movs	r0, #250	@ 0xfa
 800230e:	01c0      	lsls	r0, r0, #7
 8002310:	e7ee      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = HSE_VALUE;
 8002312:	4803      	ldr	r0, [pc, #12]	@ (8002320 <HAL_RCC_GetSysClockFreq+0x44>)
 8002314:	e7ec      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x14>
    sysclockfreq = LSE_VALUE;
 8002316:	2080      	movs	r0, #128	@ 0x80
 8002318:	0200      	lsls	r0, r0, #8
 800231a:	e7e9      	b.n	80022f0 <HAL_RCC_GetSysClockFreq+0x14>
 800231c:	40021000 	.word	0x40021000
 8002320:	02dc6c00 	.word	0x02dc6c00

08002324 <HAL_RCC_ClockConfig>:
{
 8002324:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002326:	0004      	movs	r4, r0
 8002328:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 800232a:	2800      	cmp	r0, #0
 800232c:	d101      	bne.n	8002332 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 800232e:	2001      	movs	r0, #1
}
 8002330:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002332:	2707      	movs	r7, #7
 8002334:	4e48      	ldr	r6, [pc, #288]	@ (8002458 <HAL_RCC_ClockConfig+0x134>)
 8002336:	6833      	ldr	r3, [r6, #0]
 8002338:	403b      	ands	r3, r7
 800233a:	428b      	cmp	r3, r1
 800233c:	d32a      	bcc.n	8002394 <HAL_RCC_ClockConfig+0x70>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800233e:	6822      	ldr	r2, [r4, #0]
 8002340:	0793      	lsls	r3, r2, #30
 8002342:	d43b      	bmi.n	80023bc <HAL_RCC_ClockConfig+0x98>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002344:	07d2      	lsls	r2, r2, #31
 8002346:	d44a      	bmi.n	80023de <HAL_RCC_ClockConfig+0xba>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002348:	2707      	movs	r7, #7
 800234a:	6833      	ldr	r3, [r6, #0]
 800234c:	403b      	ands	r3, r7
 800234e:	42ab      	cmp	r3, r5
 8002350:	d90a      	bls.n	8002368 <HAL_RCC_ClockConfig+0x44>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002352:	6833      	ldr	r3, [r6, #0]
 8002354:	43bb      	bics	r3, r7
 8002356:	432b      	orrs	r3, r5
 8002358:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800235a:	f7ff f88d 	bl	8001478 <HAL_GetTick>
 800235e:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002360:	6833      	ldr	r3, [r6, #0]
 8002362:	403b      	ands	r3, r7
 8002364:	42ab      	cmp	r3, r5
 8002366:	d167      	bne.n	8002438 <HAL_RCC_ClockConfig+0x114>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002368:	6823      	ldr	r3, [r4, #0]
 800236a:	4d3c      	ldr	r5, [pc, #240]	@ (800245c <HAL_RCC_ClockConfig+0x138>)
 800236c:	075b      	lsls	r3, r3, #29
 800236e:	d46b      	bmi.n	8002448 <HAL_RCC_ClockConfig+0x124>
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002370:	f7ff ffb4 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 8002374:	68ab      	ldr	r3, [r5, #8]
 8002376:	493a      	ldr	r1, [pc, #232]	@ (8002460 <HAL_RCC_ClockConfig+0x13c>)
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002378:	051b      	lsls	r3, r3, #20
 800237a:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800237c:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800237e:	585b      	ldr	r3, [r3, r1]
 8002380:	211f      	movs	r1, #31
 8002382:	400b      	ands	r3, r1
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002384:	40d8      	lsrs	r0, r3
 8002386:	4a37      	ldr	r2, [pc, #220]	@ (8002464 <HAL_RCC_ClockConfig+0x140>)
  return HAL_InitTick(uwTickPrio);
 8002388:	4b37      	ldr	r3, [pc, #220]	@ (8002468 <HAL_RCC_ClockConfig+0x144>)
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800238a:	6010      	str	r0, [r2, #0]
  return HAL_InitTick(uwTickPrio);
 800238c:	6818      	ldr	r0, [r3, #0]
 800238e:	f7ff f83f 	bl	8001410 <HAL_InitTick>
 8002392:	e7cd      	b.n	8002330 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002394:	6833      	ldr	r3, [r6, #0]
 8002396:	43bb      	bics	r3, r7
 8002398:	430b      	orrs	r3, r1
 800239a:	6033      	str	r3, [r6, #0]
    tickstart = HAL_GetTick();
 800239c:	f7ff f86c 	bl	8001478 <HAL_GetTick>
 80023a0:	9001      	str	r0, [sp, #4]
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80023a2:	6833      	ldr	r3, [r6, #0]
 80023a4:	403b      	ands	r3, r7
 80023a6:	42ab      	cmp	r3, r5
 80023a8:	d0c9      	beq.n	800233e <HAL_RCC_ClockConfig+0x1a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80023aa:	f7ff f865 	bl	8001478 <HAL_GetTick>
 80023ae:	9b01      	ldr	r3, [sp, #4]
 80023b0:	1ac0      	subs	r0, r0, r3
 80023b2:	4b2e      	ldr	r3, [pc, #184]	@ (800246c <HAL_RCC_ClockConfig+0x148>)
 80023b4:	4298      	cmp	r0, r3
 80023b6:	d9f4      	bls.n	80023a2 <HAL_RCC_ClockConfig+0x7e>
        return HAL_TIMEOUT;
 80023b8:	2003      	movs	r0, #3
 80023ba:	e7b9      	b.n	8002330 <HAL_RCC_ClockConfig+0xc>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023bc:	4927      	ldr	r1, [pc, #156]	@ (800245c <HAL_RCC_ClockConfig+0x138>)
 80023be:	0753      	lsls	r3, r2, #29
 80023c0:	d506      	bpl.n	80023d0 <HAL_RCC_ClockConfig+0xac>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80023c2:	6888      	ldr	r0, [r1, #8]
 80023c4:	4b2a      	ldr	r3, [pc, #168]	@ (8002470 <HAL_RCC_ClockConfig+0x14c>)
 80023c6:	4018      	ands	r0, r3
 80023c8:	23b0      	movs	r3, #176	@ 0xb0
 80023ca:	011b      	lsls	r3, r3, #4
 80023cc:	4303      	orrs	r3, r0
 80023ce:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023d0:	688b      	ldr	r3, [r1, #8]
 80023d2:	4828      	ldr	r0, [pc, #160]	@ (8002474 <HAL_RCC_ClockConfig+0x150>)
 80023d4:	4003      	ands	r3, r0
 80023d6:	68e0      	ldr	r0, [r4, #12]
 80023d8:	4303      	orrs	r3, r0
 80023da:	608b      	str	r3, [r1, #8]
 80023dc:	e7b2      	b.n	8002344 <HAL_RCC_ClockConfig+0x20>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023de:	6862      	ldr	r2, [r4, #4]
 80023e0:	4f1e      	ldr	r7, [pc, #120]	@ (800245c <HAL_RCC_ClockConfig+0x138>)
 80023e2:	2a01      	cmp	r2, #1
 80023e4:	d119      	bne.n	800241a <HAL_RCC_ClockConfig+0xf6>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	039b      	lsls	r3, r3, #14
 80023ea:	d5a0      	bpl.n	800232e <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80023ec:	2107      	movs	r1, #7
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	438b      	bics	r3, r1
 80023f2:	4313      	orrs	r3, r2
 80023f4:	60bb      	str	r3, [r7, #8]
    tickstart = HAL_GetTick();
 80023f6:	f7ff f83f 	bl	8001478 <HAL_GetTick>
 80023fa:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023fc:	2338      	movs	r3, #56	@ 0x38
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	401a      	ands	r2, r3
 8002402:	6863      	ldr	r3, [r4, #4]
 8002404:	00db      	lsls	r3, r3, #3
 8002406:	429a      	cmp	r2, r3
 8002408:	d09e      	beq.n	8002348 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800240a:	f7ff f835 	bl	8001478 <HAL_GetTick>
 800240e:	9b01      	ldr	r3, [sp, #4]
 8002410:	1ac0      	subs	r0, r0, r3
 8002412:	4b16      	ldr	r3, [pc, #88]	@ (800246c <HAL_RCC_ClockConfig+0x148>)
 8002414:	4298      	cmp	r0, r3
 8002416:	d9f1      	bls.n	80023fc <HAL_RCC_ClockConfig+0xd8>
 8002418:	e7ce      	b.n	80023b8 <HAL_RCC_ClockConfig+0x94>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800241a:	2a00      	cmp	r2, #0
 800241c:	d103      	bne.n	8002426 <HAL_RCC_ClockConfig+0x102>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	055b      	lsls	r3, r3, #21
 8002422:	d4e3      	bmi.n	80023ec <HAL_RCC_ClockConfig+0xc8>
 8002424:	e783      	b.n	800232e <HAL_RCC_ClockConfig+0xa>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8002426:	2302      	movs	r3, #2
 8002428:	2a03      	cmp	r2, #3
 800242a:	d103      	bne.n	8002434 <HAL_RCC_ClockConfig+0x110>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800242c:	6e39      	ldr	r1, [r7, #96]	@ 0x60
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800242e:	4219      	tst	r1, r3
 8002430:	d1dc      	bne.n	80023ec <HAL_RCC_ClockConfig+0xc8>
 8002432:	e77c      	b.n	800232e <HAL_RCC_ClockConfig+0xa>
 8002434:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8002436:	e7fa      	b.n	800242e <HAL_RCC_ClockConfig+0x10a>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8002438:	f7ff f81e 	bl	8001478 <HAL_GetTick>
 800243c:	9b01      	ldr	r3, [sp, #4]
 800243e:	1ac0      	subs	r0, r0, r3
 8002440:	4b0a      	ldr	r3, [pc, #40]	@ (800246c <HAL_RCC_ClockConfig+0x148>)
 8002442:	4298      	cmp	r0, r3
 8002444:	d98c      	bls.n	8002360 <HAL_RCC_ClockConfig+0x3c>
 8002446:	e7b7      	b.n	80023b8 <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002448:	68ab      	ldr	r3, [r5, #8]
 800244a:	4a0b      	ldr	r2, [pc, #44]	@ (8002478 <HAL_RCC_ClockConfig+0x154>)
 800244c:	4013      	ands	r3, r2
 800244e:	6922      	ldr	r2, [r4, #16]
 8002450:	4313      	orrs	r3, r2
 8002452:	60ab      	str	r3, [r5, #8]
 8002454:	e78c      	b.n	8002370 <HAL_RCC_ClockConfig+0x4c>
 8002456:	46c0      	nop			@ (mov r8, r8)
 8002458:	40022000 	.word	0x40022000
 800245c:	40021000 	.word	0x40021000
 8002460:	08006028 	.word	0x08006028
 8002464:	20000000 	.word	0x20000000
 8002468:	20000008 	.word	0x20000008
 800246c:	00001388 	.word	0x00001388
 8002470:	ffff84ff 	.word	0xffff84ff
 8002474:	fffff0ff 	.word	0xfffff0ff
 8002478:	ffff8fff 	.word	0xffff8fff

0800247c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800247c:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800247e:	f7ff ff2d 	bl	80022dc <HAL_RCC_GetSysClockFreq>
 8002482:	4b06      	ldr	r3, [pc, #24]	@ (800249c <HAL_RCC_GetHCLKFreq+0x20>)
 8002484:	4a06      	ldr	r2, [pc, #24]	@ (80024a0 <HAL_RCC_GetHCLKFreq+0x24>)
 8002486:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8002488:	051b      	lsls	r3, r3, #20
 800248a:	0f1b      	lsrs	r3, r3, #28
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800248c:	009b      	lsls	r3, r3, #2
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800248e:	589b      	ldr	r3, [r3, r2]
 8002490:	221f      	movs	r2, #31
 8002492:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8002494:	40d8      	lsrs	r0, r3
 8002496:	4b03      	ldr	r3, [pc, #12]	@ (80024a4 <HAL_RCC_GetHCLKFreq+0x28>)
 8002498:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 800249a:	bd10      	pop	{r4, pc}
 800249c:	40021000 	.word	0x40021000
 80024a0:	08006028 	.word	0x08006028
 80024a4:	20000000 	.word	0x20000000

080024a8 <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80024a8:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024aa:	6803      	ldr	r3, [r0, #0]
{
 80024ac:	0005      	movs	r5, r0
 80024ae:	b085      	sub	sp, #20
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024b0:	2000      	movs	r0, #0
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80024b2:	065b      	lsls	r3, r3, #25
 80024b4:	d523      	bpl.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x56>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024b6:	2280      	movs	r2, #128	@ 0x80
 80024b8:	4c39      	ldr	r4, [pc, #228]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 80024ba:	0552      	lsls	r2, r2, #21
 80024bc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
    FlagStatus       pwrclkchanged = RESET;
 80024be:	0006      	movs	r6, r0
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80024c0:	4213      	tst	r3, r2
 80024c2:	d107      	bne.n	80024d4 <HAL_RCCEx_PeriphCLKConfig+0x2c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
      pwrclkchanged = SET;
 80024c6:	3601      	adds	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80024c8:	4313      	orrs	r3, r2
 80024ca:	63e3      	str	r3, [r4, #60]	@ 0x3c
 80024cc:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80024ce:	4013      	ands	r3, r2
 80024d0:	9303      	str	r3, [sp, #12]
 80024d2:	9b03      	ldr	r3, [sp, #12]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80024d4:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 80024d6:	23c0      	movs	r3, #192	@ 0xc0
 80024d8:	0011      	movs	r1, r2
 80024da:	009b      	lsls	r3, r3, #2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024dc:	69a8      	ldr	r0, [r5, #24]
 80024de:	4f31      	ldr	r7, [pc, #196]	@ (80025a4 <HAL_RCCEx_PeriphCLKConfig+0xfc>)
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80024e0:	4019      	ands	r1, r3
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024e2:	421a      	tst	r2, r3
 80024e4:	d13b      	bne.n	800255e <HAL_RCCEx_PeriphCLKConfig+0xb6>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80024e6:	2000      	movs	r0, #0
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80024e8:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 80024ea:	69aa      	ldr	r2, [r5, #24]
 80024ec:	403b      	ands	r3, r7
 80024ee:	4313      	orrs	r3, r2
 80024f0:	65e3      	str	r3, [r4, #92]	@ 0x5c
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80024f2:	2e01      	cmp	r6, #1
 80024f4:	d103      	bne.n	80024fe <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024f6:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80024f8:	4a2b      	ldr	r2, [pc, #172]	@ (80025a8 <HAL_RCCEx_PeriphCLKConfig+0x100>)
 80024fa:	4013      	ands	r3, r2
 80024fc:	63e3      	str	r3, [r4, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80024fe:	682a      	ldr	r2, [r5, #0]
 8002500:	07d3      	lsls	r3, r2, #31
 8002502:	d506      	bpl.n	8002512 <HAL_RCCEx_PeriphCLKConfig+0x6a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002504:	2403      	movs	r4, #3
 8002506:	4926      	ldr	r1, [pc, #152]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002508:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800250a:	43a3      	bics	r3, r4
 800250c:	68ac      	ldr	r4, [r5, #8]
 800250e:	4323      	orrs	r3, r4
 8002510:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002512:	0793      	lsls	r3, r2, #30
 8002514:	d506      	bpl.n	8002524 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002516:	4922      	ldr	r1, [pc, #136]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002518:	4c24      	ldr	r4, [pc, #144]	@ (80025ac <HAL_RCCEx_PeriphCLKConfig+0x104>)
 800251a:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800251c:	4023      	ands	r3, r4
 800251e:	68ec      	ldr	r4, [r5, #12]
 8002520:	4323      	orrs	r3, r4
 8002522:	654b      	str	r3, [r1, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002524:	0693      	lsls	r3, r2, #26
 8002526:	d506      	bpl.n	8002536 <HAL_RCCEx_PeriphCLKConfig+0x8e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002528:	491d      	ldr	r1, [pc, #116]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800252a:	696c      	ldr	r4, [r5, #20]
 800252c:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	089b      	lsrs	r3, r3, #2
 8002532:	4323      	orrs	r3, r4
 8002534:	654b      	str	r3, [r1, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8002536:	0753      	lsls	r3, r2, #29
 8002538:	d506      	bpl.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800253a:	4919      	ldr	r1, [pc, #100]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 800253c:	4c1c      	ldr	r4, [pc, #112]	@ (80025b0 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 800253e:	6d4b      	ldr	r3, [r1, #84]	@ 0x54
 8002540:	4023      	ands	r3, r4
 8002542:	692c      	ldr	r4, [r5, #16]
 8002544:	4323      	orrs	r3, r4
 8002546:	654b      	str	r3, [r1, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 8002548:	0612      	lsls	r2, r2, #24
 800254a:	d506      	bpl.n	800255a <HAL_RCCEx_PeriphCLKConfig+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 800254c:	21e0      	movs	r1, #224	@ 0xe0
 800254e:	4a14      	ldr	r2, [pc, #80]	@ (80025a0 <HAL_RCCEx_PeriphCLKConfig+0xf8>)
 8002550:	6813      	ldr	r3, [r2, #0]
 8002552:	438b      	bics	r3, r1
 8002554:	6869      	ldr	r1, [r5, #4]
 8002556:	430b      	orrs	r3, r1
 8002558:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 800255a:	b005      	add	sp, #20
 800255c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800255e:	4288      	cmp	r0, r1
 8002560:	d0c1      	beq.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002562:	2280      	movs	r2, #128	@ 0x80
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002564:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_FORCE();
 8002566:	6de0      	ldr	r0, [r4, #92]	@ 0x5c
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002568:	0019      	movs	r1, r3
      __HAL_RCC_BACKUPRESET_FORCE();
 800256a:	0252      	lsls	r2, r2, #9
 800256c:	4302      	orrs	r2, r0
 800256e:	65e2      	str	r2, [r4, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002570:	6de2      	ldr	r2, [r4, #92]	@ 0x5c
 8002572:	4810      	ldr	r0, [pc, #64]	@ (80025b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>)
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8002574:	4039      	ands	r1, r7
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002576:	4002      	ands	r2, r0
 8002578:	65e2      	str	r2, [r4, #92]	@ 0x5c
      RCC->CSR1 = tmpregister;
 800257a:	65e1      	str	r1, [r4, #92]	@ 0x5c
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800257c:	07db      	lsls	r3, r3, #31
 800257e:	d5b2      	bpl.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
      tickstart = HAL_GetTick();
 8002580:	f7fe ff7a 	bl	8001478 <HAL_GetTick>
 8002584:	9001      	str	r0, [sp, #4]
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002586:	2202      	movs	r2, #2
 8002588:	6de3      	ldr	r3, [r4, #92]	@ 0x5c
 800258a:	4213      	tst	r3, r2
 800258c:	d1ab      	bne.n	80024e6 <HAL_RCCEx_PeriphCLKConfig+0x3e>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800258e:	f7fe ff73 	bl	8001478 <HAL_GetTick>
 8002592:	9b01      	ldr	r3, [sp, #4]
 8002594:	1ac0      	subs	r0, r0, r3
 8002596:	4b08      	ldr	r3, [pc, #32]	@ (80025b8 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002598:	4298      	cmp	r0, r3
 800259a:	d9f4      	bls.n	8002586 <HAL_RCCEx_PeriphCLKConfig+0xde>
      status = ret;
 800259c:	2003      	movs	r0, #3
 800259e:	e7a8      	b.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 80025a0:	40021000 	.word	0x40021000
 80025a4:	fffffcff 	.word	0xfffffcff
 80025a8:	efffffff 	.word	0xefffffff
 80025ac:	ffffcfff 	.word	0xffffcfff
 80025b0:	ffff3fff 	.word	0xffff3fff
 80025b4:	fffeffff 	.word	0xfffeffff
 80025b8:	00001388 	.word	0x00001388

080025bc <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 80025bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025be:	000e      	movs	r6, r1
 80025c0:	b085      	sub	sp, #20
 80025c2:	0015      	movs	r5, r2
 80025c4:	0004      	movs	r4, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80025c6:	f7fe ff57 	bl	8001478 <HAL_GetTick>
 80025ca:	19ad      	adds	r5, r5, r6
 80025cc:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 80025ce:	f7fe ff53 	bl	8001478 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80025d2:	2780      	movs	r7, #128	@ 0x80
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80025d4:	4b25      	ldr	r3, [pc, #148]	@ (800266c <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb0>)
  tmp_tickstart = HAL_GetTick();
 80025d6:	9001      	str	r0, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	015b      	lsls	r3, r3, #5
 80025dc:	0d1b      	lsrs	r3, r3, #20
 80025de:	436b      	muls	r3, r5
 80025e0:	9303      	str	r3, [sp, #12]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80025e2:	6822      	ldr	r2, [r4, #0]
 80025e4:	6893      	ldr	r3, [r2, #8]
 80025e6:	0018      	movs	r0, r3
 80025e8:	4038      	ands	r0, r7
 80025ea:	423b      	tst	r3, r7
 80025ec:	d032      	beq.n	8002654 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x98>
  {
    if (Timeout != HAL_MAX_DELAY)
 80025ee:	1c73      	adds	r3, r6, #1
 80025f0:	d0f8      	beq.n	80025e4 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x28>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80025f2:	f7fe ff41 	bl	8001478 <HAL_GetTick>
 80025f6:	9b01      	ldr	r3, [sp, #4]
 80025f8:	1ac0      	subs	r0, r0, r3
 80025fa:	42a8      	cmp	r0, r5
 80025fc:	d32c      	bcc.n	8002658 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x9c>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80025fe:	21e0      	movs	r1, #224	@ 0xe0
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	685a      	ldr	r2, [r3, #4]
 8002604:	438a      	bics	r2, r1
 8002606:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002608:	2282      	movs	r2, #130	@ 0x82
 800260a:	6861      	ldr	r1, [r4, #4]
 800260c:	0052      	lsls	r2, r2, #1
 800260e:	4291      	cmp	r1, r2
 8002610:	d10c      	bne.n	800262c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
 8002612:	2180      	movs	r1, #128	@ 0x80
 8002614:	68a2      	ldr	r2, [r4, #8]
 8002616:	0209      	lsls	r1, r1, #8
 8002618:	428a      	cmp	r2, r1
 800261a:	d003      	beq.n	8002624 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800261c:	2180      	movs	r1, #128	@ 0x80
 800261e:	00c9      	lsls	r1, r1, #3
 8002620:	428a      	cmp	r2, r1
 8002622:	d103      	bne.n	800262c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x70>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002624:	2140      	movs	r1, #64	@ 0x40
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	438a      	bics	r2, r1
 800262a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800262c:	2180      	movs	r1, #128	@ 0x80
 800262e:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 8002630:	0189      	lsls	r1, r1, #6
 8002632:	428a      	cmp	r2, r1
 8002634:	d106      	bne.n	8002644 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x88>
        {
          SPI_RESET_CRC(hspi);
 8002636:	6819      	ldr	r1, [r3, #0]
 8002638:	480d      	ldr	r0, [pc, #52]	@ (8002670 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb4>)
 800263a:	4001      	ands	r1, r0
 800263c:	6019      	str	r1, [r3, #0]
 800263e:	6819      	ldr	r1, [r3, #0]
 8002640:	430a      	orrs	r2, r1
 8002642:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002644:	0023      	movs	r3, r4
 8002646:	2201      	movs	r2, #1
 8002648:	335d      	adds	r3, #93	@ 0x5d
 800264a:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800264c:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 800264e:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002650:	345c      	adds	r4, #92	@ 0x5c
 8002652:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 8002654:	b005      	add	sp, #20
 8002656:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8002658:	9b03      	ldr	r3, [sp, #12]
 800265a:	2b00      	cmp	r3, #0
 800265c:	d000      	beq.n	8002660 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
 800265e:	002b      	movs	r3, r5
      count--;
 8002660:	9a03      	ldr	r2, [sp, #12]
 8002662:	001d      	movs	r5, r3
 8002664:	3a01      	subs	r2, #1
 8002666:	9203      	str	r2, [sp, #12]
 8002668:	e7bb      	b.n	80025e2 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x26>
 800266a:	46c0      	nop			@ (mov r8, r8)
 800266c:	20000000 	.word	0x20000000
 8002670:	ffffdfff 	.word	0xffffdfff

08002674 <SPI_WaitFifoStateUntilTimeout.constprop.0>:
  * @param  State Fifo state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002676:	0017      	movs	r7, r2
{
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8002678:	2200      	movs	r2, #0
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 800267a:	b085      	sub	sp, #20
 800267c:	001d      	movs	r5, r3
  __IO uint8_t  tmpreg8 = 0;
 800267e:	ab02      	add	r3, sp, #8
 8002680:	70da      	strb	r2, [r3, #3]
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
 8002682:	0004      	movs	r4, r0
 8002684:	000e      	movs	r6, r1

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8002686:	f7fe fef7 	bl	8001478 <HAL_GetTick>
 800268a:	19ed      	adds	r5, r5, r7
 800268c:	1a2d      	subs	r5, r5, r0
  tmp_tickstart = HAL_GetTick();
 800268e:	f7fe fef3 	bl	8001478 <HAL_GetTick>

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002692:	2223      	movs	r2, #35	@ 0x23
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002694:	6823      	ldr	r3, [r4, #0]
  tmp_tickstart = HAL_GetTick();
 8002696:	9000      	str	r0, [sp, #0]
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8002698:	9301      	str	r3, [sp, #4]
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800269a:	4b2a      	ldr	r3, [pc, #168]	@ (8002744 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	4353      	muls	r3, r2
 80026a0:	0d1b      	lsrs	r3, r3, #20
 80026a2:	436b      	muls	r3, r5
 80026a4:	9303      	str	r3, [sp, #12]
  while ((hspi->Instance->SR & Fifo) != State)
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80026a6:	ab02      	add	r3, sp, #8
  while ((hspi->Instance->SR & Fifo) != State)
 80026a8:	6821      	ldr	r1, [r4, #0]
      tmpreg8 = *ptmpreg8;
 80026aa:	1cda      	adds	r2, r3, #3
  while ((hspi->Instance->SR & Fifo) != State)
 80026ac:	688b      	ldr	r3, [r1, #8]
 80026ae:	0018      	movs	r0, r3
 80026b0:	4030      	ands	r0, r6
 80026b2:	4233      	tst	r3, r6
 80026b4:	d03b      	beq.n	800272e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xba>
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80026b6:	23c0      	movs	r3, #192	@ 0xc0
 80026b8:	00db      	lsls	r3, r3, #3
 80026ba:	429e      	cmp	r6, r3
 80026bc:	d104      	bne.n	80026c8 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x54>
      tmpreg8 = *ptmpreg8;
 80026be:	9b01      	ldr	r3, [sp, #4]
 80026c0:	7b1b      	ldrb	r3, [r3, #12]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	7013      	strb	r3, [r2, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80026c6:	7813      	ldrb	r3, [r2, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 80026c8:	1c7b      	adds	r3, r7, #1
 80026ca:	d0ef      	beq.n	80026ac <SPI_WaitFifoStateUntilTimeout.constprop.0+0x38>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80026cc:	f7fe fed4 	bl	8001478 <HAL_GetTick>
 80026d0:	9b00      	ldr	r3, [sp, #0]
 80026d2:	1ac0      	subs	r0, r0, r3
 80026d4:	42a8      	cmp	r0, r5
 80026d6:	d32c      	bcc.n	8002732 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xbe>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80026d8:	21e0      	movs	r1, #224	@ 0xe0
 80026da:	6823      	ldr	r3, [r4, #0]
 80026dc:	685a      	ldr	r2, [r3, #4]
 80026de:	438a      	bics	r2, r1
 80026e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80026e2:	2282      	movs	r2, #130	@ 0x82
 80026e4:	6861      	ldr	r1, [r4, #4]
 80026e6:	0052      	lsls	r2, r2, #1
 80026e8:	4291      	cmp	r1, r2
 80026ea:	d10c      	bne.n	8002706 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
 80026ec:	2180      	movs	r1, #128	@ 0x80
 80026ee:	68a2      	ldr	r2, [r4, #8]
 80026f0:	0209      	lsls	r1, r1, #8
 80026f2:	428a      	cmp	r2, r1
 80026f4:	d003      	beq.n	80026fe <SPI_WaitFifoStateUntilTimeout.constprop.0+0x8a>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80026f6:	2180      	movs	r1, #128	@ 0x80
 80026f8:	00c9      	lsls	r1, r1, #3
 80026fa:	428a      	cmp	r2, r1
 80026fc:	d103      	bne.n	8002706 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x92>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80026fe:	2140      	movs	r1, #64	@ 0x40
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	438a      	bics	r2, r1
 8002704:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002706:	2180      	movs	r1, #128	@ 0x80
 8002708:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800270a:	0189      	lsls	r1, r1, #6
 800270c:	428a      	cmp	r2, r1
 800270e:	d106      	bne.n	800271e <SPI_WaitFifoStateUntilTimeout.constprop.0+0xaa>
        {
          SPI_RESET_CRC(hspi);
 8002710:	6819      	ldr	r1, [r3, #0]
 8002712:	480d      	ldr	r0, [pc, #52]	@ (8002748 <SPI_WaitFifoStateUntilTimeout.constprop.0+0xd4>)
 8002714:	4001      	ands	r1, r0
 8002716:	6019      	str	r1, [r3, #0]
 8002718:	6819      	ldr	r1, [r3, #0]
 800271a:	430a      	orrs	r2, r1
 800271c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800271e:	0023      	movs	r3, r4
 8002720:	2201      	movs	r2, #1
 8002722:	335d      	adds	r3, #93	@ 0x5d
 8002724:	701a      	strb	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002726:	2300      	movs	r3, #0

        return HAL_TIMEOUT;
 8002728:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 800272a:	345c      	adds	r4, #92	@ 0x5c
 800272c:	7023      	strb	r3, [r4, #0]
      count--;
    }
  }

  return HAL_OK;
}
 800272e:	b005      	add	sp, #20
 8002730:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if (count == 0U)
 8002732:	9b03      	ldr	r3, [sp, #12]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d000      	beq.n	800273a <SPI_WaitFifoStateUntilTimeout.constprop.0+0xc6>
 8002738:	002b      	movs	r3, r5
      count--;
 800273a:	9a03      	ldr	r2, [sp, #12]
 800273c:	001d      	movs	r5, r3
 800273e:	3a01      	subs	r2, #1
 8002740:	9203      	str	r2, [sp, #12]
 8002742:	e7b0      	b.n	80026a6 <SPI_WaitFifoStateUntilTimeout.constprop.0+0x32>
 8002744:	20000000 	.word	0x20000000
 8002748:	ffffdfff 	.word	0xffffdfff

0800274c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800274c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800274e:	2382      	movs	r3, #130	@ 0x82
{
 8002750:	0017      	movs	r7, r2
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002752:	6842      	ldr	r2, [r0, #4]
{
 8002754:	0004      	movs	r4, r0
 8002756:	000e      	movs	r6, r1
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	429a      	cmp	r2, r3
 800275c:	d10d      	bne.n	800277a <SPI_EndRxTransaction+0x2e>
 800275e:	2280      	movs	r2, #128	@ 0x80
 8002760:	6883      	ldr	r3, [r0, #8]
 8002762:	0212      	lsls	r2, r2, #8
 8002764:	4293      	cmp	r3, r2
 8002766:	d003      	beq.n	8002770 <SPI_EndRxTransaction+0x24>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002768:	2280      	movs	r2, #128	@ 0x80
 800276a:	00d2      	lsls	r2, r2, #3
 800276c:	4293      	cmp	r3, r2
 800276e:	d104      	bne.n	800277a <SPI_EndRxTransaction+0x2e>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8002770:	2140      	movs	r1, #64	@ 0x40
 8002772:	6822      	ldr	r2, [r4, #0]
 8002774:	6813      	ldr	r3, [r2, #0]
 8002776:	438b      	bics	r3, r1
 8002778:	6013      	str	r3, [r2, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800277a:	003a      	movs	r2, r7
 800277c:	0031      	movs	r1, r6
 800277e:	0020      	movs	r0, r4
 8002780:	f7ff ff1c 	bl	80025bc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 8002784:	1e05      	subs	r5, r0, #0
 8002786:	d005      	beq.n	8002794 <SPI_EndRxTransaction+0x48>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002788:	2320      	movs	r3, #32
 800278a:	6e22      	ldr	r2, [r4, #96]	@ 0x60
    return HAL_TIMEOUT;
 800278c:	2503      	movs	r5, #3
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800278e:	4313      	orrs	r3, r2
 8002790:	6623      	str	r3, [r4, #96]	@ 0x60
      return HAL_TIMEOUT;
 8002792:	e016      	b.n	80027c2 <SPI_EndRxTransaction+0x76>
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002794:	2382      	movs	r3, #130	@ 0x82
 8002796:	6862      	ldr	r2, [r4, #4]
 8002798:	005b      	lsls	r3, r3, #1
 800279a:	429a      	cmp	r2, r3
 800279c:	d111      	bne.n	80027c2 <SPI_EndRxTransaction+0x76>
 800279e:	2280      	movs	r2, #128	@ 0x80
 80027a0:	68a3      	ldr	r3, [r4, #8]
 80027a2:	0212      	lsls	r2, r2, #8
 80027a4:	4293      	cmp	r3, r2
 80027a6:	d003      	beq.n	80027b0 <SPI_EndRxTransaction+0x64>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80027a8:	2280      	movs	r2, #128	@ 0x80
 80027aa:	00d2      	lsls	r2, r2, #3
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d108      	bne.n	80027c2 <SPI_EndRxTransaction+0x76>
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027b0:	21c0      	movs	r1, #192	@ 0xc0
 80027b2:	003b      	movs	r3, r7
 80027b4:	0032      	movs	r2, r6
 80027b6:	0020      	movs	r0, r4
 80027b8:	00c9      	lsls	r1, r1, #3
 80027ba:	f7ff ff5b 	bl	8002674 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80027be:	2800      	cmp	r0, #0
 80027c0:	d1e2      	bne.n	8002788 <SPI_EndRxTransaction+0x3c>
    }
  }
  return HAL_OK;
}
 80027c2:	0028      	movs	r0, r5
 80027c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080027c6 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80027c6:	b570      	push	{r4, r5, r6, lr}
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027c8:	0013      	movs	r3, r2
{
 80027ca:	000d      	movs	r5, r1
 80027cc:	0016      	movs	r6, r2
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027ce:	000a      	movs	r2, r1
 80027d0:	21c0      	movs	r1, #192	@ 0xc0
 80027d2:	0149      	lsls	r1, r1, #5
{
 80027d4:	0004      	movs	r4, r0
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027d6:	f7ff ff4d 	bl	8002674 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 80027da:	2800      	cmp	r0, #0
 80027dc:	d005      	beq.n	80027ea <SPI_EndRxTxTransaction+0x24>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027de:	2320      	movs	r3, #32
    return HAL_TIMEOUT;
 80027e0:	2003      	movs	r0, #3
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80027e2:	6e22      	ldr	r2, [r4, #96]	@ 0x60
 80027e4:	4313      	orrs	r3, r2
 80027e6:	6623      	str	r3, [r4, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
    return HAL_TIMEOUT;
  }

  return HAL_OK;
}
 80027e8:	bd70      	pop	{r4, r5, r6, pc}
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80027ea:	0032      	movs	r2, r6
 80027ec:	0029      	movs	r1, r5
 80027ee:	0020      	movs	r0, r4
 80027f0:	f7ff fee4 	bl	80025bc <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80027f4:	2800      	cmp	r0, #0
 80027f6:	d1f2      	bne.n	80027de <SPI_EndRxTxTransaction+0x18>
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80027f8:	21c0      	movs	r1, #192	@ 0xc0
 80027fa:	0033      	movs	r3, r6
 80027fc:	002a      	movs	r2, r5
 80027fe:	0020      	movs	r0, r4
 8002800:	00c9      	lsls	r1, r1, #3
 8002802:	f7ff ff37 	bl	8002674 <SPI_WaitFifoStateUntilTimeout.constprop.0>
 8002806:	2800      	cmp	r0, #0
 8002808:	d0ee      	beq.n	80027e8 <SPI_EndRxTxTransaction+0x22>
 800280a:	e7e8      	b.n	80027de <SPI_EndRxTxTransaction+0x18>

0800280c <HAL_SPI_Init>:
{
 800280c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280e:	0004      	movs	r4, r0
    return HAL_ERROR;
 8002810:	2001      	movs	r0, #1
  if (hspi == NULL)
 8002812:	2c00      	cmp	r4, #0
 8002814:	d067      	beq.n	80028e6 <HAL_SPI_Init+0xda>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002816:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002818:	2b00      	cmp	r3, #0
 800281a:	d165      	bne.n	80028e8 <HAL_SPI_Init+0xdc>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800281c:	2282      	movs	r2, #130	@ 0x82
 800281e:	6861      	ldr	r1, [r4, #4]
 8002820:	0052      	lsls	r2, r2, #1
 8002822:	4291      	cmp	r1, r2
 8002824:	d000      	beq.n	8002828 <HAL_SPI_Init+0x1c>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002826:	61e3      	str	r3, [r4, #28]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002828:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 800282a:	0025      	movs	r5, r4
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800282c:	62a3      	str	r3, [r4, #40]	@ 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 800282e:	355d      	adds	r5, #93	@ 0x5d
 8002830:	782b      	ldrb	r3, [r5, #0]
 8002832:	b2da      	uxtb	r2, r3
 8002834:	2b00      	cmp	r3, #0
 8002836:	d105      	bne.n	8002844 <HAL_SPI_Init+0x38>
    hspi->Lock = HAL_UNLOCKED;
 8002838:	0023      	movs	r3, r4
 800283a:	335c      	adds	r3, #92	@ 0x5c
    HAL_SPI_MspInit(hspi);
 800283c:	0020      	movs	r0, r4
    hspi->Lock = HAL_UNLOCKED;
 800283e:	701a      	strb	r2, [r3, #0]
    HAL_SPI_MspInit(hspi);
 8002840:	f7fe fc5a 	bl	80010f8 <HAL_SPI_MspInit>
  hspi->State = HAL_SPI_STATE_BUSY;
 8002844:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);
 8002846:	2240      	movs	r2, #64	@ 0x40
  hspi->State = HAL_SPI_STATE_BUSY;
 8002848:	702b      	strb	r3, [r5, #0]
  __HAL_SPI_DISABLE(hspi);
 800284a:	6821      	ldr	r1, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800284c:	68e6      	ldr	r6, [r4, #12]
  __HAL_SPI_DISABLE(hspi);
 800284e:	680b      	ldr	r3, [r1, #0]
 8002850:	4393      	bics	r3, r2
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002852:	22e0      	movs	r2, #224	@ 0xe0
  __HAL_SPI_DISABLE(hspi);
 8002854:	600b      	str	r3, [r1, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002856:	00d2      	lsls	r2, r2, #3
 8002858:	2300      	movs	r3, #0
 800285a:	4296      	cmp	r6, r2
 800285c:	d948      	bls.n	80028f0 <HAL_SPI_Init+0xe4>
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800285e:	22f0      	movs	r2, #240	@ 0xf0
 8002860:	0018      	movs	r0, r3
 8002862:	0112      	lsls	r2, r2, #4
 8002864:	4296      	cmp	r6, r2
 8002866:	d000      	beq.n	800286a <HAL_SPI_Init+0x5e>
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002868:	62a3      	str	r3, [r4, #40]	@ 0x28
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800286a:	2282      	movs	r2, #130	@ 0x82
 800286c:	2784      	movs	r7, #132	@ 0x84
 800286e:	6863      	ldr	r3, [r4, #4]
 8002870:	0052      	lsls	r2, r2, #1
 8002872:	4013      	ands	r3, r2
 8002874:	68a2      	ldr	r2, [r4, #8]
 8002876:	023f      	lsls	r7, r7, #8
 8002878:	403a      	ands	r2, r7
 800287a:	2702      	movs	r7, #2
 800287c:	4313      	orrs	r3, r2
 800287e:	6922      	ldr	r2, [r4, #16]
 8002880:	69a5      	ldr	r5, [r4, #24]
 8002882:	403a      	ands	r2, r7
 8002884:	4313      	orrs	r3, r2
 8002886:	2201      	movs	r2, #1
 8002888:	6967      	ldr	r7, [r4, #20]
 800288a:	4017      	ands	r7, r2
 800288c:	433b      	orrs	r3, r7
 800288e:	2780      	movs	r7, #128	@ 0x80
 8002890:	00bf      	lsls	r7, r7, #2
 8002892:	402f      	ands	r7, r5
 8002894:	433b      	orrs	r3, r7
 8002896:	69e7      	ldr	r7, [r4, #28]
 8002898:	3237      	adds	r2, #55	@ 0x37
 800289a:	4017      	ands	r7, r2
 800289c:	433b      	orrs	r3, r7
 800289e:	6a27      	ldr	r7, [r4, #32]
 80028a0:	3248      	adds	r2, #72	@ 0x48
 80028a2:	4017      	ands	r7, r2
 80028a4:	2280      	movs	r2, #128	@ 0x80
 80028a6:	433b      	orrs	r3, r7
 80028a8:	6aa7      	ldr	r7, [r4, #40]	@ 0x28
 80028aa:	0192      	lsls	r2, r2, #6
 80028ac:	4017      	ands	r7, r2
 80028ae:	433b      	orrs	r3, r7
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028b0:	2710      	movs	r7, #16
 80028b2:	2208      	movs	r2, #8
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80028b4:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80028b6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 80028b8:	0c2d      	lsrs	r5, r5, #16
 80028ba:	403b      	ands	r3, r7
 80028bc:	6b67      	ldr	r7, [r4, #52]	@ 0x34
 80028be:	4017      	ands	r7, r2
 80028c0:	433b      	orrs	r3, r7
 80028c2:	27f0      	movs	r7, #240	@ 0xf0
 80028c4:	013f      	lsls	r7, r7, #4
 80028c6:	403e      	ands	r6, r7
 80028c8:	4333      	orrs	r3, r6
 80028ca:	2604      	movs	r6, #4
 80028cc:	4035      	ands	r5, r6
 80028ce:	432b      	orrs	r3, r5
 80028d0:	4303      	orrs	r3, r0
 80028d2:	604b      	str	r3, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028d4:	69cb      	ldr	r3, [r1, #28]
 80028d6:	4808      	ldr	r0, [pc, #32]	@ (80028f8 <HAL_SPI_Init+0xec>)
 80028d8:	4003      	ands	r3, r0
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028da:	2000      	movs	r0, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80028dc:	61cb      	str	r3, [r1, #28]
  hspi->State     = HAL_SPI_STATE_READY;
 80028de:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80028e0:	6620      	str	r0, [r4, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80028e2:	345d      	adds	r4, #93	@ 0x5d
 80028e4:	7023      	strb	r3, [r4, #0]
}
 80028e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80028e8:	2300      	movs	r3, #0
 80028ea:	6123      	str	r3, [r4, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80028ec:	6163      	str	r3, [r4, #20]
 80028ee:	e79b      	b.n	8002828 <HAL_SPI_Init+0x1c>
 80028f0:	2080      	movs	r0, #128	@ 0x80
 80028f2:	0140      	lsls	r0, r0, #5
 80028f4:	e7b6      	b.n	8002864 <HAL_SPI_Init+0x58>
 80028f6:	46c0      	nop			@ (mov r8, r8)
 80028f8:	fffff7ff 	.word	0xfffff7ff

080028fc <HAL_SPI_Transmit>:
{
 80028fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028fe:	0004      	movs	r4, r0
 8002900:	b085      	sub	sp, #20
 8002902:	001e      	movs	r6, r3
 8002904:	000d      	movs	r5, r1
 8002906:	0017      	movs	r7, r2
  tickstart = HAL_GetTick();
 8002908:	f7fe fdb6 	bl	8001478 <HAL_GetTick>
  if (hspi->State != HAL_SPI_STATE_READY)
 800290c:	0023      	movs	r3, r4
 800290e:	335d      	adds	r3, #93	@ 0x5d
  tickstart = HAL_GetTick();
 8002910:	9000      	str	r0, [sp, #0]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002912:	9301      	str	r3, [sp, #4]
 8002914:	781b      	ldrb	r3, [r3, #0]
 8002916:	b2d8      	uxtb	r0, r3
 8002918:	2b01      	cmp	r3, #1
 800291a:	d000      	beq.n	800291e <HAL_SPI_Transmit+0x22>
 800291c:	e0c6      	b.n	8002aac <HAL_SPI_Transmit+0x1b0>
  if ((pData == NULL) || (Size == 0U))
 800291e:	2d00      	cmp	r5, #0
 8002920:	d100      	bne.n	8002924 <HAL_SPI_Transmit+0x28>
 8002922:	e080      	b.n	8002a26 <HAL_SPI_Transmit+0x12a>
 8002924:	2f00      	cmp	r7, #0
 8002926:	d100      	bne.n	800292a <HAL_SPI_Transmit+0x2e>
 8002928:	e07d      	b.n	8002a26 <HAL_SPI_Transmit+0x12a>
  __HAL_LOCK(hspi);
 800292a:	0023      	movs	r3, r4
 800292c:	335c      	adds	r3, #92	@ 0x5c
 800292e:	781a      	ldrb	r2, [r3, #0]
 8002930:	2a01      	cmp	r2, #1
 8002932:	d100      	bne.n	8002936 <HAL_SPI_Transmit+0x3a>
 8002934:	e0ba      	b.n	8002aac <HAL_SPI_Transmit+0x1b0>
 8002936:	7018      	strb	r0, [r3, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002938:	2303      	movs	r3, #3
 800293a:	9a01      	ldr	r2, [sp, #4]
 800293c:	7013      	strb	r3, [r2, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800293e:	2300      	movs	r3, #0
  hspi->RxXferSize  = 0U;
 8002940:	1da2      	adds	r2, r4, #6
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002942:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002944:	6423      	str	r3, [r4, #64]	@ 0x40
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8002946:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8002948:	87a7      	strh	r7, [r4, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800294a:	87e7      	strh	r7, [r4, #62]	@ 0x3e
  hspi->RxXferCount = 0U;
 800294c:	3202      	adds	r2, #2
  hspi->RxXferSize  = 0U;
 800294e:	8793      	strh	r3, [r2, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002950:	87d3      	strh	r3, [r2, #62]	@ 0x3e
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002952:	2280      	movs	r2, #128	@ 0x80
 8002954:	68a1      	ldr	r1, [r4, #8]
  hspi->TxISR       = NULL;
 8002956:	6523      	str	r3, [r4, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8002958:	64e3      	str	r3, [r4, #76]	@ 0x4c
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800295a:	0212      	lsls	r2, r2, #8
    __HAL_SPI_DISABLE(hspi);
 800295c:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800295e:	4291      	cmp	r1, r2
 8002960:	d108      	bne.n	8002974 <HAL_SPI_Transmit+0x78>
    __HAL_SPI_DISABLE(hspi);
 8002962:	2140      	movs	r1, #64	@ 0x40
 8002964:	681a      	ldr	r2, [r3, #0]
 8002966:	438a      	bics	r2, r1
 8002968:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800296a:	2280      	movs	r2, #128	@ 0x80
 800296c:	6819      	ldr	r1, [r3, #0]
 800296e:	01d2      	lsls	r2, r2, #7
 8002970:	430a      	orrs	r2, r1
 8002972:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002974:	2240      	movs	r2, #64	@ 0x40
 8002976:	6819      	ldr	r1, [r3, #0]
 8002978:	4211      	tst	r1, r2
 800297a:	d102      	bne.n	8002982 <HAL_SPI_Transmit+0x86>
    __HAL_SPI_ENABLE(hspi);
 800297c:	6819      	ldr	r1, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002982:	21e0      	movs	r1, #224	@ 0xe0
 8002984:	68e0      	ldr	r0, [r4, #12]
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002986:	6862      	ldr	r2, [r4, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002988:	00c9      	lsls	r1, r1, #3
 800298a:	4288      	cmp	r0, r1
 800298c:	d94d      	bls.n	8002a2a <HAL_SPI_Transmit+0x12e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800298e:	2a00      	cmp	r2, #0
 8002990:	d001      	beq.n	8002996 <HAL_SPI_Transmit+0x9a>
 8002992:	2f01      	cmp	r7, #1
 8002994:	d107      	bne.n	80029a6 <HAL_SPI_Transmit+0xaa>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002996:	882a      	ldrh	r2, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002998:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800299a:	60da      	str	r2, [r3, #12]
      hspi->TxXferCount--;
 800299c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800299e:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 80029a0:	3b01      	subs	r3, #1
 80029a2:	b29b      	uxth	r3, r3
 80029a4:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80029a6:	2502      	movs	r5, #2
 80029a8:	e00c      	b.n	80029c4 <HAL_SPI_Transmit+0xc8>
 80029aa:	6822      	ldr	r2, [r4, #0]
 80029ac:	6893      	ldr	r3, [r2, #8]
 80029ae:	422b      	tst	r3, r5
 80029b0:	d029      	beq.n	8002a06 <HAL_SPI_Transmit+0x10a>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80029b4:	8819      	ldrh	r1, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029b6:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80029b8:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80029ba:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 80029bc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029be:	3b01      	subs	r3, #1
 80029c0:	b29b      	uxth	r3, r3
 80029c2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 80029c4:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d1ef      	bne.n	80029aa <HAL_SPI_Transmit+0xae>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80029ca:	0031      	movs	r1, r6
 80029cc:	0020      	movs	r0, r4
 80029ce:	9a00      	ldr	r2, [sp, #0]
 80029d0:	f7ff fef9 	bl	80027c6 <SPI_EndRxTxTransaction>
 80029d4:	2800      	cmp	r0, #0
 80029d6:	d000      	beq.n	80029da <HAL_SPI_Transmit+0xde>
 80029d8:	e065      	b.n	8002aa6 <HAL_SPI_Transmit+0x1aa>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80029da:	68a3      	ldr	r3, [r4, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d106      	bne.n	80029ee <HAL_SPI_Transmit+0xf2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80029e0:	9303      	str	r3, [sp, #12]
 80029e2:	6823      	ldr	r3, [r4, #0]
 80029e4:	68da      	ldr	r2, [r3, #12]
 80029e6:	9203      	str	r2, [sp, #12]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	9303      	str	r3, [sp, #12]
 80029ec:	9b03      	ldr	r3, [sp, #12]
  hspi->State = HAL_SPI_STATE_READY;
 80029ee:	2301      	movs	r3, #1
 80029f0:	9a01      	ldr	r2, [sp, #4]
 80029f2:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(hspi);
 80029f4:	0023      	movs	r3, r4
 80029f6:	2200      	movs	r2, #0
 80029f8:	335c      	adds	r3, #92	@ 0x5c
 80029fa:	701a      	strb	r2, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80029fc:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 80029fe:	1e43      	subs	r3, r0, #1
 8002a00:	4198      	sbcs	r0, r3
 8002a02:	b2c0      	uxtb	r0, r0
 8002a04:	e00f      	b.n	8002a26 <HAL_SPI_Transmit+0x12a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a06:	f7fe fd37 	bl	8001478 <HAL_GetTick>
 8002a0a:	9b00      	ldr	r3, [sp, #0]
 8002a0c:	1ac0      	subs	r0, r0, r3
 8002a0e:	42b0      	cmp	r0, r6
 8002a10:	d3d8      	bcc.n	80029c4 <HAL_SPI_Transmit+0xc8>
 8002a12:	1c73      	adds	r3, r6, #1
 8002a14:	d0d6      	beq.n	80029c4 <HAL_SPI_Transmit+0xc8>
          hspi->State = HAL_SPI_STATE_READY;
 8002a16:	0023      	movs	r3, r4
 8002a18:	2201      	movs	r2, #1
 8002a1a:	335d      	adds	r3, #93	@ 0x5d
 8002a1c:	701a      	strb	r2, [r3, #0]
          __HAL_UNLOCK(hspi);
 8002a1e:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 8002a20:	2003      	movs	r0, #3
          __HAL_UNLOCK(hspi);
 8002a22:	345c      	adds	r4, #92	@ 0x5c
 8002a24:	7023      	strb	r3, [r4, #0]
}
 8002a26:	b005      	add	sp, #20
 8002a28:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002a2a:	2a00      	cmp	r2, #0
 8002a2c:	d001      	beq.n	8002a32 <HAL_SPI_Transmit+0x136>
 8002a2e:	2f01      	cmp	r7, #1
 8002a30:	d10a      	bne.n	8002a48 <HAL_SPI_Transmit+0x14c>
      if (hspi->TxXferCount > 1U)
 8002a32:	8fe2      	ldrh	r2, [r4, #62]	@ 0x3e
 8002a34:	2a01      	cmp	r2, #1
 8002a36:	d909      	bls.n	8002a4c <HAL_SPI_Transmit+0x150>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a38:	882a      	ldrh	r2, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a3a:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a3c:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount -= 2U;
 8002a3e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a40:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002a42:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	87e3      	strh	r3, [r4, #62]	@ 0x3e
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a48:	2502      	movs	r5, #2
 8002a4a:	e017      	b.n	8002a7c <HAL_SPI_Transmit+0x180>
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a4c:	782a      	ldrb	r2, [r5, #0]
 8002a4e:	731a      	strb	r2, [r3, #12]
        hspi->pTxBuffPtr ++;
 8002a50:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a52:	3301      	adds	r3, #1
 8002a54:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002a56:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	e7f3      	b.n	8002a44 <HAL_SPI_Transmit+0x148>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002a5c:	6822      	ldr	r2, [r4, #0]
 8002a5e:	6893      	ldr	r3, [r2, #8]
 8002a60:	422b      	tst	r3, r5
 8002a62:	d017      	beq.n	8002a94 <HAL_SPI_Transmit+0x198>
        if (hspi->TxXferCount > 1U)
 8002a64:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a66:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002a68:	2901      	cmp	r1, #1
 8002a6a:	d90b      	bls.n	8002a84 <HAL_SPI_Transmit+0x188>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a6c:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a6e:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002a70:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002a72:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002a74:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a76:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	87e3      	strh	r3, [r4, #62]	@ 0x3e
    while (hspi->TxXferCount > 0U)
 8002a7c:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d1ec      	bne.n	8002a5c <HAL_SPI_Transmit+0x160>
 8002a82:	e7a2      	b.n	80029ca <HAL_SPI_Transmit+0xce>
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002a84:	781b      	ldrb	r3, [r3, #0]
 8002a86:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002a88:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002a8a:	3301      	adds	r3, #1
 8002a8c:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8002a8e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002a90:	3b01      	subs	r3, #1
 8002a92:	e7f1      	b.n	8002a78 <HAL_SPI_Transmit+0x17c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002a94:	f7fe fcf0 	bl	8001478 <HAL_GetTick>
 8002a98:	9b00      	ldr	r3, [sp, #0]
 8002a9a:	1ac0      	subs	r0, r0, r3
 8002a9c:	42b0      	cmp	r0, r6
 8002a9e:	d3ed      	bcc.n	8002a7c <HAL_SPI_Transmit+0x180>
 8002aa0:	1c73      	adds	r3, r6, #1
 8002aa2:	d0eb      	beq.n	8002a7c <HAL_SPI_Transmit+0x180>
 8002aa4:	e7b7      	b.n	8002a16 <HAL_SPI_Transmit+0x11a>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002aa6:	2320      	movs	r3, #32
 8002aa8:	6623      	str	r3, [r4, #96]	@ 0x60
 8002aaa:	e796      	b.n	80029da <HAL_SPI_Transmit+0xde>
    return HAL_BUSY;
 8002aac:	2002      	movs	r0, #2
 8002aae:	e7ba      	b.n	8002a26 <HAL_SPI_Transmit+0x12a>

08002ab0 <HAL_SPI_TransmitReceive>:
{
 8002ab0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002ab2:	0004      	movs	r4, r0
 8002ab4:	000d      	movs	r5, r1
 8002ab6:	0017      	movs	r7, r2
 8002ab8:	001e      	movs	r6, r3
  tickstart = HAL_GetTick();
 8002aba:	f7fe fcdd 	bl	8001478 <HAL_GetTick>
  tmp_state           = hspi->State;
 8002abe:	0023      	movs	r3, r4
  tickstart = HAL_GetTick();
 8002ac0:	9001      	str	r0, [sp, #4]
  tmp_state           = hspi->State;
 8002ac2:	335d      	adds	r3, #93	@ 0x5d
 8002ac4:	781b      	ldrb	r3, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8002ac6:	6861      	ldr	r1, [r4, #4]
  tmp_state           = hspi->State;
 8002ac8:	b2da      	uxtb	r2, r3
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002aca:	2b01      	cmp	r3, #1
 8002acc:	d00c      	beq.n	8002ae8 <HAL_SPI_TransmitReceive+0x38>
 8002ace:	2382      	movs	r3, #130	@ 0x82
    return HAL_BUSY;
 8002ad0:	2002      	movs	r0, #2
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002ad2:	005b      	lsls	r3, r3, #1
 8002ad4:	4299      	cmp	r1, r3
 8002ad6:	d000      	beq.n	8002ada <HAL_SPI_TransmitReceive+0x2a>
 8002ad8:	e0a4      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8002ada:	68a3      	ldr	r3, [r4, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d000      	beq.n	8002ae2 <HAL_SPI_TransmitReceive+0x32>
 8002ae0:	e0a0      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
 8002ae2:	2a04      	cmp	r2, #4
 8002ae4:	d000      	beq.n	8002ae8 <HAL_SPI_TransmitReceive+0x38>
 8002ae6:	e09d      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002ae8:	2d00      	cmp	r5, #0
 8002aea:	d05c      	beq.n	8002ba6 <HAL_SPI_TransmitReceive+0xf6>
 8002aec:	2f00      	cmp	r7, #0
 8002aee:	d05a      	beq.n	8002ba6 <HAL_SPI_TransmitReceive+0xf6>
 8002af0:	2e00      	cmp	r6, #0
 8002af2:	d058      	beq.n	8002ba6 <HAL_SPI_TransmitReceive+0xf6>
  __HAL_LOCK(hspi);
 8002af4:	0023      	movs	r3, r4
 8002af6:	335c      	adds	r3, #92	@ 0x5c
 8002af8:	781a      	ldrb	r2, [r3, #0]
    return HAL_BUSY;
 8002afa:	2002      	movs	r0, #2
  __HAL_LOCK(hspi);
 8002afc:	2a01      	cmp	r2, #1
 8002afe:	d100      	bne.n	8002b02 <HAL_SPI_TransmitReceive+0x52>
 8002b00:	e090      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
 8002b02:	2201      	movs	r2, #1
 8002b04:	701a      	strb	r2, [r3, #0]
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002b06:	785a      	ldrb	r2, [r3, #1]
 8002b08:	3301      	adds	r3, #1
 8002b0a:	2a04      	cmp	r2, #4
 8002b0c:	d001      	beq.n	8002b12 <HAL_SPI_TransmitReceive+0x62>
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8002b0e:	2205      	movs	r2, #5
 8002b10:	701a      	strb	r2, [r3, #0]
  hspi->RxXferCount = Size;
 8002b12:	0022      	movs	r2, r4
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b14:	2300      	movs	r3, #0
  hspi->RxXferCount = Size;
 8002b16:	3208      	adds	r2, #8
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002b18:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002b1a:	6427      	str	r7, [r4, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8002b1c:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002b1e:	1da2      	adds	r2, r4, #6
 8002b20:	87d6      	strh	r6, [r2, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002b22:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002b24:	6523      	str	r3, [r4, #80]	@ 0x50
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002b26:	23e0      	movs	r3, #224	@ 0xe0
 8002b28:	68e0      	ldr	r0, [r4, #12]
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b2a:	6822      	ldr	r2, [r4, #0]
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8002b2c:	63a5      	str	r5, [r4, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8002b2e:	87e6      	strh	r6, [r4, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8002b30:	87a6      	strh	r6, [r4, #60]	@ 0x3c
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8002b32:	00db      	lsls	r3, r3, #3
 8002b34:	4298      	cmp	r0, r3
 8002b36:	d801      	bhi.n	8002b3c <HAL_SPI_TransmitReceive+0x8c>
 8002b38:	2e01      	cmp	r6, #1
 8002b3a:	d036      	beq.n	8002baa <HAL_SPI_TransmitReceive+0xfa>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b3c:	6853      	ldr	r3, [r2, #4]
 8002b3e:	4f7a      	ldr	r7, [pc, #488]	@ (8002d28 <HAL_SPI_TransmitReceive+0x278>)
 8002b40:	403b      	ands	r3, r7
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002b42:	6053      	str	r3, [r2, #4]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002b44:	2340      	movs	r3, #64	@ 0x40
 8002b46:	6817      	ldr	r7, [r2, #0]
 8002b48:	421f      	tst	r7, r3
 8002b4a:	d102      	bne.n	8002b52 <HAL_SPI_TransmitReceive+0xa2>
    __HAL_SPI_ENABLE(hspi);
 8002b4c:	6817      	ldr	r7, [r2, #0]
 8002b4e:	433b      	orrs	r3, r7
 8002b50:	6013      	str	r3, [r2, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002b52:	23e0      	movs	r3, #224	@ 0xe0
 8002b54:	00db      	lsls	r3, r3, #3
 8002b56:	4298      	cmp	r0, r3
 8002b58:	d800      	bhi.n	8002b5c <HAL_SPI_TransmitReceive+0xac>
 8002b5a:	e064      	b.n	8002c26 <HAL_SPI_TransmitReceive+0x176>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002b5c:	2900      	cmp	r1, #0
 8002b5e:	d001      	beq.n	8002b64 <HAL_SPI_TransmitReceive+0xb4>
 8002b60:	2e01      	cmp	r6, #1
 8002b62:	d107      	bne.n	8002b74 <HAL_SPI_TransmitReceive+0xc4>
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b64:	882b      	ldrh	r3, [r5, #0]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b66:	3502      	adds	r5, #2
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002b68:	60d3      	str	r3, [r2, #12]
      hspi->TxXferCount--;
 8002b6a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002b6c:	63a5      	str	r5, [r4, #56]	@ 0x38
      hspi->TxXferCount--;
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002b74:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002b76:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002b78:	002e      	movs	r6, r5
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002b7a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d119      	bne.n	8002bb4 <HAL_SPI_TransmitReceive+0x104>
 8002b80:	0023      	movs	r3, r4
 8002b82:	3308      	adds	r3, #8
 8002b84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d114      	bne.n	8002bb4 <HAL_SPI_TransmitReceive+0x104>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002b8a:	0020      	movs	r0, r4
 8002b8c:	9a01      	ldr	r2, [sp, #4]
 8002b8e:	9908      	ldr	r1, [sp, #32]
 8002b90:	f7ff fe19 	bl	80027c6 <SPI_EndRxTxTransaction>
 8002b94:	0023      	movs	r3, r4
 8002b96:	335c      	adds	r3, #92	@ 0x5c
 8002b98:	2800      	cmp	r0, #0
 8002b9a:	d100      	bne.n	8002b9e <HAL_SPI_TransmitReceive+0xee>
 8002b9c:	e0b9      	b.n	8002d12 <HAL_SPI_TransmitReceive+0x262>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002b9e:	2220      	movs	r2, #32
 8002ba0:	6622      	str	r2, [r4, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8002ba2:	2200      	movs	r2, #0
 8002ba4:	701a      	strb	r2, [r3, #0]
    return HAL_ERROR;
 8002ba6:	2001      	movs	r0, #1
 8002ba8:	e03c      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002baa:	2380      	movs	r3, #128	@ 0x80
 8002bac:	6857      	ldr	r7, [r2, #4]
 8002bae:	015b      	lsls	r3, r3, #5
 8002bb0:	433b      	orrs	r3, r7
 8002bb2:	e7c6      	b.n	8002b42 <HAL_SPI_TransmitReceive+0x92>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002bb4:	6820      	ldr	r0, [r4, #0]
 8002bb6:	6883      	ldr	r3, [r0, #8]
 8002bb8:	423b      	tst	r3, r7
 8002bba:	d00e      	beq.n	8002bda <HAL_SPI_TransmitReceive+0x12a>
 8002bbc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d00b      	beq.n	8002bda <HAL_SPI_TransmitReceive+0x12a>
 8002bc2:	2d01      	cmp	r5, #1
 8002bc4:	d108      	bne.n	8002bd8 <HAL_SPI_TransmitReceive+0x128>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bc6:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002bc8:	881a      	ldrh	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bca:	3302      	adds	r3, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002bcc:	60c2      	str	r2, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002bce:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002bd0:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	87e3      	strh	r3, [r4, #62]	@ 0x3e
{
 8002bd8:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002bda:	6883      	ldr	r3, [r0, #8]
 8002bdc:	0019      	movs	r1, r3
 8002bde:	4031      	ands	r1, r6
 8002be0:	4233      	tst	r3, r6
 8002be2:	d00e      	beq.n	8002c02 <HAL_SPI_TransmitReceive+0x152>
 8002be4:	0022      	movs	r2, r4
 8002be6:	3208      	adds	r2, #8
 8002be8:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d009      	beq.n	8002c02 <HAL_SPI_TransmitReceive+0x152>
        txallowed = 1U;
 8002bee:	000d      	movs	r5, r1
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002bf0:	68c0      	ldr	r0, [r0, #12]
 8002bf2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002bf4:	8018      	strh	r0, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002bf6:	3302      	adds	r3, #2
 8002bf8:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002bfa:	8fd3      	ldrh	r3, [r2, #62]	@ 0x3e
 8002bfc:	3b01      	subs	r3, #1
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	87d3      	strh	r3, [r2, #62]	@ 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002c02:	f7fe fc39 	bl	8001478 <HAL_GetTick>
 8002c06:	9b01      	ldr	r3, [sp, #4]
 8002c08:	1ac0      	subs	r0, r0, r3
 8002c0a:	9b08      	ldr	r3, [sp, #32]
 8002c0c:	4298      	cmp	r0, r3
 8002c0e:	d3b4      	bcc.n	8002b7a <HAL_SPI_TransmitReceive+0xca>
 8002c10:	3301      	adds	r3, #1
 8002c12:	d0b2      	beq.n	8002b7a <HAL_SPI_TransmitReceive+0xca>
        hspi->State = HAL_SPI_STATE_READY;
 8002c14:	0023      	movs	r3, r4
 8002c16:	2201      	movs	r2, #1
 8002c18:	335d      	adds	r3, #93	@ 0x5d
 8002c1a:	701a      	strb	r2, [r3, #0]
        __HAL_UNLOCK(hspi);
 8002c1c:	2300      	movs	r3, #0
        return HAL_TIMEOUT;
 8002c1e:	2003      	movs	r0, #3
        __HAL_UNLOCK(hspi);
 8002c20:	345c      	adds	r4, #92	@ 0x5c
 8002c22:	7023      	strb	r3, [r4, #0]
}
 8002c24:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c26:	2900      	cmp	r1, #0
 8002c28:	d001      	beq.n	8002c2e <HAL_SPI_TransmitReceive+0x17e>
 8002c2a:	2e01      	cmp	r6, #1
 8002c2c:	d10a      	bne.n	8002c44 <HAL_SPI_TransmitReceive+0x194>
      if (hspi->TxXferCount > 1U)
 8002c2e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c30:	2b01      	cmp	r3, #1
 8002c32:	d90b      	bls.n	8002c4c <HAL_SPI_TransmitReceive+0x19c>
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c34:	882b      	ldrh	r3, [r5, #0]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c36:	3502      	adds	r5, #2
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c38:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount -= 2U;
 8002c3a:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c3c:	63a5      	str	r5, [r4, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8002c3e:	3b02      	subs	r3, #2
        hspi->TxXferCount--;
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002c44:	2501      	movs	r5, #1
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c46:	2702      	movs	r7, #2
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c48:	002e      	movs	r6, r5
 8002c4a:	e047      	b.n	8002cdc <HAL_SPI_TransmitReceive+0x22c>
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002c4c:	782b      	ldrb	r3, [r5, #0]
 8002c4e:	7313      	strb	r3, [r2, #12]
        hspi->pTxBuffPtr++;
 8002c50:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002c52:	3301      	adds	r3, #1
 8002c54:	63a3      	str	r3, [r4, #56]	@ 0x38
        hspi->TxXferCount--;
 8002c56:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c58:	3b01      	subs	r3, #1
 8002c5a:	e7f1      	b.n	8002c40 <HAL_SPI_TransmitReceive+0x190>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002c5c:	6822      	ldr	r2, [r4, #0]
 8002c5e:	6893      	ldr	r3, [r2, #8]
 8002c60:	423b      	tst	r3, r7
 8002c62:	d011      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x1d8>
 8002c64:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d00e      	beq.n	8002c88 <HAL_SPI_TransmitReceive+0x1d8>
 8002c6a:	2d01      	cmp	r5, #1
 8002c6c:	d10b      	bne.n	8002c86 <HAL_SPI_TransmitReceive+0x1d6>
        if (hspi->TxXferCount > 1U)
 8002c6e:	8fe1      	ldrh	r1, [r4, #62]	@ 0x3e
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c70:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
        if (hspi->TxXferCount > 1U)
 8002c72:	2901      	cmp	r1, #1
 8002c74:	d93b      	bls.n	8002cee <HAL_SPI_TransmitReceive+0x23e>
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c76:	8819      	ldrh	r1, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c78:	3302      	adds	r3, #2
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8002c7a:	60d1      	str	r1, [r2, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c7c:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8002c7e:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002c80:	3b02      	subs	r3, #2
          hspi->TxXferCount--;
 8002c82:	b29b      	uxth	r3, r3
 8002c84:	87e3      	strh	r3, [r4, #62]	@ 0x3e
        txallowed = 1U;
 8002c86:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002c88:	6822      	ldr	r2, [r4, #0]
 8002c8a:	6893      	ldr	r3, [r2, #8]
 8002c8c:	0019      	movs	r1, r3
 8002c8e:	4031      	ands	r1, r6
 8002c90:	4233      	tst	r3, r6
 8002c92:	d019      	beq.n	8002cc8 <HAL_SPI_TransmitReceive+0x218>
 8002c94:	0023      	movs	r3, r4
 8002c96:	3308      	adds	r3, #8
 8002c98:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002c9a:	2800      	cmp	r0, #0
 8002c9c:	d014      	beq.n	8002cc8 <HAL_SPI_TransmitReceive+0x218>
        if (hspi->RxXferCount > 1U)
 8002c9e:	8fdd      	ldrh	r5, [r3, #62]	@ 0x3e
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ca0:	6c20      	ldr	r0, [r4, #64]	@ 0x40
        if (hspi->RxXferCount > 1U)
 8002ca2:	2d01      	cmp	r5, #1
 8002ca4:	d92b      	bls.n	8002cfe <HAL_SPI_TransmitReceive+0x24e>
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002ca6:	68d5      	ldr	r5, [r2, #12]
 8002ca8:	8005      	strh	r5, [r0, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8002caa:	3002      	adds	r0, #2
 8002cac:	6420      	str	r0, [r4, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8002cae:	8fd8      	ldrh	r0, [r3, #62]	@ 0x3e
 8002cb0:	3802      	subs	r0, #2
 8002cb2:	b280      	uxth	r0, r0
 8002cb4:	87d8      	strh	r0, [r3, #62]	@ 0x3e
          if (hspi->RxXferCount <= 1U)
 8002cb6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002cb8:	2b01      	cmp	r3, #1
 8002cba:	d804      	bhi.n	8002cc6 <HAL_SPI_TransmitReceive+0x216>
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002cbc:	2380      	movs	r3, #128	@ 0x80
 8002cbe:	6850      	ldr	r0, [r2, #4]
 8002cc0:	015b      	lsls	r3, r3, #5
 8002cc2:	4303      	orrs	r3, r0
 8002cc4:	6053      	str	r3, [r2, #4]
        txallowed = 1U;
 8002cc6:	000d      	movs	r5, r1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002cc8:	f7fe fbd6 	bl	8001478 <HAL_GetTick>
 8002ccc:	9b01      	ldr	r3, [sp, #4]
 8002cce:	1ac0      	subs	r0, r0, r3
 8002cd0:	9b08      	ldr	r3, [sp, #32]
 8002cd2:	4298      	cmp	r0, r3
 8002cd4:	d302      	bcc.n	8002cdc <HAL_SPI_TransmitReceive+0x22c>
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	d000      	beq.n	8002cdc <HAL_SPI_TransmitReceive+0x22c>
 8002cda:	e79b      	b.n	8002c14 <HAL_SPI_TransmitReceive+0x164>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002cdc:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d1bc      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x1ac>
 8002ce2:	0023      	movs	r3, r4
 8002ce4:	3308      	adds	r3, #8
 8002ce6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d1b7      	bne.n	8002c5c <HAL_SPI_TransmitReceive+0x1ac>
 8002cec:	e74d      	b.n	8002b8a <HAL_SPI_TransmitReceive+0xda>
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	7313      	strb	r3, [r2, #12]
          hspi->pTxBuffPtr++;
 8002cf2:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	63a3      	str	r3, [r4, #56]	@ 0x38
          hspi->TxXferCount--;
 8002cf8:	8fe3      	ldrh	r3, [r4, #62]	@ 0x3e
 8002cfa:	3b01      	subs	r3, #1
 8002cfc:	e7c1      	b.n	8002c82 <HAL_SPI_TransmitReceive+0x1d2>
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002cfe:	7b12      	ldrb	r2, [r2, #12]
 8002d00:	7002      	strb	r2, [r0, #0]
          hspi->pRxBuffPtr++;
 8002d02:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002d04:	3201      	adds	r2, #1
 8002d06:	6422      	str	r2, [r4, #64]	@ 0x40
          hspi->RxXferCount--;
 8002d08:	8fda      	ldrh	r2, [r3, #62]	@ 0x3e
 8002d0a:	3a01      	subs	r2, #1
 8002d0c:	b292      	uxth	r2, r2
 8002d0e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8002d10:	e7d9      	b.n	8002cc6 <HAL_SPI_TransmitReceive+0x216>
  hspi->State = HAL_SPI_STATE_READY;
 8002d12:	0022      	movs	r2, r4
 8002d14:	2101      	movs	r1, #1
 8002d16:	325d      	adds	r2, #93	@ 0x5d
 8002d18:	7011      	strb	r1, [r2, #0]
  __HAL_UNLOCK(hspi);
 8002d1a:	7018      	strb	r0, [r3, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002d1c:	6e20      	ldr	r0, [r4, #96]	@ 0x60
 8002d1e:	1e43      	subs	r3, r0, #1
 8002d20:	4198      	sbcs	r0, r3
 8002d22:	b2c0      	uxtb	r0, r0
 8002d24:	e77e      	b.n	8002c24 <HAL_SPI_TransmitReceive+0x174>
 8002d26:	46c0      	nop			@ (mov r8, r8)
 8002d28:	ffffefff 	.word	0xffffefff

08002d2c <HAL_SPI_Receive>:
{
 8002d2c:	b5f0      	push	{r4, r5, r6, r7, lr}
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d2e:	0007      	movs	r7, r0
{
 8002d30:	b087      	sub	sp, #28
 8002d32:	9102      	str	r1, [sp, #8]
 8002d34:	9203      	str	r2, [sp, #12]
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d36:	375d      	adds	r7, #93	@ 0x5d
{
 8002d38:	001e      	movs	r6, r3
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d3a:	783b      	ldrb	r3, [r7, #0]
{
 8002d3c:	0004      	movs	r4, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8002d3e:	b2dd      	uxtb	r5, r3
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d003      	beq.n	8002d4c <HAL_SPI_Receive+0x20>
    return HAL_BUSY;
 8002d44:	2502      	movs	r5, #2
}
 8002d46:	0028      	movs	r0, r5
 8002d48:	b007      	add	sp, #28
 8002d4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8002d4c:	2382      	movs	r3, #130	@ 0x82
 8002d4e:	6842      	ldr	r2, [r0, #4]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d10c      	bne.n	8002d70 <HAL_SPI_Receive+0x44>
 8002d56:	6883      	ldr	r3, [r0, #8]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d109      	bne.n	8002d70 <HAL_SPI_Receive+0x44>
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002d5c:	9a02      	ldr	r2, [sp, #8]
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8002d5e:	3304      	adds	r3, #4
 8002d60:	703b      	strb	r3, [r7, #0]
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8002d62:	0011      	movs	r1, r2
 8002d64:	9b03      	ldr	r3, [sp, #12]
 8002d66:	9600      	str	r6, [sp, #0]
 8002d68:	f7ff fea2 	bl	8002ab0 <HAL_SPI_TransmitReceive>
 8002d6c:	0005      	movs	r5, r0
 8002d6e:	e7ea      	b.n	8002d46 <HAL_SPI_Receive+0x1a>
  tickstart = HAL_GetTick();
 8002d70:	f7fe fb82 	bl	8001478 <HAL_GetTick>
  if ((pData == NULL) || (Size == 0U))
 8002d74:	9b02      	ldr	r3, [sp, #8]
  tickstart = HAL_GetTick();
 8002d76:	9005      	str	r0, [sp, #20]
  if ((pData == NULL) || (Size == 0U))
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d0e4      	beq.n	8002d46 <HAL_SPI_Receive+0x1a>
 8002d7c:	9b03      	ldr	r3, [sp, #12]
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0e1      	beq.n	8002d46 <HAL_SPI_Receive+0x1a>
  __HAL_LOCK(hspi);
 8002d82:	0023      	movs	r3, r4
 8002d84:	335c      	adds	r3, #92	@ 0x5c
 8002d86:	9304      	str	r3, [sp, #16]
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b01      	cmp	r3, #1
 8002d8c:	d0da      	beq.n	8002d44 <HAL_SPI_Receive+0x18>
 8002d8e:	2301      	movs	r3, #1
 8002d90:	9a04      	ldr	r2, [sp, #16]
  hspi->RxXferSize  = Size;
 8002d92:	9903      	ldr	r1, [sp, #12]
  __HAL_LOCK(hspi);
 8002d94:	7013      	strb	r3, [r2, #0]
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8002d96:	3303      	adds	r3, #3
 8002d98:	703b      	strb	r3, [r7, #0]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d9a:	2300      	movs	r3, #0
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002d9c:	9a02      	ldr	r2, [sp, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002d9e:	6623      	str	r3, [r4, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8002da0:	6422      	str	r2, [r4, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8002da2:	1da2      	adds	r2, r4, #6
 8002da4:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  hspi->RxXferCount = Size;
 8002da6:	3202      	adds	r2, #2
 8002da8:	87d1      	strh	r1, [r2, #62]	@ 0x3e
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002daa:	22e0      	movs	r2, #224	@ 0xe0
 8002dac:	68e1      	ldr	r1, [r4, #12]
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8002dae:	63a3      	str	r3, [r4, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 8002db0:	87a3      	strh	r3, [r4, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 8002db2:	87e3      	strh	r3, [r4, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 8002db4:	64e3      	str	r3, [r4, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8002db6:	6523      	str	r3, [r4, #80]	@ 0x50
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002db8:	00d2      	lsls	r2, r2, #3
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dba:	6823      	ldr	r3, [r4, #0]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002dbc:	4291      	cmp	r1, r2
 8002dbe:	d92f      	bls.n	8002e20 <HAL_SPI_Receive+0xf4>
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dc0:	685a      	ldr	r2, [r3, #4]
 8002dc2:	4839      	ldr	r0, [pc, #228]	@ (8002ea8 <HAL_SPI_Receive+0x17c>)
 8002dc4:	4002      	ands	r2, r0
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002dc6:	605a      	str	r2, [r3, #4]
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002dc8:	2280      	movs	r2, #128	@ 0x80
 8002dca:	68a0      	ldr	r0, [r4, #8]
 8002dcc:	0212      	lsls	r2, r2, #8
 8002dce:	4290      	cmp	r0, r2
 8002dd0:	d107      	bne.n	8002de2 <HAL_SPI_Receive+0xb6>
    __HAL_SPI_DISABLE(hspi);
 8002dd2:	2040      	movs	r0, #64	@ 0x40
 8002dd4:	681a      	ldr	r2, [r3, #0]
 8002dd6:	4382      	bics	r2, r0
 8002dd8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	4833      	ldr	r0, [pc, #204]	@ (8002eac <HAL_SPI_Receive+0x180>)
 8002dde:	4002      	ands	r2, r0
 8002de0:	601a      	str	r2, [r3, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002de2:	2240      	movs	r2, #64	@ 0x40
 8002de4:	6818      	ldr	r0, [r3, #0]
 8002de6:	4210      	tst	r0, r2
 8002de8:	d102      	bne.n	8002df0 <HAL_SPI_Receive+0xc4>
    __HAL_SPI_ENABLE(hspi);
 8002dea:	6818      	ldr	r0, [r3, #0]
 8002dec:	4302      	orrs	r2, r0
 8002dee:	601a      	str	r2, [r3, #0]
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8002df0:	23e0      	movs	r3, #224	@ 0xe0
 8002df2:	0025      	movs	r5, r4
 8002df4:	00db      	lsls	r3, r3, #3
 8002df6:	3508      	adds	r5, #8
 8002df8:	4299      	cmp	r1, r3
 8002dfa:	d925      	bls.n	8002e48 <HAL_SPI_Receive+0x11c>
    while (hspi->RxXferCount > 0U)
 8002dfc:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d025      	beq.n	8002e4e <HAL_SPI_Receive+0x122>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e02:	2101      	movs	r1, #1
 8002e04:	6823      	ldr	r3, [r4, #0]
 8002e06:	689a      	ldr	r2, [r3, #8]
 8002e08:	420a      	tst	r2, r1
 8002e0a:	d040      	beq.n	8002e8e <HAL_SPI_Receive+0x162>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002e12:	3302      	adds	r3, #2
 8002e14:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002e16:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29b      	uxth	r3, r3
 8002e1c:	87eb      	strh	r3, [r5, #62]	@ 0x3e
 8002e1e:	e7ed      	b.n	8002dfc <HAL_SPI_Receive+0xd0>
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8002e20:	2280      	movs	r2, #128	@ 0x80
 8002e22:	6858      	ldr	r0, [r3, #4]
 8002e24:	0152      	lsls	r2, r2, #5
 8002e26:	4302      	orrs	r2, r0
 8002e28:	e7cd      	b.n	8002dc6 <HAL_SPI_Receive+0x9a>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8002e2a:	2101      	movs	r1, #1
 8002e2c:	6823      	ldr	r3, [r4, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	420a      	tst	r2, r1
 8002e32:	d01d      	beq.n	8002e70 <HAL_SPI_Receive+0x144>
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002e34:	7b1b      	ldrb	r3, [r3, #12]
 8002e36:	6c22      	ldr	r2, [r4, #64]	@ 0x40
 8002e38:	7013      	strb	r3, [r2, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8002e3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8002e3c:	185b      	adds	r3, r3, r1
 8002e3e:	6423      	str	r3, [r4, #64]	@ 0x40
        hspi->RxXferCount--;
 8002e40:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002e42:	3b01      	subs	r3, #1
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	87eb      	strh	r3, [r5, #62]	@ 0x3e
    while (hspi->RxXferCount > 0U)
 8002e48:	8feb      	ldrh	r3, [r5, #62]	@ 0x3e
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1ed      	bne.n	8002e2a <HAL_SPI_Receive+0xfe>
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002e4e:	0031      	movs	r1, r6
 8002e50:	0020      	movs	r0, r4
 8002e52:	9a05      	ldr	r2, [sp, #20]
 8002e54:	f7ff fc7a 	bl	800274c <SPI_EndRxTransaction>
 8002e58:	2800      	cmp	r0, #0
 8002e5a:	d121      	bne.n	8002ea0 <HAL_SPI_Receive+0x174>
  hspi->State = HAL_SPI_STATE_READY;
 8002e5c:	2301      	movs	r3, #1
 8002e5e:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(hspi);
 8002e60:	2300      	movs	r3, #0
 8002e62:	9a04      	ldr	r2, [sp, #16]
 8002e64:	7013      	strb	r3, [r2, #0]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002e66:	6e25      	ldr	r5, [r4, #96]	@ 0x60
 8002e68:	1e6b      	subs	r3, r5, #1
 8002e6a:	419d      	sbcs	r5, r3
 8002e6c:	b2ed      	uxtb	r5, r5
 8002e6e:	e76a      	b.n	8002d46 <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e70:	f7fe fb02 	bl	8001478 <HAL_GetTick>
 8002e74:	9b05      	ldr	r3, [sp, #20]
 8002e76:	1ac0      	subs	r0, r0, r3
 8002e78:	42b0      	cmp	r0, r6
 8002e7a:	d3e5      	bcc.n	8002e48 <HAL_SPI_Receive+0x11c>
 8002e7c:	1c73      	adds	r3, r6, #1
 8002e7e:	d0e3      	beq.n	8002e48 <HAL_SPI_Receive+0x11c>
          hspi->State = HAL_SPI_STATE_READY;
 8002e80:	2301      	movs	r3, #1
 8002e82:	703b      	strb	r3, [r7, #0]
          __HAL_UNLOCK(hspi);
 8002e84:	2300      	movs	r3, #0
 8002e86:	9a04      	ldr	r2, [sp, #16]
          return HAL_TIMEOUT;
 8002e88:	2503      	movs	r5, #3
          __HAL_UNLOCK(hspi);
 8002e8a:	7013      	strb	r3, [r2, #0]
 8002e8c:	e75b      	b.n	8002d46 <HAL_SPI_Receive+0x1a>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002e8e:	f7fe faf3 	bl	8001478 <HAL_GetTick>
 8002e92:	9b05      	ldr	r3, [sp, #20]
 8002e94:	1ac0      	subs	r0, r0, r3
 8002e96:	42b0      	cmp	r0, r6
 8002e98:	d3b0      	bcc.n	8002dfc <HAL_SPI_Receive+0xd0>
 8002e9a:	1c73      	adds	r3, r6, #1
 8002e9c:	d0ae      	beq.n	8002dfc <HAL_SPI_Receive+0xd0>
 8002e9e:	e7ef      	b.n	8002e80 <HAL_SPI_Receive+0x154>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ea0:	2320      	movs	r3, #32
 8002ea2:	6623      	str	r3, [r4, #96]	@ 0x60
 8002ea4:	e7da      	b.n	8002e5c <HAL_SPI_Receive+0x130>
 8002ea6:	46c0      	nop			@ (mov r8, r8)
 8002ea8:	ffffefff 	.word	0xffffefff
 8002eac:	ffffbfff 	.word	0xffffbfff

08002eb0 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb0:	0001      	movs	r1, r0
{
 8002eb2:	0003      	movs	r3, r0
  {
    return HAL_ERROR;
 8002eb4:	2001      	movs	r0, #1
{
 8002eb6:	b510      	push	{r4, lr}
  if (htim->State != HAL_TIM_STATE_READY)
 8002eb8:	313d      	adds	r1, #61	@ 0x3d
 8002eba:	780c      	ldrb	r4, [r1, #0]
 8002ebc:	b2e2      	uxtb	r2, r4
 8002ebe:	4284      	cmp	r4, r0
 8002ec0:	d115      	bne.n	8002eee <HAL_TIM_Base_Start+0x3e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ec2:	1800      	adds	r0, r0, r0
 8002ec4:	7008      	strb	r0, [r1, #0]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	490a      	ldr	r1, [pc, #40]	@ (8002ef4 <HAL_TIM_Base_Start+0x44>)
 8002eca:	428b      	cmp	r3, r1
 8002ecc:	d002      	beq.n	8002ed4 <HAL_TIM_Base_Start+0x24>
 8002ece:	490a      	ldr	r1, [pc, #40]	@ (8002ef8 <HAL_TIM_Base_Start+0x48>)
 8002ed0:	428b      	cmp	r3, r1
 8002ed2:	d10d      	bne.n	8002ef0 <HAL_TIM_Base_Start+0x40>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002ed4:	689a      	ldr	r2, [r3, #8]
 8002ed6:	4909      	ldr	r1, [pc, #36]	@ (8002efc <HAL_TIM_Base_Start+0x4c>)
 8002ed8:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002eda:	2a06      	cmp	r2, #6
 8002edc:	d006      	beq.n	8002eec <HAL_TIM_Base_Start+0x3c>
 8002ede:	3907      	subs	r1, #7
 8002ee0:	428a      	cmp	r2, r1
 8002ee2:	d003      	beq.n	8002eec <HAL_TIM_Base_Start+0x3c>
    {
      __HAL_TIM_ENABLE(htim);
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	6819      	ldr	r1, [r3, #0]
 8002ee8:	430a      	orrs	r2, r1
 8002eea:	601a      	str	r2, [r3, #0]
  {
    __HAL_TIM_ENABLE(htim);
  }

  /* Return function status */
  return HAL_OK;
 8002eec:	2000      	movs	r0, #0
}
 8002eee:	bd10      	pop	{r4, pc}
    __HAL_TIM_ENABLE(htim);
 8002ef0:	6819      	ldr	r1, [r3, #0]
 8002ef2:	e7f9      	b.n	8002ee8 <HAL_TIM_Base_Start+0x38>
 8002ef4:	40012c00 	.word	0x40012c00
 8002ef8:	40000400 	.word	0x40000400
 8002efc:	00010007 	.word	0x00010007

08002f00 <HAL_TIM_IC_MspInit>:
/**
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
 8002f00:	4770      	bx	lr

08002f02 <HAL_TIM_ReadCapturedValue>:
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
  uint32_t tmpreg = 0U;

  switch (Channel)
 8002f02:	2908      	cmp	r1, #8
 8002f04:	d011      	beq.n	8002f2a <HAL_TIM_ReadCapturedValue+0x28>
 8002f06:	d805      	bhi.n	8002f14 <HAL_TIM_ReadCapturedValue+0x12>
 8002f08:	2900      	cmp	r1, #0
 8002f0a:	d008      	beq.n	8002f1e <HAL_TIM_ReadCapturedValue+0x1c>
 8002f0c:	2904      	cmp	r1, #4
 8002f0e:	d009      	beq.n	8002f24 <HAL_TIM_ReadCapturedValue+0x22>
 8002f10:	2000      	movs	r0, #0
    default:
      break;
  }

  return tmpreg;
}
 8002f12:	4770      	bx	lr
  switch (Channel)
 8002f14:	290c      	cmp	r1, #12
 8002f16:	d1fb      	bne.n	8002f10 <HAL_TIM_ReadCapturedValue+0xe>
      tmpreg =   htim->Instance->CCR4;
 8002f18:	6803      	ldr	r3, [r0, #0]
 8002f1a:	6c18      	ldr	r0, [r3, #64]	@ 0x40
  return tmpreg;
 8002f1c:	e7f9      	b.n	8002f12 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =  htim->Instance->CCR1;
 8002f1e:	6803      	ldr	r3, [r0, #0]
 8002f20:	6b58      	ldr	r0, [r3, #52]	@ 0x34
      break;
 8002f22:	e7f6      	b.n	8002f12 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR2;
 8002f24:	6803      	ldr	r3, [r0, #0]
 8002f26:	6b98      	ldr	r0, [r3, #56]	@ 0x38
      break;
 8002f28:	e7f3      	b.n	8002f12 <HAL_TIM_ReadCapturedValue+0x10>
      tmpreg =   htim->Instance->CCR3;
 8002f2a:	6803      	ldr	r3, [r0, #0]
 8002f2c:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
      break;
 8002f2e:	e7f0      	b.n	8002f12 <HAL_TIM_ReadCapturedValue+0x10>

08002f30 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 8002f30:	4770      	bx	lr

08002f32 <HAL_TIM_OC_DelayElapsedCallback>:
/**
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
 8002f32:	4770      	bx	lr

08002f34 <HAL_TIM_PWM_PulseFinishedCallback>:
/**
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
 8002f34:	4770      	bx	lr

08002f36 <HAL_TIM_TriggerCallback>:
/**
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
 8002f36:	4770      	bx	lr

08002f38 <HAL_TIM_IRQHandler>:
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f38:	2202      	movs	r2, #2
  uint32_t itsource = htim->Instance->DIER;
 8002f3a:	6803      	ldr	r3, [r0, #0]
{
 8002f3c:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsource = htim->Instance->DIER;
 8002f3e:	68dd      	ldr	r5, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002f40:	691e      	ldr	r6, [r3, #16]
{
 8002f42:	0004      	movs	r4, r0
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002f44:	4216      	tst	r6, r2
 8002f46:	d00d      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002f48:	4215      	tst	r5, r2
 8002f4a:	d00b      	beq.n	8002f64 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002f4c:	3a05      	subs	r2, #5
 8002f4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f50:	3204      	adds	r2, #4
 8002f52:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002f54:	699b      	ldr	r3, [r3, #24]
 8002f56:	079b      	lsls	r3, r3, #30
 8002f58:	d100      	bne.n	8002f5c <HAL_TIM_IRQHandler+0x24>
 8002f5a:	e07c      	b.n	8003056 <HAL_TIM_IRQHandler+0x11e>
          HAL_TIM_IC_CaptureCallback(htim);
 8002f5c:	f7fd fb5c 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f60:	2300      	movs	r3, #0
 8002f62:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f64:	2304      	movs	r3, #4
 8002f66:	421e      	tst	r6, r3
 8002f68:	d012      	beq.n	8002f90 <HAL_TIM_IRQHandler+0x58>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f6a:	421d      	tst	r5, r3
 8002f6c:	d010      	beq.n	8002f90 <HAL_TIM_IRQHandler+0x58>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002f6e:	2205      	movs	r2, #5
 8002f70:	6823      	ldr	r3, [r4, #0]
 8002f72:	4252      	negs	r2, r2
 8002f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f76:	3207      	adds	r2, #7
 8002f78:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f7a:	699a      	ldr	r2, [r3, #24]
 8002f7c:	23c0      	movs	r3, #192	@ 0xc0
 8002f7e:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002f80:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f82:	421a      	tst	r2, r3
 8002f84:	d100      	bne.n	8002f88 <HAL_TIM_IRQHandler+0x50>
 8002f86:	e06c      	b.n	8003062 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 8002f88:	f7fd fb46 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f90:	2308      	movs	r3, #8
 8002f92:	421e      	tst	r6, r3
 8002f94:	d00f      	beq.n	8002fb6 <HAL_TIM_IRQHandler+0x7e>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f96:	421d      	tst	r5, r3
 8002f98:	d00d      	beq.n	8002fb6 <HAL_TIM_IRQHandler+0x7e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002f9a:	2209      	movs	r2, #9
 8002f9c:	6823      	ldr	r3, [r4, #0]
 8002f9e:	4252      	negs	r2, r2
 8002fa0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002fa2:	320d      	adds	r2, #13
 8002fa4:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002fa6:	69db      	ldr	r3, [r3, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002fa8:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002faa:	079b      	lsls	r3, r3, #30
 8002fac:	d05f      	beq.n	800306e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fae:	f7fd fb33 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fb6:	2310      	movs	r3, #16
 8002fb8:	421e      	tst	r6, r3
 8002fba:	d011      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0xa8>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fbc:	421d      	tst	r5, r3
 8002fbe:	d00f      	beq.n	8002fe0 <HAL_TIM_IRQHandler+0xa8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002fc0:	2211      	movs	r2, #17
 8002fc2:	6823      	ldr	r3, [r4, #0]
 8002fc4:	4252      	negs	r2, r2
 8002fc6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fc8:	3219      	adds	r2, #25
 8002fca:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fcc:	69da      	ldr	r2, [r3, #28]
 8002fce:	23c0      	movs	r3, #192	@ 0xc0
 8002fd0:	009b      	lsls	r3, r3, #2
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd2:	0020      	movs	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fd4:	421a      	tst	r2, r3
 8002fd6:	d050      	beq.n	800307a <HAL_TIM_IRQHandler+0x142>
        HAL_TIM_IC_CaptureCallback(htim);
 8002fd8:	f7fd fb1e 	bl	8000618 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fdc:	2300      	movs	r3, #0
 8002fde:	7723      	strb	r3, [r4, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002fe0:	2301      	movs	r3, #1
 8002fe2:	421e      	tst	r6, r3
 8002fe4:	d008      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0xc0>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002fe6:	421d      	tst	r5, r3
 8002fe8:	d006      	beq.n	8002ff8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002fea:	2202      	movs	r2, #2
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	4252      	negs	r2, r2
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ff0:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002ff2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 8002ff4:	f7ff ff9c 	bl	8002f30 <HAL_TIM_PeriodElapsedCallback>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8002ff8:	2382      	movs	r3, #130	@ 0x82
 8002ffa:	019b      	lsls	r3, r3, #6
 8002ffc:	421e      	tst	r6, r3
 8002ffe:	d007      	beq.n	8003010 <HAL_TIM_IRQHandler+0xd8>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003000:	062b      	lsls	r3, r5, #24
 8003002:	d505      	bpl.n	8003010 <HAL_TIM_IRQHandler+0xd8>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003004:	6823      	ldr	r3, [r4, #0]
 8003006:	4a20      	ldr	r2, [pc, #128]	@ (8003088 <HAL_TIM_IRQHandler+0x150>)
      HAL_TIMEx_BreakCallback(htim);
 8003008:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800300a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800300c:	f000 fbeb 	bl	80037e6 <HAL_TIMEx_BreakCallback>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003010:	05f3      	lsls	r3, r6, #23
 8003012:	d507      	bpl.n	8003024 <HAL_TIM_IRQHandler+0xec>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003014:	062b      	lsls	r3, r5, #24
 8003016:	d505      	bpl.n	8003024 <HAL_TIM_IRQHandler+0xec>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003018:	6823      	ldr	r3, [r4, #0]
 800301a:	4a1c      	ldr	r2, [pc, #112]	@ (800308c <HAL_TIM_IRQHandler+0x154>)
      HAL_TIMEx_Break2Callback(htim);
 800301c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800301e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003020:	f000 fbe2 	bl	80037e8 <HAL_TIMEx_Break2Callback>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003024:	2340      	movs	r3, #64	@ 0x40
 8003026:	421e      	tst	r6, r3
 8003028:	d008      	beq.n	800303c <HAL_TIM_IRQHandler+0x104>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800302a:	421d      	tst	r5, r3
 800302c:	d006      	beq.n	800303c <HAL_TIM_IRQHandler+0x104>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800302e:	2241      	movs	r2, #65	@ 0x41
 8003030:	6823      	ldr	r3, [r4, #0]
 8003032:	4252      	negs	r2, r2
      HAL_TIM_TriggerCallback(htim);
 8003034:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003036:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003038:	f7ff ff7d 	bl	8002f36 <HAL_TIM_TriggerCallback>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800303c:	2320      	movs	r3, #32
 800303e:	421e      	tst	r6, r3
 8003040:	d008      	beq.n	8003054 <HAL_TIM_IRQHandler+0x11c>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003042:	421d      	tst	r5, r3
 8003044:	d006      	beq.n	8003054 <HAL_TIM_IRQHandler+0x11c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003046:	2221      	movs	r2, #33	@ 0x21
 8003048:	6823      	ldr	r3, [r4, #0]
 800304a:	4252      	negs	r2, r2
      HAL_TIMEx_CommutCallback(htim);
 800304c:	0020      	movs	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800304e:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 8003050:	f000 fbc8 	bl	80037e4 <HAL_TIMEx_CommutCallback>
}
 8003054:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003056:	f7ff ff6c 	bl	8002f32 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800305a:	0020      	movs	r0, r4
 800305c:	f7ff ff6a 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
 8003060:	e77e      	b.n	8002f60 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003062:	f7ff ff66 	bl	8002f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003066:	0020      	movs	r0, r4
 8003068:	f7ff ff64 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
 800306c:	e78e      	b.n	8002f8c <HAL_TIM_IRQHandler+0x54>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800306e:	f7ff ff60 	bl	8002f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003072:	0020      	movs	r0, r4
 8003074:	f7ff ff5e 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
 8003078:	e79b      	b.n	8002fb2 <HAL_TIM_IRQHandler+0x7a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800307a:	f7ff ff5a 	bl	8002f32 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800307e:	0020      	movs	r0, r4
 8003080:	f7ff ff58 	bl	8002f34 <HAL_TIM_PWM_PulseFinishedCallback>
 8003084:	e7aa      	b.n	8002fdc <HAL_TIM_IRQHandler+0xa4>
 8003086:	46c0      	nop			@ (mov r8, r8)
 8003088:	ffffdf7f 	.word	0xffffdf7f
 800308c:	fffffeff 	.word	0xfffffeff

08003090 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003090:	b510      	push	{r4, lr}
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003092:	4c1a      	ldr	r4, [pc, #104]	@ (80030fc <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003094:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003096:	42a0      	cmp	r0, r4
 8003098:	d00a      	beq.n	80030b0 <TIM_Base_SetConfig+0x20>
 800309a:	4a19      	ldr	r2, [pc, #100]	@ (8003100 <TIM_Base_SetConfig+0x70>)
 800309c:	4290      	cmp	r0, r2
 800309e:	d007      	beq.n	80030b0 <TIM_Base_SetConfig+0x20>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030a0:	4a18      	ldr	r2, [pc, #96]	@ (8003104 <TIM_Base_SetConfig+0x74>)
 80030a2:	4290      	cmp	r0, r2
 80030a4:	d109      	bne.n	80030ba <TIM_Base_SetConfig+0x2a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030a6:	4a18      	ldr	r2, [pc, #96]	@ (8003108 <TIM_Base_SetConfig+0x78>)
 80030a8:	401a      	ands	r2, r3
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030aa:	68cb      	ldr	r3, [r1, #12]
 80030ac:	4313      	orrs	r3, r2
 80030ae:	e00a      	b.n	80030c6 <TIM_Base_SetConfig+0x36>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030b0:	2270      	movs	r2, #112	@ 0x70
 80030b2:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80030b4:	684a      	ldr	r2, [r1, #4]
 80030b6:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030b8:	e7f5      	b.n	80030a6 <TIM_Base_SetConfig+0x16>
 80030ba:	4a14      	ldr	r2, [pc, #80]	@ (800310c <TIM_Base_SetConfig+0x7c>)
 80030bc:	4290      	cmp	r0, r2
 80030be:	d0f2      	beq.n	80030a6 <TIM_Base_SetConfig+0x16>
 80030c0:	4a13      	ldr	r2, [pc, #76]	@ (8003110 <TIM_Base_SetConfig+0x80>)
 80030c2:	4290      	cmp	r0, r2
 80030c4:	d0ef      	beq.n	80030a6 <TIM_Base_SetConfig+0x16>
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030c6:	2280      	movs	r2, #128	@ 0x80
 80030c8:	4393      	bics	r3, r2
 80030ca:	694a      	ldr	r2, [r1, #20]
 80030cc:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030ce:	688a      	ldr	r2, [r1, #8]
 80030d0:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030d2:	680a      	ldr	r2, [r1, #0]
 80030d4:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030d6:	42a0      	cmp	r0, r4
 80030d8:	d005      	beq.n	80030e6 <TIM_Base_SetConfig+0x56>
 80030da:	4a0c      	ldr	r2, [pc, #48]	@ (800310c <TIM_Base_SetConfig+0x7c>)
 80030dc:	4290      	cmp	r0, r2
 80030de:	d002      	beq.n	80030e6 <TIM_Base_SetConfig+0x56>
 80030e0:	4a0b      	ldr	r2, [pc, #44]	@ (8003110 <TIM_Base_SetConfig+0x80>)
 80030e2:	4290      	cmp	r0, r2
 80030e4:	d101      	bne.n	80030ea <TIM_Base_SetConfig+0x5a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030e6:	690a      	ldr	r2, [r1, #16]
 80030e8:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80030ea:	2204      	movs	r2, #4
 80030ec:	6801      	ldr	r1, [r0, #0]
 80030ee:	430a      	orrs	r2, r1
 80030f0:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f2:	2201      	movs	r2, #1
 80030f4:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 80030f6:	6003      	str	r3, [r0, #0]
}
 80030f8:	bd10      	pop	{r4, pc}
 80030fa:	46c0      	nop			@ (mov r8, r8)
 80030fc:	40012c00 	.word	0x40012c00
 8003100:	40000400 	.word	0x40000400
 8003104:	40002000 	.word	0x40002000
 8003108:	fffffcff 	.word	0xfffffcff
 800310c:	40014400 	.word	0x40014400
 8003110:	40014800 	.word	0x40014800

08003114 <HAL_TIM_Base_Init>:
{
 8003114:	b570      	push	{r4, r5, r6, lr}
 8003116:	0004      	movs	r4, r0
    return HAL_ERROR;
 8003118:	2001      	movs	r0, #1
  if (htim == NULL)
 800311a:	2c00      	cmp	r4, #0
 800311c:	d023      	beq.n	8003166 <HAL_TIM_Base_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 800311e:	0025      	movs	r5, r4
 8003120:	353d      	adds	r5, #61	@ 0x3d
 8003122:	782b      	ldrb	r3, [r5, #0]
 8003124:	b2da      	uxtb	r2, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d105      	bne.n	8003136 <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800312a:	0023      	movs	r3, r4
 800312c:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_Base_MspInit(htim);
 800312e:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003130:	701a      	strb	r2, [r3, #0]
    HAL_TIM_Base_MspInit(htim);
 8003132:	f7fe f839 	bl	80011a8 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003136:	2302      	movs	r3, #2
 8003138:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800313a:	6820      	ldr	r0, [r4, #0]
 800313c:	1d21      	adds	r1, r4, #4
 800313e:	f7ff ffa7 	bl	8003090 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003142:	0022      	movs	r2, r4
 8003144:	2301      	movs	r3, #1
  return HAL_OK;
 8003146:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003148:	3248      	adds	r2, #72	@ 0x48
 800314a:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800314c:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800314e:	3a0a      	subs	r2, #10
 8003150:	7013      	strb	r3, [r2, #0]
 8003152:	7053      	strb	r3, [r2, #1]
 8003154:	7093      	strb	r3, [r2, #2]
 8003156:	70d3      	strb	r3, [r2, #3]
 8003158:	7113      	strb	r3, [r2, #4]
 800315a:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800315c:	7193      	strb	r3, [r2, #6]
 800315e:	71d3      	strb	r3, [r2, #7]
 8003160:	7213      	strb	r3, [r2, #8]
 8003162:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 8003164:	702b      	strb	r3, [r5, #0]
}
 8003166:	bd70      	pop	{r4, r5, r6, pc}

08003168 <HAL_TIM_IC_Init>:
{
 8003168:	b570      	push	{r4, r5, r6, lr}
 800316a:	0004      	movs	r4, r0
    return HAL_ERROR;
 800316c:	2001      	movs	r0, #1
  if (htim == NULL)
 800316e:	2c00      	cmp	r4, #0
 8003170:	d023      	beq.n	80031ba <HAL_TIM_IC_Init+0x52>
  if (htim->State == HAL_TIM_STATE_RESET)
 8003172:	0025      	movs	r5, r4
 8003174:	353d      	adds	r5, #61	@ 0x3d
 8003176:	782b      	ldrb	r3, [r5, #0]
 8003178:	b2da      	uxtb	r2, r3
 800317a:	2b00      	cmp	r3, #0
 800317c:	d105      	bne.n	800318a <HAL_TIM_IC_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 800317e:	0023      	movs	r3, r4
 8003180:	333c      	adds	r3, #60	@ 0x3c
    HAL_TIM_IC_MspInit(htim);
 8003182:	0020      	movs	r0, r4
    htim->Lock = HAL_UNLOCKED;
 8003184:	701a      	strb	r2, [r3, #0]
    HAL_TIM_IC_MspInit(htim);
 8003186:	f7ff febb 	bl	8002f00 <HAL_TIM_IC_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800318a:	2302      	movs	r3, #2
 800318c:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800318e:	6820      	ldr	r0, [r4, #0]
 8003190:	1d21      	adds	r1, r4, #4
 8003192:	f7ff ff7d 	bl	8003090 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003196:	0022      	movs	r2, r4
 8003198:	2301      	movs	r3, #1
  return HAL_OK;
 800319a:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800319c:	3248      	adds	r2, #72	@ 0x48
 800319e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a0:	3447      	adds	r4, #71	@ 0x47
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031a2:	3a0a      	subs	r2, #10
 80031a4:	7013      	strb	r3, [r2, #0]
 80031a6:	7053      	strb	r3, [r2, #1]
 80031a8:	7093      	strb	r3, [r2, #2]
 80031aa:	70d3      	strb	r3, [r2, #3]
 80031ac:	7113      	strb	r3, [r2, #4]
 80031ae:	7153      	strb	r3, [r2, #5]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80031b0:	7193      	strb	r3, [r2, #6]
 80031b2:	71d3      	strb	r3, [r2, #7]
 80031b4:	7213      	strb	r3, [r2, #8]
 80031b6:	7023      	strb	r3, [r4, #0]
  htim->State = HAL_TIM_STATE_READY;
 80031b8:	702b      	strb	r3, [r5, #0]
}
 80031ba:	bd70      	pop	{r4, r5, r6, pc}

080031bc <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80031bc:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031be:	2601      	movs	r6, #1
  tmpccer = TIMx->CCER;
 80031c0:	6a04      	ldr	r4, [r0, #32]
{
 80031c2:	0015      	movs	r5, r2
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031c4:	6a02      	ldr	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80031c6:	4f0d      	ldr	r7, [pc, #52]	@ (80031fc <TIM_TI1_SetConfig+0x40>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80031c8:	43b2      	bics	r2, r6
 80031ca:	6202      	str	r2, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80031cc:	6982      	ldr	r2, [r0, #24]
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80031ce:	42b8      	cmp	r0, r7
 80031d0:	d010      	beq.n	80031f4 <TIM_TI1_SetConfig+0x38>
 80031d2:	4f0b      	ldr	r7, [pc, #44]	@ (8003200 <TIM_TI1_SetConfig+0x44>)
 80031d4:	42b8      	cmp	r0, r7
 80031d6:	d00d      	beq.n	80031f4 <TIM_TI1_SetConfig+0x38>
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
    tmpccmr1 |= TIM_ICSelection;
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80031d8:	4332      	orrs	r2, r6
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80031da:	25f0      	movs	r5, #240	@ 0xf0
 80031dc:	43aa      	bics	r2, r5
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80031de:	011b      	lsls	r3, r3, #4
 80031e0:	350f      	adds	r5, #15
 80031e2:	402b      	ands	r3, r5
 80031e4:	4313      	orrs	r3, r2

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80031e6:	220a      	movs	r2, #10
 80031e8:	4394      	bics	r4, r2
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 80031ea:	4011      	ands	r1, r2
 80031ec:	4321      	orrs	r1, r4

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80031ee:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80031f0:	6201      	str	r1, [r0, #32]
}
 80031f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80031f4:	2603      	movs	r6, #3
 80031f6:	43b2      	bics	r2, r6
    tmpccmr1 |= TIM_ICSelection;
 80031f8:	432a      	orrs	r2, r5
 80031fa:	e7ee      	b.n	80031da <TIM_TI1_SetConfig+0x1e>
 80031fc:	40012c00 	.word	0x40012c00
 8003200:	40000400 	.word	0x40000400

08003204 <HAL_TIM_IC_ConfigChannel>:
  __HAL_LOCK(htim);
 8003204:	0003      	movs	r3, r0
{
 8003206:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003208:	333c      	adds	r3, #60	@ 0x3c
{
 800320a:	9001      	str	r0, [sp, #4]
 800320c:	000c      	movs	r4, r1
  __HAL_LOCK(htim);
 800320e:	7819      	ldrb	r1, [r3, #0]
 8003210:	2002      	movs	r0, #2
 8003212:	2901      	cmp	r1, #1
 8003214:	d00c      	beq.n	8003230 <HAL_TIM_IC_ConfigChannel+0x2c>
 8003216:	3801      	subs	r0, #1
 8003218:	7018      	strb	r0, [r3, #0]
  if (Channel == TIM_CHANNEL_1)
 800321a:	2a08      	cmp	r2, #8
 800321c:	d067      	beq.n	80032ee <HAL_TIM_IC_ConfigChannel+0xea>
 800321e:	d808      	bhi.n	8003232 <HAL_TIM_IC_ConfigChannel+0x2e>
 8003220:	2a00      	cmp	r2, #0
 8003222:	d02d      	beq.n	8003280 <HAL_TIM_IC_ConfigChannel+0x7c>
 8003224:	2a04      	cmp	r2, #4
 8003226:	d03d      	beq.n	80032a4 <HAL_TIM_IC_ConfigChannel+0xa0>
  __HAL_UNLOCK(htim);
 8003228:	2300      	movs	r3, #0
 800322a:	9d01      	ldr	r5, [sp, #4]
 800322c:	353c      	adds	r5, #60	@ 0x3c
 800322e:	702b      	strb	r3, [r5, #0]
}
 8003230:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003232:	2a0c      	cmp	r2, #12
 8003234:	d1f8      	bne.n	8003228 <HAL_TIM_IC_ConfigChannel+0x24>
    TIM_TI4_SetConfig(htim->Instance,
 8003236:	9b01      	ldr	r3, [sp, #4]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003238:	4d40      	ldr	r5, [pc, #256]	@ (800333c <HAL_TIM_IC_ConfigChannel+0x138>)
    TIM_TI4_SetConfig(htim->Instance,
 800323a:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 800323c:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 800323e:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003240:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 8003242:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003244:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 8003246:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003248:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800324a:	69df      	ldr	r7, [r3, #28]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800324c:	4d3c      	ldr	r5, [pc, #240]	@ (8003340 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800324e:	0200      	lsls	r0, r0, #8
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8003250:	402f      	ands	r7, r5
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8003252:	4338      	orrs	r0, r7

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003254:	4f3b      	ldr	r7, [pc, #236]	@ (8003344 <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8003256:	0709      	lsls	r1, r1, #28
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8003258:	4038      	ands	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800325a:	0c09      	lsrs	r1, r1, #16
 800325c:	4301      	orrs	r1, r0

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800325e:	483a      	ldr	r0, [pc, #232]	@ (8003348 <HAL_TIM_IC_ConfigChannel+0x144>)
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003260:	0312      	lsls	r2, r2, #12
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8003262:	4006      	ands	r6, r0
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8003264:	20a0      	movs	r0, #160	@ 0xa0
 8003266:	0200      	lsls	r0, r0, #8
 8003268:	4002      	ands	r2, r0
 800326a:	4332      	orrs	r2, r6

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800326c:	61d9      	str	r1, [r3, #28]
  TIMx->CCER = tmpccer ;
 800326e:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8003270:	69da      	ldr	r2, [r3, #28]
 8003272:	4936      	ldr	r1, [pc, #216]	@ (800334c <HAL_TIM_IC_ConfigChannel+0x148>)
 8003274:	400a      	ands	r2, r1
 8003276:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003278:	68a2      	ldr	r2, [r4, #8]
 800327a:	69d9      	ldr	r1, [r3, #28]
 800327c:	0212      	lsls	r2, r2, #8
 800327e:	e05a      	b.n	8003336 <HAL_TIM_IC_ConfigChannel+0x132>
    TIM_TI1_SetConfig(htim->Instance,
 8003280:	9b01      	ldr	r3, [sp, #4]
 8003282:	6862      	ldr	r2, [r4, #4]
 8003284:	681e      	ldr	r6, [r3, #0]
 8003286:	6821      	ldr	r1, [r4, #0]
 8003288:	68e3      	ldr	r3, [r4, #12]
 800328a:	0030      	movs	r0, r6
 800328c:	f7ff ff96 	bl	80031bc <TIM_TI1_SetConfig>
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8003290:	220c      	movs	r2, #12
 8003292:	69b3      	ldr	r3, [r6, #24]
 8003294:	4393      	bics	r3, r2
 8003296:	61b3      	str	r3, [r6, #24]
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8003298:	69b3      	ldr	r3, [r6, #24]
 800329a:	68a2      	ldr	r2, [r4, #8]
 800329c:	4313      	orrs	r3, r2
 800329e:	61b3      	str	r3, [r6, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80032a0:	2000      	movs	r0, #0
 80032a2:	e7c1      	b.n	8003228 <HAL_TIM_IC_ConfigChannel+0x24>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032a4:	2510      	movs	r5, #16
    TIM_TI2_SetConfig(htim->Instance,
 80032a6:	9b01      	ldr	r3, [sp, #4]
                      sConfig->ICPolarity,
 80032a8:	6822      	ldr	r2, [r4, #0]
    TIM_TI2_SetConfig(htim->Instance,
 80032aa:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICSelection,
 80032ac:	6860      	ldr	r0, [r4, #4]
  tmpccer = TIMx->CCER;
 80032ae:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b0:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICFilter);
 80032b2:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80032b4:	43af      	bics	r7, r5
 80032b6:	621f      	str	r7, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80032b8:	699f      	ldr	r7, [r3, #24]
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80032ba:	4d21      	ldr	r5, [pc, #132]	@ (8003340 <HAL_TIM_IC_ConfigChannel+0x13c>)
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80032bc:	0200      	lsls	r0, r0, #8
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80032be:	402f      	ands	r7, r5
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80032c0:	4338      	orrs	r0, r7
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032c2:	4f20      	ldr	r7, [pc, #128]	@ (8003344 <HAL_TIM_IC_ConfigChannel+0x140>)
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80032c4:	0709      	lsls	r1, r1, #28
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80032c6:	4038      	ands	r0, r7
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80032c8:	0c09      	lsrs	r1, r1, #16
 80032ca:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032cc:	20a0      	movs	r0, #160	@ 0xa0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80032ce:	0112      	lsls	r2, r2, #4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80032d0:	4386      	bics	r6, r0
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80032d2:	4002      	ands	r2, r0
 80032d4:	4332      	orrs	r2, r6
  TIMx->CCMR1 = tmpccmr1 ;
 80032d6:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 80032d8:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80032da:	699a      	ldr	r2, [r3, #24]
 80032dc:	491b      	ldr	r1, [pc, #108]	@ (800334c <HAL_TIM_IC_ConfigChannel+0x148>)
 80032de:	400a      	ands	r2, r1
 80032e0:	619a      	str	r2, [r3, #24]
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80032e2:	68a2      	ldr	r2, [r4, #8]
 80032e4:	6999      	ldr	r1, [r3, #24]
 80032e6:	0212      	lsls	r2, r2, #8
 80032e8:	430a      	orrs	r2, r1
 80032ea:	619a      	str	r2, [r3, #24]
 80032ec:	e7d8      	b.n	80032a0 <HAL_TIM_IC_ConfigChannel+0x9c>
    TIM_TI3_SetConfig(htim->Instance,
 80032ee:	9b01      	ldr	r3, [sp, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032f0:	4d17      	ldr	r5, [pc, #92]	@ (8003350 <HAL_TIM_IC_ConfigChannel+0x14c>)
    TIM_TI3_SetConfig(htim->Instance,
 80032f2:	681b      	ldr	r3, [r3, #0]
                      sConfig->ICPolarity,
 80032f4:	6822      	ldr	r2, [r4, #0]
  tmpccer = TIMx->CCER;
 80032f6:	6a1e      	ldr	r6, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032f8:	6a1f      	ldr	r7, [r3, #32]
                      sConfig->ICSelection,
 80032fa:	6860      	ldr	r0, [r4, #4]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032fc:	402f      	ands	r7, r5
                      sConfig->ICFilter);
 80032fe:	68e1      	ldr	r1, [r4, #12]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003300:	621f      	str	r7, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8003302:	69df      	ldr	r7, [r3, #28]
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8003304:	3505      	adds	r5, #5
 8003306:	35ff      	adds	r5, #255	@ 0xff
 8003308:	43af      	bics	r7, r5
  tmpccmr2 |= TIM_ICSelection;
 800330a:	4338      	orrs	r0, r7
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800330c:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800330e:	0109      	lsls	r1, r1, #4
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8003310:	43b8      	bics	r0, r7
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8003312:	370f      	adds	r7, #15
 8003314:	4039      	ands	r1, r7
 8003316:	4301      	orrs	r1, r0
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8003318:	480e      	ldr	r0, [pc, #56]	@ (8003354 <HAL_TIM_IC_ConfigChannel+0x150>)
  TIMx->CCMR2 = tmpccmr2;
 800331a:	61d9      	str	r1, [r3, #28]
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800331c:	4030      	ands	r0, r6
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800331e:	26a0      	movs	r6, #160	@ 0xa0
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8003320:	210c      	movs	r1, #12
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8003322:	0212      	lsls	r2, r2, #8
 8003324:	0136      	lsls	r6, r6, #4
 8003326:	4032      	ands	r2, r6
 8003328:	4302      	orrs	r2, r0
  TIMx->CCER = tmpccer;
 800332a:	621a      	str	r2, [r3, #32]
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800332c:	69da      	ldr	r2, [r3, #28]
 800332e:	438a      	bics	r2, r1
 8003330:	61da      	str	r2, [r3, #28]
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8003332:	69da      	ldr	r2, [r3, #28]
 8003334:	68a1      	ldr	r1, [r4, #8]
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8003336:	430a      	orrs	r2, r1
 8003338:	61da      	str	r2, [r3, #28]
 800333a:	e7b1      	b.n	80032a0 <HAL_TIM_IC_ConfigChannel+0x9c>
 800333c:	ffffefff 	.word	0xffffefff
 8003340:	fffffcff 	.word	0xfffffcff
 8003344:	ffff0fff 	.word	0xffff0fff
 8003348:	ffff5fff 	.word	0xffff5fff
 800334c:	fffff3ff 	.word	0xfffff3ff
 8003350:	fffffeff 	.word	0xfffffeff
 8003354:	fffff5ff 	.word	0xfffff5ff

08003358 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003358:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800335a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800335c:	4d03      	ldr	r5, [pc, #12]	@ (800336c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800335e:	430a      	orrs	r2, r1
 8003360:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003362:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003364:	4313      	orrs	r3, r2
 8003366:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003368:	6083      	str	r3, [r0, #8]
}
 800336a:	bd30      	pop	{r4, r5, pc}
 800336c:	ffff00ff 	.word	0xffff00ff

08003370 <HAL_TIM_ConfigClockSource>:
{
 8003370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003372:	0005      	movs	r5, r0
 8003374:	2202      	movs	r2, #2
 8003376:	353c      	adds	r5, #60	@ 0x3c
 8003378:	782c      	ldrb	r4, [r5, #0]
{
 800337a:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 800337c:	0010      	movs	r0, r2
 800337e:	2c01      	cmp	r4, #1
 8003380:	d01b      	beq.n	80033ba <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_BUSY;
 8003382:	001e      	movs	r6, r3
  __HAL_LOCK(htim);
 8003384:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003386:	363d      	adds	r6, #61	@ 0x3d
  __HAL_LOCK(htim);
 8003388:	7028      	strb	r0, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800338a:	7032      	strb	r2, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 800338c:	681c      	ldr	r4, [r3, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800338e:	4a41      	ldr	r2, [pc, #260]	@ (8003494 <HAL_TIM_ConfigClockSource+0x124>)
  tmpsmcr = htim->Instance->SMCR;
 8003390:	68a3      	ldr	r3, [r4, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003392:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8003394:	60a3      	str	r3, [r4, #8]
  switch (sClockSourceConfig->ClockSource)
 8003396:	680b      	ldr	r3, [r1, #0]
 8003398:	2b60      	cmp	r3, #96	@ 0x60
 800339a:	d04e      	beq.n	800343a <HAL_TIM_ConfigClockSource+0xca>
 800339c:	d82d      	bhi.n	80033fa <HAL_TIM_ConfigClockSource+0x8a>
 800339e:	2b40      	cmp	r3, #64	@ 0x40
 80033a0:	d062      	beq.n	8003468 <HAL_TIM_ConfigClockSource+0xf8>
 80033a2:	d813      	bhi.n	80033cc <HAL_TIM_ConfigClockSource+0x5c>
 80033a4:	2b20      	cmp	r3, #32
 80033a6:	d00b      	beq.n	80033c0 <HAL_TIM_ConfigClockSource+0x50>
 80033a8:	d808      	bhi.n	80033bc <HAL_TIM_ConfigClockSource+0x4c>
 80033aa:	2210      	movs	r2, #16
 80033ac:	0019      	movs	r1, r3
 80033ae:	4391      	bics	r1, r2
 80033b0:	d006      	beq.n	80033c0 <HAL_TIM_ConfigClockSource+0x50>
  htim->State = HAL_TIM_STATE_READY;
 80033b2:	2301      	movs	r3, #1
 80033b4:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 80033b6:	2300      	movs	r3, #0
 80033b8:	702b      	strb	r3, [r5, #0]
}
 80033ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 80033bc:	2b30      	cmp	r3, #48	@ 0x30
 80033be:	d1f8      	bne.n	80033b2 <HAL_TIM_ConfigClockSource+0x42>
  tmpsmcr = TIMx->SMCR;
 80033c0:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033c2:	4935      	ldr	r1, [pc, #212]	@ (8003498 <HAL_TIM_ConfigClockSource+0x128>)
 80033c4:	400a      	ands	r2, r1
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033c6:	4313      	orrs	r3, r2
 80033c8:	2207      	movs	r2, #7
 80033ca:	e028      	b.n	800341e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80033cc:	2b50      	cmp	r3, #80	@ 0x50
 80033ce:	d1f0      	bne.n	80033b2 <HAL_TIM_ConfigClockSource+0x42>
                               sClockSourceConfig->ClockPolarity,
 80033d0:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 80033d2:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 80033d4:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033d6:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033d8:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80033da:	4387      	bics	r7, r0
 80033dc:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033de:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 80033e0:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80033e2:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80033e4:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80033e6:	200a      	movs	r0, #10
 80033e8:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 80033ea:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80033ec:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 80033ee:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f0:	4b29      	ldr	r3, [pc, #164]	@ (8003498 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 80033f2:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f4:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033f6:	2357      	movs	r3, #87	@ 0x57
 80033f8:	e011      	b.n	800341e <HAL_TIM_ConfigClockSource+0xae>
  switch (sClockSourceConfig->ClockSource)
 80033fa:	2280      	movs	r2, #128	@ 0x80
 80033fc:	0152      	lsls	r2, r2, #5
 80033fe:	4293      	cmp	r3, r2
 8003400:	d00f      	beq.n	8003422 <HAL_TIM_ConfigClockSource+0xb2>
 8003402:	2280      	movs	r2, #128	@ 0x80
 8003404:	0192      	lsls	r2, r2, #6
 8003406:	4293      	cmp	r3, r2
 8003408:	d00d      	beq.n	8003426 <HAL_TIM_ConfigClockSource+0xb6>
 800340a:	2b70      	cmp	r3, #112	@ 0x70
 800340c:	d1d1      	bne.n	80033b2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 800340e:	68cb      	ldr	r3, [r1, #12]
 8003410:	684a      	ldr	r2, [r1, #4]
 8003412:	0020      	movs	r0, r4
 8003414:	6889      	ldr	r1, [r1, #8]
 8003416:	f7ff ff9f 	bl	8003358 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800341a:	2377      	movs	r3, #119	@ 0x77
      tmpsmcr = htim->Instance->SMCR;
 800341c:	68a2      	ldr	r2, [r4, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800341e:	4313      	orrs	r3, r2
      htim->Instance->SMCR = tmpsmcr;
 8003420:	60a3      	str	r3, [r4, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003422:	2000      	movs	r0, #0
 8003424:	e7c5      	b.n	80033b2 <HAL_TIM_ConfigClockSource+0x42>
      TIM_ETR_SetConfig(htim->Instance,
 8003426:	68cb      	ldr	r3, [r1, #12]
 8003428:	684a      	ldr	r2, [r1, #4]
 800342a:	0020      	movs	r0, r4
 800342c:	6889      	ldr	r1, [r1, #8]
 800342e:	f7ff ff93 	bl	8003358 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003432:	2380      	movs	r3, #128	@ 0x80
 8003434:	68a2      	ldr	r2, [r4, #8]
 8003436:	01db      	lsls	r3, r3, #7
 8003438:	e7f1      	b.n	800341e <HAL_TIM_ConfigClockSource+0xae>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800343a:	2710      	movs	r7, #16
                               sClockSourceConfig->ClockPolarity,
 800343c:	684b      	ldr	r3, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800343e:	68ca      	ldr	r2, [r1, #12]
  tmpccer = TIMx->CCER;
 8003440:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003442:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003444:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003446:	43b8      	bics	r0, r7
 8003448:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800344a:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800344c:	4f13      	ldr	r7, [pc, #76]	@ (800349c <HAL_TIM_ConfigClockSource+0x12c>)
  tmpccer |= (TIM_ICPolarity << 4U);
 800344e:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003450:	4038      	ands	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003452:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003454:	20a0      	movs	r0, #160	@ 0xa0
 8003456:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 8003458:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 800345a:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 800345c:	6223      	str	r3, [r4, #32]
  tmpsmcr = TIMx->SMCR;
 800345e:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003460:	4b0d      	ldr	r3, [pc, #52]	@ (8003498 <HAL_TIM_ConfigClockSource+0x128>)
 8003462:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003464:	2367      	movs	r3, #103	@ 0x67
 8003466:	e7da      	b.n	800341e <HAL_TIM_ConfigClockSource+0xae>
                               sClockSourceConfig->ClockPolarity,
 8003468:	684a      	ldr	r2, [r1, #4]
                               sClockSourceConfig->ClockFilter);
 800346a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 800346c:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800346e:	6a27      	ldr	r7, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003470:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003472:	4387      	bics	r7, r0
 8003474:	6227      	str	r7, [r4, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003476:	27f0      	movs	r7, #240	@ 0xf0
  tmpccmr1 = TIMx->CCMR1;
 8003478:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800347a:	43b8      	bics	r0, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800347c:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800347e:	200a      	movs	r0, #10
 8003480:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8003482:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8003484:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 8003486:	6222      	str	r2, [r4, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8003488:	4b03      	ldr	r3, [pc, #12]	@ (8003498 <HAL_TIM_ConfigClockSource+0x128>)
  tmpsmcr = TIMx->SMCR;
 800348a:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800348c:	401a      	ands	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800348e:	2347      	movs	r3, #71	@ 0x47
 8003490:	e7c5      	b.n	800341e <HAL_TIM_ConfigClockSource+0xae>
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	ffce0088 	.word	0xffce0088
 8003498:	ffcfff8f 	.word	0xffcfff8f
 800349c:	ffff0fff 	.word	0xffff0fff

080034a0 <TIM_SlaveTimer_SetConfig.constprop.0>:
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
 80034a0:	b570      	push	{r4, r5, r6, lr}
  tmpsmcr = htim->Instance->SMCR;
 80034a2:	6804      	ldr	r4, [r0, #0]
  tmpsmcr &= ~TIM_SMCR_TS;
 80034a4:	4b30      	ldr	r3, [pc, #192]	@ (8003568 <TIM_SlaveTimer_SetConfig.constprop.0+0xc8>)
  tmpsmcr = htim->Instance->SMCR;
 80034a6:	68a2      	ldr	r2, [r4, #8]
  tmpsmcr &= ~TIM_SMCR_SMS;
 80034a8:	4830      	ldr	r0, [pc, #192]	@ (800356c <TIM_SlaveTimer_SetConfig.constprop.0+0xcc>)
  tmpsmcr &= ~TIM_SMCR_TS;
 80034aa:	401a      	ands	r2, r3
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80034ac:	684b      	ldr	r3, [r1, #4]
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80034ae:	680d      	ldr	r5, [r1, #0]
  tmpsmcr |= sSlaveConfig->InputTrigger;
 80034b0:	431a      	orrs	r2, r3
  tmpsmcr &= ~TIM_SMCR_SMS;
 80034b2:	4002      	ands	r2, r0
  tmpsmcr |= sSlaveConfig->SlaveMode;
 80034b4:	432a      	orrs	r2, r5
  htim->Instance->SMCR = tmpsmcr;
 80034b6:	60a2      	str	r2, [r4, #8]
  switch (sSlaveConfig->InputTrigger)
 80034b8:	2b50      	cmp	r3, #80	@ 0x50
 80034ba:	d02f      	beq.n	800351c <TIM_SlaveTimer_SetConfig.constprop.0+0x7c>
 80034bc:	d810      	bhi.n	80034e0 <TIM_SlaveTimer_SetConfig.constprop.0+0x40>
 80034be:	2b40      	cmp	r3, #64	@ 0x40
 80034c0:	d01b      	beq.n	80034fa <TIM_SlaveTimer_SetConfig.constprop.0+0x5a>
        return HAL_ERROR;
 80034c2:	2001      	movs	r0, #1
  switch (sSlaveConfig->InputTrigger)
 80034c4:	2b40      	cmp	r3, #64	@ 0x40
 80034c6:	d808      	bhi.n	80034da <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
 80034c8:	2b20      	cmp	r3, #32
 80034ca:	d014      	beq.n	80034f6 <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
 80034cc:	d806      	bhi.n	80034dc <TIM_SlaveTimer_SetConfig.constprop.0+0x3c>
 80034ce:	2210      	movs	r2, #16
 80034d0:	4393      	bics	r3, r2
 80034d2:	0018      	movs	r0, r3
 80034d4:	1e43      	subs	r3, r0, #1
 80034d6:	4198      	sbcs	r0, r3
 80034d8:	b2c0      	uxtb	r0, r0
}
 80034da:	bd70      	pop	{r4, r5, r6, pc}
  switch (sSlaveConfig->InputTrigger)
 80034dc:	3b30      	subs	r3, #48	@ 0x30
 80034de:	e7f8      	b.n	80034d2 <TIM_SlaveTimer_SetConfig.constprop.0+0x32>
 80034e0:	2b60      	cmp	r3, #96	@ 0x60
 80034e2:	d02d      	beq.n	8003540 <TIM_SlaveTimer_SetConfig.constprop.0+0xa0>
        return HAL_ERROR;
 80034e4:	2001      	movs	r0, #1
  switch (sSlaveConfig->InputTrigger)
 80034e6:	2b70      	cmp	r3, #112	@ 0x70
 80034e8:	d1f7      	bne.n	80034da <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      TIM_ETR_SetConfig(htim->Instance,
 80034ea:	690b      	ldr	r3, [r1, #16]
 80034ec:	688a      	ldr	r2, [r1, #8]
 80034ee:	0020      	movs	r0, r4
 80034f0:	68c9      	ldr	r1, [r1, #12]
 80034f2:	f7ff ff31 	bl	8003358 <TIM_ETR_SetConfig>
  HAL_StatusTypeDef status = HAL_OK;
 80034f6:	2000      	movs	r0, #0
 80034f8:	e7ef      	b.n	80034da <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80034fa:	2201      	movs	r2, #1
        return HAL_ERROR;
 80034fc:	0010      	movs	r0, r2
      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 80034fe:	2d05      	cmp	r5, #5
 8003500:	d0eb      	beq.n	80034da <TIM_SlaveTimer_SetConfig.constprop.0+0x3a>
      tmpccer = htim->Instance->CCER;
 8003502:	6a20      	ldr	r0, [r4, #32]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8003504:	6a23      	ldr	r3, [r4, #32]
 8003506:	4393      	bics	r3, r2
 8003508:	6223      	str	r3, [r4, #32]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800350a:	23f0      	movs	r3, #240	@ 0xf0
      tmpccmr1 = htim->Instance->CCMR1;
 800350c:	69a2      	ldr	r2, [r4, #24]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800350e:	439a      	bics	r2, r3
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8003510:	690b      	ldr	r3, [r1, #16]
 8003512:	011b      	lsls	r3, r3, #4
 8003514:	4313      	orrs	r3, r2
      htim->Instance->CCMR1 = tmpccmr1;
 8003516:	61a3      	str	r3, [r4, #24]
      htim->Instance->CCER = tmpccer;
 8003518:	6220      	str	r0, [r4, #32]
      break;
 800351a:	e7ec      	b.n	80034f6 <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800351c:	2501      	movs	r5, #1
                               sSlaveConfig->TriggerPolarity,
 800351e:	688a      	ldr	r2, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8003520:	690b      	ldr	r3, [r1, #16]
  tmpccer = TIMx->CCER;
 8003522:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003524:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003526:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003528:	43a8      	bics	r0, r5
 800352a:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 800352c:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800352e:	35ef      	adds	r5, #239	@ 0xef
 8003530:	43a8      	bics	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003532:	4303      	orrs	r3, r0
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003534:	200a      	movs	r0, #10
 8003536:	4381      	bics	r1, r0
  tmpccer |= TIM_ICPolarity;
 8003538:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800353a:	61a3      	str	r3, [r4, #24]
  TIMx->CCER = tmpccer;
 800353c:	6222      	str	r2, [r4, #32]
}
 800353e:	e7da      	b.n	80034f6 <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003540:	2510      	movs	r5, #16
                               sSlaveConfig->TriggerPolarity,
 8003542:	688b      	ldr	r3, [r1, #8]
                               sSlaveConfig->TriggerFilter);
 8003544:	690a      	ldr	r2, [r1, #16]
  tmpccer = TIMx->CCER;
 8003546:	6a21      	ldr	r1, [r4, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003548:	6a20      	ldr	r0, [r4, #32]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800354a:	0312      	lsls	r2, r2, #12
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800354c:	43a8      	bics	r0, r5
 800354e:	6220      	str	r0, [r4, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003550:	69a0      	ldr	r0, [r4, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003552:	4d07      	ldr	r5, [pc, #28]	@ (8003570 <TIM_SlaveTimer_SetConfig.constprop.0+0xd0>)
  tmpccer |= (TIM_ICPolarity << 4U);
 8003554:	011b      	lsls	r3, r3, #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003556:	4028      	ands	r0, r5
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003558:	4302      	orrs	r2, r0
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800355a:	20a0      	movs	r0, #160	@ 0xa0
 800355c:	4381      	bics	r1, r0
  tmpccer |= (TIM_ICPolarity << 4U);
 800355e:	430b      	orrs	r3, r1
  TIMx->CCMR1 = tmpccmr1 ;
 8003560:	61a2      	str	r2, [r4, #24]
  TIMx->CCER = tmpccer;
 8003562:	6223      	str	r3, [r4, #32]
}
 8003564:	e7c7      	b.n	80034f6 <TIM_SlaveTimer_SetConfig.constprop.0+0x56>
 8003566:	46c0      	nop			@ (mov r8, r8)
 8003568:	ffcfff8f 	.word	0xffcfff8f
 800356c:	fffefff8 	.word	0xfffefff8
 8003570:	ffff0fff 	.word	0xffff0fff

08003574 <HAL_TIM_SlaveConfigSynchro>:
{
 8003574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8003576:	0005      	movs	r5, r0
 8003578:	2302      	movs	r3, #2
 800357a:	353c      	adds	r5, #60	@ 0x3c
 800357c:	782a      	ldrb	r2, [r5, #0]
{
 800357e:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8003580:	0018      	movs	r0, r3
 8003582:	2a01      	cmp	r2, #1
 8003584:	d00d      	beq.n	80035a2 <HAL_TIM_SlaveConfigSynchro+0x2e>
  htim->State = HAL_TIM_STATE_BUSY;
 8003586:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8003588:	2601      	movs	r6, #1
  htim->State = HAL_TIM_STATE_BUSY;
 800358a:	373d      	adds	r7, #61	@ 0x3d
  __HAL_LOCK(htim);
 800358c:	702e      	strb	r6, [r5, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800358e:	0020      	movs	r0, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003590:	703b      	strb	r3, [r7, #0]
  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8003592:	f7ff ff85 	bl	80034a0 <TIM_SlaveTimer_SetConfig.constprop.0>
 8003596:	2800      	cmp	r0, #0
 8003598:	d004      	beq.n	80035a4 <HAL_TIM_SlaveConfigSynchro+0x30>
    __HAL_UNLOCK(htim);
 800359a:	2300      	movs	r3, #0
    return HAL_ERROR;
 800359c:	0030      	movs	r0, r6
    htim->State = HAL_TIM_STATE_READY;
 800359e:	703e      	strb	r6, [r7, #0]
    __HAL_UNLOCK(htim);
 80035a0:	702b      	strb	r3, [r5, #0]
}
 80035a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80035a4:	2140      	movs	r1, #64	@ 0x40
 80035a6:	6823      	ldr	r3, [r4, #0]
 80035a8:	68da      	ldr	r2, [r3, #12]
 80035aa:	438a      	bics	r2, r1
 80035ac:	60da      	str	r2, [r3, #12]
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80035ae:	68da      	ldr	r2, [r3, #12]
 80035b0:	4902      	ldr	r1, [pc, #8]	@ (80035bc <HAL_TIM_SlaveConfigSynchro+0x48>)
 80035b2:	400a      	ands	r2, r1
 80035b4:	60da      	str	r2, [r3, #12]
  htim->State = HAL_TIM_STATE_READY;
 80035b6:	703e      	strb	r6, [r7, #0]
  __HAL_UNLOCK(htim);
 80035b8:	7028      	strb	r0, [r5, #0]
  return HAL_OK;
 80035ba:	e7f2      	b.n	80035a2 <HAL_TIM_SlaveConfigSynchro+0x2e>
 80035bc:	ffffbfff 	.word	0xffffbfff

080035c0 <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035c0:	231f      	movs	r3, #31
{
 80035c2:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80035c4:	2401      	movs	r4, #1
 80035c6:	4019      	ands	r1, r3
 80035c8:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035ca:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 80035cc:	6a03      	ldr	r3, [r0, #32]
 80035ce:	43a3      	bics	r3, r4
 80035d0:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80035d2:	6a03      	ldr	r3, [r0, #32]
 80035d4:	431a      	orrs	r2, r3
 80035d6:	6202      	str	r2, [r0, #32]
}
 80035d8:	bd10      	pop	{r4, pc}
	...

080035dc <HAL_TIM_IC_Start_IT>:
{
 80035dc:	b510      	push	{r4, lr}
 80035de:	2908      	cmp	r1, #8
 80035e0:	d02f      	beq.n	8003642 <HAL_TIM_IC_Start_IT+0x66>
 80035e2:	d806      	bhi.n	80035f2 <HAL_TIM_IC_Start_IT+0x16>
 80035e4:	2900      	cmp	r1, #0
 80035e6:	d00b      	beq.n	8003600 <HAL_TIM_IC_Start_IT+0x24>
 80035e8:	2904      	cmp	r1, #4
 80035ea:	d023      	beq.n	8003634 <HAL_TIM_IC_Start_IT+0x58>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80035ec:	0003      	movs	r3, r0
 80035ee:	3343      	adds	r3, #67	@ 0x43
 80035f0:	e030      	b.n	8003654 <HAL_TIM_IC_Start_IT+0x78>
 80035f2:	290c      	cmp	r1, #12
 80035f4:	d02c      	beq.n	8003650 <HAL_TIM_IC_Start_IT+0x74>
 80035f6:	2910      	cmp	r1, #16
 80035f8:	d1f8      	bne.n	80035ec <HAL_TIM_IC_Start_IT+0x10>
 80035fa:	0003      	movs	r3, r0
 80035fc:	3342      	adds	r3, #66	@ 0x42
 80035fe:	e029      	b.n	8003654 <HAL_TIM_IC_Start_IT+0x78>
 8003600:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003602:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003604:	333e      	adds	r3, #62	@ 0x3e
 8003606:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003608:	3244      	adds	r2, #68	@ 0x44
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800360a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800360c:	7812      	ldrb	r2, [r2, #0]
 800360e:	b2d2      	uxtb	r2, r2
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003610:	2b01      	cmp	r3, #1
 8003612:	d12d      	bne.n	8003670 <HAL_TIM_IC_Start_IT+0x94>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003614:	2a01      	cmp	r2, #1
 8003616:	d12b      	bne.n	8003670 <HAL_TIM_IC_Start_IT+0x94>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003618:	3301      	adds	r3, #1
 800361a:	2908      	cmp	r1, #8
 800361c:	d054      	beq.n	80036c8 <HAL_TIM_IC_Start_IT+0xec>
 800361e:	d81e      	bhi.n	800365e <HAL_TIM_IC_Start_IT+0x82>
 8003620:	2900      	cmp	r1, #0
 8003622:	d027      	beq.n	8003674 <HAL_TIM_IC_Start_IT+0x98>
 8003624:	2904      	cmp	r1, #4
 8003626:	d046      	beq.n	80036b6 <HAL_TIM_IC_Start_IT+0xda>
 8003628:	0002      	movs	r2, r0
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800362a:	3047      	adds	r0, #71	@ 0x47
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800362c:	3243      	adds	r2, #67	@ 0x43
 800362e:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003630:	7003      	strb	r3, [r0, #0]
  switch (Channel)
 8003632:	e01d      	b.n	8003670 <HAL_TIM_IC_Start_IT+0x94>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003634:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003636:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003638:	333f      	adds	r3, #63	@ 0x3f
 800363a:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800363c:	3245      	adds	r2, #69	@ 0x45
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800363e:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003640:	e7e4      	b.n	800360c <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003642:	0003      	movs	r3, r0
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003644:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003646:	3340      	adds	r3, #64	@ 0x40
 8003648:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800364a:	3246      	adds	r2, #70	@ 0x46
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800364c:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800364e:	e7dd      	b.n	800360c <HAL_TIM_IC_Start_IT+0x30>
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003650:	0003      	movs	r3, r0
 8003652:	3341      	adds	r3, #65	@ 0x41
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003654:	0002      	movs	r2, r0
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003656:	781b      	ldrb	r3, [r3, #0]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003658:	3247      	adds	r2, #71	@ 0x47
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800365a:	b2db      	uxtb	r3, r3
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800365c:	e7d6      	b.n	800360c <HAL_TIM_IC_Start_IT+0x30>
 800365e:	0002      	movs	r2, r0
 8003660:	3247      	adds	r2, #71	@ 0x47
 8003662:	290c      	cmp	r1, #12
 8003664:	d033      	beq.n	80036ce <HAL_TIM_IC_Start_IT+0xf2>
 8003666:	2910      	cmp	r1, #16
 8003668:	d1de      	bne.n	8003628 <HAL_TIM_IC_Start_IT+0x4c>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800366a:	3042      	adds	r0, #66	@ 0x42
 800366c:	7003      	strb	r3, [r0, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800366e:	7013      	strb	r3, [r2, #0]
{
 8003670:	2001      	movs	r0, #1
 8003672:	e01f      	b.n	80036b4 <HAL_TIM_IC_Start_IT+0xd8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003674:	0002      	movs	r2, r0
 8003676:	323e      	adds	r2, #62	@ 0x3e
 8003678:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800367a:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800367c:	6804      	ldr	r4, [r0, #0]
 800367e:	68e2      	ldr	r2, [r4, #12]
 8003680:	4313      	orrs	r3, r2
 8003682:	60e3      	str	r3, [r4, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003684:	6804      	ldr	r4, [r0, #0]
 8003686:	2201      	movs	r2, #1
 8003688:	0020      	movs	r0, r4
 800368a:	f7ff ff99 	bl	80035c0 <TIM_CCxChannelCmd>
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800368e:	4b14      	ldr	r3, [pc, #80]	@ (80036e0 <HAL_TIM_IC_Start_IT+0x104>)
 8003690:	429c      	cmp	r4, r3
 8003692:	d002      	beq.n	800369a <HAL_TIM_IC_Start_IT+0xbe>
 8003694:	4b13      	ldr	r3, [pc, #76]	@ (80036e4 <HAL_TIM_IC_Start_IT+0x108>)
 8003696:	429c      	cmp	r4, r3
 8003698:	d107      	bne.n	80036aa <HAL_TIM_IC_Start_IT+0xce>
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800369a:	68a3      	ldr	r3, [r4, #8]
 800369c:	4a12      	ldr	r2, [pc, #72]	@ (80036e8 <HAL_TIM_IC_Start_IT+0x10c>)
 800369e:	4013      	ands	r3, r2
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036a0:	2b06      	cmp	r3, #6
 80036a2:	d006      	beq.n	80036b2 <HAL_TIM_IC_Start_IT+0xd6>
 80036a4:	3a07      	subs	r2, #7
 80036a6:	4293      	cmp	r3, r2
 80036a8:	d003      	beq.n	80036b2 <HAL_TIM_IC_Start_IT+0xd6>
        __HAL_TIM_ENABLE(htim);
 80036aa:	2301      	movs	r3, #1
 80036ac:	6822      	ldr	r2, [r4, #0]
 80036ae:	4313      	orrs	r3, r2
 80036b0:	6023      	str	r3, [r4, #0]
{
 80036b2:	2000      	movs	r0, #0
}
 80036b4:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036b6:	0002      	movs	r2, r0
 80036b8:	323f      	adds	r2, #63	@ 0x3f
 80036ba:	7013      	strb	r3, [r2, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036bc:	7193      	strb	r3, [r2, #6]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80036be:	6802      	ldr	r2, [r0, #0]
 80036c0:	68d3      	ldr	r3, [r2, #12]
 80036c2:	430b      	orrs	r3, r1
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80036c4:	60d3      	str	r3, [r2, #12]
  if (status == HAL_OK)
 80036c6:	e7dd      	b.n	8003684 <HAL_TIM_IC_Start_IT+0xa8>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036c8:	0002      	movs	r2, r0
 80036ca:	3240      	adds	r2, #64	@ 0x40
 80036cc:	e7f5      	b.n	80036ba <HAL_TIM_IC_Start_IT+0xde>
 80036ce:	0004      	movs	r4, r0
 80036d0:	3441      	adds	r4, #65	@ 0x41
 80036d2:	7023      	strb	r3, [r4, #0]
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036d4:	7013      	strb	r3, [r2, #0]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80036d6:	2310      	movs	r3, #16
 80036d8:	6802      	ldr	r2, [r0, #0]
 80036da:	68d4      	ldr	r4, [r2, #12]
 80036dc:	4323      	orrs	r3, r4
 80036de:	e7f1      	b.n	80036c4 <HAL_TIM_IC_Start_IT+0xe8>
 80036e0:	40012c00 	.word	0x40012c00
 80036e4:	40000400 	.word	0x40000400
 80036e8:	00010007 	.word	0x00010007

080036ec <HAL_TIM_IC_Stop_IT>:
{
 80036ec:	b570      	push	{r4, r5, r6, lr}
 80036ee:	0004      	movs	r4, r0
 80036f0:	000d      	movs	r5, r1
  switch (Channel)
 80036f2:	2908      	cmp	r1, #8
 80036f4:	d011      	beq.n	800371a <HAL_TIM_IC_Stop_IT+0x2e>
 80036f6:	d805      	bhi.n	8003704 <HAL_TIM_IC_Stop_IT+0x18>
 80036f8:	2900      	cmp	r1, #0
 80036fa:	d009      	beq.n	8003710 <HAL_TIM_IC_Stop_IT+0x24>
 80036fc:	2904      	cmp	r1, #4
 80036fe:	d00c      	beq.n	800371a <HAL_TIM_IC_Stop_IT+0x2e>
 8003700:	2001      	movs	r0, #1
}
 8003702:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 8003704:	290c      	cmp	r1, #12
 8003706:	d1fb      	bne.n	8003700 <HAL_TIM_IC_Stop_IT+0x14>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003708:	6802      	ldr	r2, [r0, #0]
 800370a:	2110      	movs	r1, #16
 800370c:	68d3      	ldr	r3, [r2, #12]
 800370e:	e002      	b.n	8003716 <HAL_TIM_IC_Stop_IT+0x2a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003710:	2102      	movs	r1, #2
 8003712:	6802      	ldr	r2, [r0, #0]
 8003714:	68d3      	ldr	r3, [r2, #12]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003716:	438b      	bics	r3, r1
 8003718:	e002      	b.n	8003720 <HAL_TIM_IC_Stop_IT+0x34>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800371a:	6822      	ldr	r2, [r4, #0]
 800371c:	68d3      	ldr	r3, [r2, #12]
 800371e:	43ab      	bics	r3, r5
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003720:	6826      	ldr	r6, [r4, #0]
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003722:	60d3      	str	r3, [r2, #12]
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003724:	0029      	movs	r1, r5
 8003726:	2200      	movs	r2, #0
 8003728:	0030      	movs	r0, r6
 800372a:	f7ff ff49 	bl	80035c0 <TIM_CCxChannelCmd>
    __HAL_TIM_DISABLE(htim);
 800372e:	6a32      	ldr	r2, [r6, #32]
 8003730:	4b12      	ldr	r3, [pc, #72]	@ (800377c <HAL_TIM_IC_Stop_IT+0x90>)
 8003732:	421a      	tst	r2, r3
 8003734:	d107      	bne.n	8003746 <HAL_TIM_IC_Stop_IT+0x5a>
 8003736:	6a32      	ldr	r2, [r6, #32]
 8003738:	4b11      	ldr	r3, [pc, #68]	@ (8003780 <HAL_TIM_IC_Stop_IT+0x94>)
 800373a:	421a      	tst	r2, r3
 800373c:	d103      	bne.n	8003746 <HAL_TIM_IC_Stop_IT+0x5a>
 800373e:	2201      	movs	r2, #1
 8003740:	6833      	ldr	r3, [r6, #0]
 8003742:	4393      	bics	r3, r2
 8003744:	6033      	str	r3, [r6, #0]
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003746:	2301      	movs	r3, #1
 8003748:	0022      	movs	r2, r4
 800374a:	2d00      	cmp	r5, #0
 800374c:	d105      	bne.n	800375a <HAL_TIM_IC_Stop_IT+0x6e>
 800374e:	323e      	adds	r2, #62	@ 0x3e
 8003750:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003752:	3444      	adds	r4, #68	@ 0x44
  switch (Channel)
 8003754:	2000      	movs	r0, #0
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003756:	7023      	strb	r3, [r4, #0]
 8003758:	e7d3      	b.n	8003702 <HAL_TIM_IC_Stop_IT+0x16>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800375a:	2d04      	cmp	r5, #4
 800375c:	d103      	bne.n	8003766 <HAL_TIM_IC_Stop_IT+0x7a>
 800375e:	323f      	adds	r2, #63	@ 0x3f
 8003760:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003762:	3445      	adds	r4, #69	@ 0x45
 8003764:	e7f6      	b.n	8003754 <HAL_TIM_IC_Stop_IT+0x68>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003766:	2d08      	cmp	r5, #8
 8003768:	d103      	bne.n	8003772 <HAL_TIM_IC_Stop_IT+0x86>
 800376a:	3240      	adds	r2, #64	@ 0x40
 800376c:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800376e:	3446      	adds	r4, #70	@ 0x46
 8003770:	e7f0      	b.n	8003754 <HAL_TIM_IC_Stop_IT+0x68>
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003772:	3241      	adds	r2, #65	@ 0x41
 8003774:	7013      	strb	r3, [r2, #0]
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003776:	3447      	adds	r4, #71	@ 0x47
 8003778:	e7ec      	b.n	8003754 <HAL_TIM_IC_Stop_IT+0x68>
 800377a:	46c0      	nop			@ (mov r8, r8)
 800377c:	00001111 	.word	0x00001111
 8003780:	00000444 	.word	0x00000444

08003784 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003784:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003786:	0004      	movs	r4, r0
 8003788:	2202      	movs	r2, #2
 800378a:	343c      	adds	r4, #60	@ 0x3c
 800378c:	7825      	ldrb	r5, [r4, #0]
{
 800378e:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8003790:	0010      	movs	r0, r2
 8003792:	2d01      	cmp	r5, #1
 8003794:	d01f      	beq.n	80037d6 <HAL_TIMEx_MasterConfigSynchronization+0x52>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003796:	001d      	movs	r5, r3
 8003798:	353d      	adds	r5, #61	@ 0x3d
 800379a:	702a      	strb	r2, [r5, #0]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800379c:	681a      	ldr	r2, [r3, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800379e:	4e0e      	ldr	r6, [pc, #56]	@ (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  tmpcr2 = htim->Instance->CR2;
 80037a0:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80037a2:	6890      	ldr	r0, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80037a4:	42b2      	cmp	r2, r6
 80037a6:	d103      	bne.n	80037b0 <HAL_TIMEx_MasterConfigSynchronization+0x2c>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80037a8:	4f0c      	ldr	r7, [pc, #48]	@ (80037dc <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80037aa:	403b      	ands	r3, r7
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80037ac:	684f      	ldr	r7, [r1, #4]
 80037ae:	433b      	orrs	r3, r7
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b0:	2770      	movs	r7, #112	@ 0x70
 80037b2:	43bb      	bics	r3, r7
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037b4:	680f      	ldr	r7, [r1, #0]
 80037b6:	433b      	orrs	r3, r7

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037b8:	6053      	str	r3, [r2, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037ba:	42b2      	cmp	r2, r6
 80037bc:	d002      	beq.n	80037c4 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80037be:	4b08      	ldr	r3, [pc, #32]	@ (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d104      	bne.n	80037ce <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037c4:	2380      	movs	r3, #128	@ 0x80
 80037c6:	4398      	bics	r0, r3
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037c8:	688b      	ldr	r3, [r1, #8]
 80037ca:	4318      	orrs	r0, r3

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037cc:	6090      	str	r0, [r2, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037ce:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80037d0:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80037d2:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80037d4:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80037d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80037d8:	40012c00 	.word	0x40012c00
 80037dc:	ff0fffff 	.word	0xff0fffff
 80037e0:	40000400 	.word	0x40000400

080037e4 <HAL_TIMEx_CommutCallback>:
/**
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
 80037e4:	4770      	bx	lr

080037e6 <HAL_TIMEx_BreakCallback>:
/**
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
 80037e6:	4770      	bx	lr

080037e8 <HAL_TIMEx_Break2Callback>:
/**
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
 80037e8:	4770      	bx	lr
	...

080037ec <QF_int_disable_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_disable_(void) {
__asm volatile (
 80037ec:	f3ef 8010 	mrs	r0, PRIMASK
 80037f0:	b672      	cpsid	i
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d100      	bne.n	80037f8 <QF_int_disable_error>
 80037f6:	4770      	bx	lr

080037f8 <QF_int_disable_error>:
 80037f8:	4801      	ldr	r0, [pc, #4]	@ (8003800 <QF_int_disable_error+0x8>)
 80037fa:	2164      	movs	r1, #100	@ 0x64
 80037fc:	4a01      	ldr	r2, [pc, #4]	@ (8003804 <QF_int_disable_error+0xc>)
 80037fe:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#100          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003800:	08006068 	.word	0x08006068
 8003804:	0800054d 	.word	0x0800054d

08003808 <QF_int_enable_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this interrupt management policy CANNOT nest.
__attribute__ ((naked, weak))
void QF_int_enable_(void) {
__asm volatile (
 8003808:	f3ef 8010 	mrs	r0, PRIMASK
 800380c:	2800      	cmp	r0, #0
 800380e:	d001      	beq.n	8003814 <QF_int_enable_error>
 8003810:	b662      	cpsie	i
 8003812:	4770      	bx	lr

08003814 <QF_int_enable_error>:
 8003814:	4801      	ldr	r0, [pc, #4]	@ (800381c <QF_int_enable_error+0x8>)
 8003816:	2165      	movs	r1, #101	@ 0x65
 8003818:	4a01      	ldr	r2, [pc, #4]	@ (8003820 <QF_int_enable_error+0xc>)
 800381a:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#101          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 800381c:	08006068 	.word	0x08006068
 8003820:	0800054d 	.word	0x0800054d

08003824 <QF_crit_entry_>:
// Additionally, the function also asserts that the interrupts are
// NOT disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_entry_(void) {
__asm volatile (
 8003824:	f3ef 8010 	mrs	r0, PRIMASK
 8003828:	b672      	cpsid	i
 800382a:	2800      	cmp	r0, #0
 800382c:	d100      	bne.n	8003830 <QF_crit_entry_error>
 800382e:	4770      	bx	lr

08003830 <QF_crit_entry_error>:
 8003830:	4801      	ldr	r0, [pc, #4]	@ (8003838 <QF_crit_entry_error+0x8>)
 8003832:	216e      	movs	r1, #110	@ 0x6e
 8003834:	4a01      	ldr	r2, [pc, #4]	@ (800383c <QF_crit_entry_error+0xc>)
 8003836:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#110          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003838:	08006068 	.word	0x08006068
 800383c:	0800054d 	.word	0x0800054d

08003840 <QF_crit_exit_>:
// Additionally, the function also asserts that the interrupts ARE
// disabled upon the entry to the function, which means that
// this critical section CANNOT nest.
__attribute__ ((naked, weak))
void QF_crit_exit_(void) {
__asm volatile (
 8003840:	f3ef 8010 	mrs	r0, PRIMASK
 8003844:	2800      	cmp	r0, #0
 8003846:	d001      	beq.n	800384c <QF_crit_exit_error>
 8003848:	b662      	cpsie	i
 800384a:	4770      	bx	lr

0800384c <QF_crit_exit_error>:
 800384c:	4801      	ldr	r0, [pc, #4]	@ (8003854 <QF_crit_exit_error+0x8>)
 800384e:	216f      	movs	r1, #111	@ 0x6f
 8003850:	4a01      	ldr	r2, [pc, #4]	@ (8003858 <QF_crit_exit_error+0xc>)
 8003852:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOVS    r1,#111          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 8003854:	08006068 	.word	0x08006068
 8003858:	0800054d 	.word	0x0800054d

0800385c <QK_init>:
    }

#endif                  //--------- use BASEPRI for critical section

    // SCB_SYSPRI[2]: PendSV set to priority 0xFF (lowest)
    SCB_SYSPRI[2] = (SCB_SYSPRI[2] | (0xFFU << 16U));
 800385c:	23ff      	movs	r3, #255	@ 0xff
 800385e:	4a03      	ldr	r2, [pc, #12]	@ (800386c <QK_init+0x10>)
 8003860:	041b      	lsls	r3, r3, #16
 8003862:	6811      	ldr	r1, [r2, #0]
 8003864:	430b      	orrs	r3, r1
 8003866:	6013      	str	r3, [r2, #0]
    SCB_CPACR = (SCB_CPACR | ((3UL << 20U) | (3UL << 22U)));

    // FPU automatic state preservation (ASPEN) lazy stacking (LSPEN)
    FPU_FPCCR = (FPU_FPCCR | (1U << 30U) | (1U << 31U));
#endif                  //--------- VFP available
}
 8003868:	4770      	bx	lr
 800386a:	46c0      	nop			@ (mov r8, r8)
 800386c:	e000ed20 	.word	0xe000ed20

08003870 <PendSV_Handler>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
void PendSV_Handler(void) {
__asm volatile (
 8003870:	b501      	push	{r0, lr}
 8003872:	4808      	ldr	r0, [pc, #32]	@ (8003894 <PendSV_Handler+0x24>)
 8003874:	4780      	blx	r0
 8003876:	4a08      	ldr	r2, [pc, #32]	@ (8003898 <PendSV_Handler+0x28>)
 8003878:	2101      	movs	r1, #1
 800387a:	06c9      	lsls	r1, r1, #27
 800387c:	6011      	str	r1, [r2, #0]
 800387e:	08cb      	lsrs	r3, r1, #3
 8003880:	4a06      	ldr	r2, [pc, #24]	@ (800389c <PendSV_Handler+0x2c>)
 8003882:	3a01      	subs	r2, #1
 8003884:	4906      	ldr	r1, [pc, #24]	@ (80038a0 <PendSV_Handler+0x30>)
 8003886:	b088      	sub	sp, #32
 8003888:	a805      	add	r0, sp, #20
 800388a:	c00e      	stmia	r0!, {r1, r2, r3}
 800388c:	2006      	movs	r0, #6
 800388e:	43c0      	mvns	r0, r0
 8003890:	4700      	bx	r0
#if (__ARM_ARCH != 6)   //--------- if ARMv7-M and higher...
    "  DSB                      \n" // ARM Erratum 838869
#endif                  //--------- ARMv7-M and higher
    "  BX      r0               \n" // exception-return to the QK activator
    );
}
 8003892:	0000      	.short	0x0000
 8003894:	080037ed 	.word	0x080037ed
 8003898:	e000ed04 	.word	0xe000ed04
 800389c:	0800426d 	.word	0x0800426d
 80038a0:	080038a5 	.word	0x080038a5

080038a4 <QK_thread_ret>:
// The inline GNU assembler does not accept mnemonics MOVS, LSRS and ADDS,
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, used))
void QK_thread_ret(void) {
    __asm volatile (
 80038a4:	4804      	ldr	r0, [pc, #16]	@ (80038b8 <QK_thread_ret+0x14>)
 80038a6:	2101      	movs	r1, #1
 80038a8:	07c9      	lsls	r1, r1, #31
 80038aa:	6001      	str	r1, [r0, #0]
 80038ac:	4803      	ldr	r0, [pc, #12]	@ (80038bc <QK_thread_ret+0x18>)
 80038ae:	4780      	blx	r0
 80038b0:	4803      	ldr	r0, [pc, #12]	@ (80038c0 <QK_thread_ret+0x1c>)
 80038b2:	2179      	movs	r1, #121	@ 0x79
 80038b4:	4a03      	ldr	r2, [pc, #12]	@ (80038c4 <QK_thread_ret+0x20>)
 80038b6:	4710      	bx	r2
    "  LDR     r0,=QF_port_module_ \n"
    "  MOV     r1,#121          \n"
    "  LDR     r2,=Q_onError    \n"
    "  BX      r2               \n"
    );
}
 80038b8:	e000ed04 	.word	0xe000ed04
 80038bc:	080037ed 	.word	0x080037ed
 80038c0:	08006068 	.word	0x08006068
 80038c4:	0800054d 	.word	0x0800054d

080038c8 <NMI_Handler>:
#else                   //--------- IRQ NOT defined, use the NMI (default)

// NOTE: The NMI_Handler() is entered with interrupts still DISABLED!
__attribute__ ((naked))
void NMI_Handler(void) {
__asm volatile (
 80038c8:	b008      	add	sp, #32
 80038ca:	4801      	ldr	r0, [pc, #4]	@ (80038d0 <NMI_Handler+0x8>)
 80038cc:	4780      	blx	r0
 80038ce:	bd01      	pop	{r0, pc}
    // it is NOT used to used to return from the exception. (See POP {r0,pc})
#endif                  //--------- interrupt disabling with PRIMASK
    "  POP     {r0,pc}          \n" // pop stack aligner and EXC_RETURN to pc
    );
    // NOTE: this causes exception-return to the preempted *thread* context
}
 80038d0:	08003809 	.word	0x08003809

080038d4 <QF_qlog2>:
// but for ARMv6-M the mnemonics MOV, LSR and ADD always set the condition
// flags in the PSR.
__attribute__ ((naked, optimize("-fno-stack-protector")))
uint_fast8_t QF_qlog2(uint32_t x) {
    Q_UNUSED_PAR(x);
__asm volatile (
 80038d4:	2100      	movs	r1, #0
 80038d6:	0c02      	lsrs	r2, r0, #16
 80038d8:	d001      	beq.n	80038de <QF_qlog2_1>
 80038da:	2110      	movs	r1, #16
 80038dc:	1c10      	adds	r0, r2, #0

080038de <QF_qlog2_1>:
 80038de:	0a02      	lsrs	r2, r0, #8
 80038e0:	d001      	beq.n	80038e6 <QF_qlog2_2>
 80038e2:	3108      	adds	r1, #8
 80038e4:	1c10      	adds	r0, r2, #0

080038e6 <QF_qlog2_2>:
 80038e6:	0902      	lsrs	r2, r0, #4
 80038e8:	d001      	beq.n	80038ee <QF_qlog2_3>
 80038ea:	3104      	adds	r1, #4
 80038ec:	1c10      	adds	r0, r2, #0

080038ee <QF_qlog2_3>:
 80038ee:	4a06      	ldr	r2, [pc, #24]	@ (8003908 <QF_qlog2_LUT+0x10>)
 80038f0:	5c10      	ldrb	r0, [r2, r0]
 80038f2:	1808      	adds	r0, r1, r0
 80038f4:	4770      	bx	lr
 80038f6:	46c0      	nop			@ (mov r8, r8)

080038f8 <QF_qlog2_LUT>:
 80038f8:	02020100 	.word	0x02020100
 80038fc:	03030303 	.word	0x03030303
 8003900:	04040404 	.word	0x04040404
 8003904:	04040404 	.word	0x04040404
    "  BX      lr               \n"
    "  .align                   \n"
    "QF_qlog2_LUT:              \n"
    "  .byte 0, 1, 2, 2, 3, 3, 3, 3, 4, 4, 4, 4, 4, 4, 4, 4"
    );
}
 8003908:	080038f8 	.word	0x080038f8

0800390c <QHsm_top>:
QState QHsm_top(QHsm const * const me, QEvt const * const e) {
    // the top state handler implementation
    Q_UNUSED_PAR(me);
    Q_UNUSED_PAR(e);
    return Q_RET_IGNORED; // the top state ignores all events
}
 800390c:	2005      	movs	r0, #5
 800390e:	4770      	bx	lr

08003910 <QHsm_getStateHandler_>:
//............................................................................
//! @private @memberof QHsm
QStateHandler QHsm_getStateHandler_(QAsm const * const me) {
    // NOTE: this function does NOT apply critical section, so it can
    // be safely called from an already established critical section.
    return me->state.fun;
 8003910:	6840      	ldr	r0, [r0, #4]
}
 8003912:	4770      	bx	lr

08003914 <QHsm_isIn_>:
    Q_INVARIANT_LOCAL(700,
 8003914:	6882      	ldr	r2, [r0, #8]
 8003916:	6843      	ldr	r3, [r0, #4]
 8003918:	43d2      	mvns	r2, r2
{
 800391a:	b570      	push	{r4, r5, r6, lr}
 800391c:	0004      	movs	r4, r0
 800391e:	000d      	movs	r5, r1
    Q_INVARIANT_LOCAL(700,
 8003920:	4293      	cmp	r3, r2
 8003922:	d006      	beq.n	8003932 <QHsm_isIn_+0x1e>
 8003924:	f7ff ff7e 	bl	8003824 <QF_crit_entry_>
 8003928:	21af      	movs	r1, #175	@ 0xaf
 800392a:	4809      	ldr	r0, [pc, #36]	@ (8003950 <QHsm_isIn_+0x3c>)
 800392c:	0089      	lsls	r1, r1, #2
 800392e:	f7fc fe0d 	bl	800054c <Q_onError>
        if (s == stateHndl) { // do the states match?
 8003932:	42ab      	cmp	r3, r5
 8003934:	d00a      	beq.n	800394c <QHsm_isIn_+0x38>
        r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003936:	0020      	movs	r0, r4
 8003938:	4906      	ldr	r1, [pc, #24]	@ (8003954 <QHsm_isIn_+0x40>)
 800393a:	4798      	blx	r3
        s = me->temp.fun;
 800393c:	68a3      	ldr	r3, [r4, #8]
    } while (r == Q_RET_SUPER);
 800393e:	2800      	cmp	r0, #0
 8003940:	d0f7      	beq.n	8003932 <QHsm_isIn_+0x1e>
    bool inState = false; // assume that this HSM is NOT in 'stateHndl'
 8003942:	2000      	movs	r0, #0
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003944:	6863      	ldr	r3, [r4, #4]
 8003946:	43db      	mvns	r3, r3
 8003948:	60a3      	str	r3, [r4, #8]
}
 800394a:	bd70      	pop	{r4, r5, r6, pc}
            inState = true;  // 'true' means that match found
 800394c:	2001      	movs	r0, #1
 800394e:	e7f9      	b.n	8003944 <QHsm_isIn_+0x30>
 8003950:	080060a0 	.word	0x080060a0
 8003954:	08006080 	.word	0x08006080

08003958 <QHsm_enter_target_.isra.0>:
static void QHsm_enter_target_(QAsm * const me,
 8003958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800395a:	0004      	movs	r4, r0
 800395c:	000e      	movs	r6, r1
 800395e:	0015      	movs	r5, r2
    for (; ip >= 0; --ip) {
 8003960:	2d00      	cmp	r5, #0
 8003962:	da06      	bge.n	8003972 <QHsm_enter_target_.isra.0+0x1a>
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003964:	0020      	movs	r0, r4
        t = path[0]; // tran. target becomes the new source
 8003966:	6837      	ldr	r7, [r6, #0]
    while ((*t)(me, &l_resEvt_[Q_INIT_SIG]) == Q_RET_TRAN) { // tran. taken?
 8003968:	491b      	ldr	r1, [pc, #108]	@ (80039d8 <QHsm_enter_target_.isra.0+0x80>)
 800396a:	47b8      	blx	r7
 800396c:	2803      	cmp	r0, #3
 800396e:	d007      	beq.n	8003980 <QHsm_enter_target_.isra.0+0x28>
}
 8003970:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 8003972:	00ab      	lsls	r3, r5, #2
 8003974:	0020      	movs	r0, r4
 8003976:	4919      	ldr	r1, [pc, #100]	@ (80039dc <QHsm_enter_target_.isra.0+0x84>)
 8003978:	58f3      	ldr	r3, [r6, r3]
 800397a:	4798      	blx	r3
    for (; ip >= 0; --ip) {
 800397c:	3d01      	subs	r5, #1
 800397e:	e7ef      	b.n	8003960 <QHsm_enter_target_.isra.0+0x8>
        Q_ASSERT_LOCAL(650, me->temp.fun != Q_STATE_CAST(0));
 8003980:	68a3      	ldr	r3, [r4, #8]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d105      	bne.n	8003992 <QHsm_enter_target_.isra.0+0x3a>
 8003986:	f7ff ff4d 	bl	8003824 <QF_crit_entry_>
 800398a:	4815      	ldr	r0, [pc, #84]	@ (80039e0 <QHsm_enter_target_.isra.0+0x88>)
 800398c:	4915      	ldr	r1, [pc, #84]	@ (80039e4 <QHsm_enter_target_.isra.0+0x8c>)
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 800398e:	f7fc fddd 	bl	800054c <Q_onError>
        ip = -1; // entry path index and fixed loop bound (one below [0])
 8003992:	2501      	movs	r5, #1
 8003994:	426d      	negs	r5, r5
            ++ip;
 8003996:	3501      	adds	r5, #1
            Q_INVARIANT_LOCAL(660, ip < QHSM_MAX_NEST_DEPTH_);
 8003998:	2d06      	cmp	r5, #6
 800399a:	d105      	bne.n	80039a8 <QHsm_enter_target_.isra.0+0x50>
 800399c:	f7ff ff42 	bl	8003824 <QF_crit_entry_>
 80039a0:	21a5      	movs	r1, #165	@ 0xa5
 80039a2:	480f      	ldr	r0, [pc, #60]	@ (80039e0 <QHsm_enter_target_.isra.0+0x88>)
 80039a4:	0089      	lsls	r1, r1, #2
 80039a6:	e7f2      	b.n	800398e <QHsm_enter_target_.isra.0+0x36>
            path[ip] = me->temp.fun; // store the entry path
 80039a8:	68a3      	ldr	r3, [r4, #8]
 80039aa:	00aa      	lsls	r2, r5, #2
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80039ac:	0020      	movs	r0, r4
 80039ae:	490e      	ldr	r1, [pc, #56]	@ (80039e8 <QHsm_enter_target_.isra.0+0x90>)
            path[ip] = me->temp.fun; // store the entry path
 80039b0:	50b3      	str	r3, [r6, r2]
            QState const r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 80039b2:	4798      	blx	r3
            Q_ASSERT_LOCAL(680, r == Q_RET_SUPER);
 80039b4:	2800      	cmp	r0, #0
 80039b6:	d004      	beq.n	80039c2 <QHsm_enter_target_.isra.0+0x6a>
 80039b8:	f7ff ff34 	bl	8003824 <QF_crit_entry_>
 80039bc:	21aa      	movs	r1, #170	@ 0xaa
 80039be:	4808      	ldr	r0, [pc, #32]	@ (80039e0 <QHsm_enter_target_.isra.0+0x88>)
 80039c0:	e7f0      	b.n	80039a4 <QHsm_enter_target_.isra.0+0x4c>
        } while (me->temp.fun != t); //loop as long as tran.target not reached
 80039c2:	68a3      	ldr	r3, [r4, #8]
 80039c4:	42bb      	cmp	r3, r7
 80039c6:	d1e6      	bne.n	8003996 <QHsm_enter_target_.isra.0+0x3e>
            if ((*path[ip])(me, &l_resEvt_[Q_ENTRY_SIG]) == Q_RET_HANDLED) {
 80039c8:	00ab      	lsls	r3, r5, #2
 80039ca:	0020      	movs	r0, r4
 80039cc:	4903      	ldr	r1, [pc, #12]	@ (80039dc <QHsm_enter_target_.isra.0+0x84>)
 80039ce:	58f3      	ldr	r3, [r6, r3]
 80039d0:	4798      	blx	r3
        for (; ip >= 0; --ip) {
 80039d2:	3d01      	subs	r5, #1
 80039d4:	d2f8      	bcs.n	80039c8 <QHsm_enter_target_.isra.0+0x70>
 80039d6:	e7c5      	b.n	8003964 <QHsm_enter_target_.isra.0+0xc>
 80039d8:	08006098 	.word	0x08006098
 80039dc:	08006088 	.word	0x08006088
 80039e0:	080060a0 	.word	0x080060a0
 80039e4:	0000028a 	.word	0x0000028a
 80039e8:	08006080 	.word	0x08006080

080039ec <QHsm_init_>:
{
 80039ec:	b570      	push	{r4, r5, r6, lr}
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 80039ee:	6843      	ldr	r3, [r0, #4]
 80039f0:	4e24      	ldr	r6, [pc, #144]	@ (8003a84 <QHsm_init_+0x98>)
{
 80039f2:	0004      	movs	r4, r0
 80039f4:	b086      	sub	sp, #24
    Q_REQUIRE_LOCAL(200, s == Q_STATE_CAST(&QHsm_top));
 80039f6:	42b3      	cmp	r3, r6
 80039f8:	d005      	beq.n	8003a06 <QHsm_init_+0x1a>
 80039fa:	f7ff ff13 	bl	8003824 <QF_crit_entry_>
 80039fe:	21c8      	movs	r1, #200	@ 0xc8
 8003a00:	4821      	ldr	r0, [pc, #132]	@ (8003a88 <QHsm_init_+0x9c>)
    Q_REQUIRE_LOCAL(210, me->temp.fun != Q_STATE_CAST(0));
 8003a02:	f7fc fda3 	bl	800054c <Q_onError>
 8003a06:	6883      	ldr	r3, [r0, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d104      	bne.n	8003a16 <QHsm_init_+0x2a>
 8003a0c:	f7ff ff0a 	bl	8003824 <QF_crit_entry_>
 8003a10:	21d2      	movs	r1, #210	@ 0xd2
 8003a12:	481d      	ldr	r0, [pc, #116]	@ (8003a88 <QHsm_init_+0x9c>)
 8003a14:	e7f5      	b.n	8003a02 <QHsm_init_+0x16>
    QState const r = (*me->temp.fun)(me, Q_EVT_CAST(QEvt));
 8003a16:	4798      	blx	r3
    Q_ASSERT_LOCAL(240, r == Q_RET_TRAN);
 8003a18:	2803      	cmp	r0, #3
 8003a1a:	d004      	beq.n	8003a26 <QHsm_init_+0x3a>
 8003a1c:	f7ff ff02 	bl	8003824 <QF_crit_entry_>
 8003a20:	21f0      	movs	r1, #240	@ 0xf0
 8003a22:	4819      	ldr	r0, [pc, #100]	@ (8003a88 <QHsm_init_+0x9c>)
 8003a24:	e7ed      	b.n	8003a02 <QHsm_init_+0x16>
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003a26:	2501      	movs	r5, #1
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003a28:	68a3      	ldr	r3, [r4, #8]
    int_fast8_t ip = -1; // path index & fixed loop bound (one below [0])
 8003a2a:	426d      	negs	r5, r5
    Q_ASSERT_LOCAL(250, me->temp.fun != Q_STATE_CAST(0));
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d104      	bne.n	8003a3a <QHsm_init_+0x4e>
 8003a30:	f7ff fef8 	bl	8003824 <QF_crit_entry_>
 8003a34:	21fa      	movs	r1, #250	@ 0xfa
 8003a36:	4814      	ldr	r0, [pc, #80]	@ (8003a88 <QHsm_init_+0x9c>)
 8003a38:	e7e3      	b.n	8003a02 <QHsm_init_+0x16>
        ++ip;
 8003a3a:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(260, ip < QHSM_MAX_NEST_DEPTH_);
 8003a3c:	2d06      	cmp	r5, #6
 8003a3e:	d105      	bne.n	8003a4c <QHsm_init_+0x60>
 8003a40:	f7ff fef0 	bl	8003824 <QF_crit_entry_>
 8003a44:	2182      	movs	r1, #130	@ 0x82
 8003a46:	4810      	ldr	r0, [pc, #64]	@ (8003a88 <QHsm_init_+0x9c>)
        Q_ASSERT_LOCAL(270, me->temp.fun != Q_STATE_CAST(0));
 8003a48:	0049      	lsls	r1, r1, #1
 8003a4a:	e7da      	b.n	8003a02 <QHsm_init_+0x16>
 8003a4c:	68a3      	ldr	r3, [r4, #8]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d104      	bne.n	8003a5c <QHsm_init_+0x70>
 8003a52:	f7ff fee7 	bl	8003824 <QF_crit_entry_>
 8003a56:	2187      	movs	r1, #135	@ 0x87
 8003a58:	480b      	ldr	r0, [pc, #44]	@ (8003a88 <QHsm_init_+0x9c>)
 8003a5a:	e7f5      	b.n	8003a48 <QHsm_init_+0x5c>
        path[ip] = me->temp.fun; // store the entry path
 8003a5c:	4669      	mov	r1, sp
 8003a5e:	00aa      	lsls	r2, r5, #2
 8003a60:	5053      	str	r3, [r2, r1]
        (void)(*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003a62:	0020      	movs	r0, r4
 8003a64:	4909      	ldr	r1, [pc, #36]	@ (8003a8c <QHsm_init_+0xa0>)
 8003a66:	4798      	blx	r3
    } while (me->temp.fun != s);
 8003a68:	68a3      	ldr	r3, [r4, #8]
 8003a6a:	42b3      	cmp	r3, r6
 8003a6c:	d1e5      	bne.n	8003a3a <QHsm_init_+0x4e>
    QHsm_enter_target_(me, &path[0], ip, qsId);
 8003a6e:	002a      	movs	r2, r5
 8003a70:	4669      	mov	r1, sp
 8003a72:	0020      	movs	r0, r4
 8003a74:	f7ff ff70 	bl	8003958 <QHsm_enter_target_.isra.0>
    me->state.fun = path[0]; // change the current active state
 8003a78:	9b00      	ldr	r3, [sp, #0]
 8003a7a:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	60a3      	str	r3, [r4, #8]
}
 8003a80:	b006      	add	sp, #24
 8003a82:	bd70      	pop	{r4, r5, r6, pc}
 8003a84:	0800390d 	.word	0x0800390d
 8003a88:	080060a0 	.word	0x080060a0
 8003a8c:	08006080 	.word	0x08006080

08003a90 <QHsm_dispatch_>:
    Q_INVARIANT_LOCAL(300,
 8003a90:	6883      	ldr	r3, [r0, #8]
{
 8003a92:	b5f0      	push	{r4, r5, r6, r7, lr}
    Q_INVARIANT_LOCAL(300,
 8003a94:	43db      	mvns	r3, r3
 8003a96:	6842      	ldr	r2, [r0, #4]
{
 8003a98:	0004      	movs	r4, r0
 8003a9a:	000f      	movs	r7, r1
 8003a9c:	b08b      	sub	sp, #44	@ 0x2c
    Q_INVARIANT_LOCAL(300,
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	d006      	beq.n	8003ab0 <QHsm_dispatch_+0x20>
 8003aa2:	f7ff febf 	bl	8003824 <QF_crit_entry_>
 8003aa6:	2196      	movs	r1, #150	@ 0x96
 8003aa8:	485f      	ldr	r0, [pc, #380]	@ (8003c28 <QHsm_dispatch_+0x198>)
    Q_REQUIRE_LOCAL(310, e != (QEvt *)0);
 8003aaa:	0049      	lsls	r1, r1, #1
 8003aac:	f7fc fd4e 	bl	800054c <Q_onError>
 8003ab0:	2900      	cmp	r1, #0
 8003ab2:	d104      	bne.n	8003abe <QHsm_dispatch_+0x2e>
 8003ab4:	f7ff feb6 	bl	8003824 <QF_crit_entry_>
 8003ab8:	219b      	movs	r1, #155	@ 0x9b
 8003aba:	485b      	ldr	r0, [pc, #364]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003abc:	e7f5      	b.n	8003aaa <QHsm_dispatch_+0x1a>
    int_fast8_t ip = QHSM_MAX_NEST_DEPTH_; // path index & fixed loop bound
 8003abe:	2506      	movs	r5, #6
    me->temp.fun = s;
 8003ac0:	6082      	str	r2, [r0, #8]
        Q_INVARIANT_LOCAL(340, ip >= 0);
 8003ac2:	3d01      	subs	r5, #1
 8003ac4:	d204      	bcs.n	8003ad0 <QHsm_dispatch_+0x40>
 8003ac6:	f7ff fead 	bl	8003824 <QF_crit_entry_>
 8003aca:	21aa      	movs	r1, #170	@ 0xaa
 8003acc:	4856      	ldr	r0, [pc, #344]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003ace:	e7ec      	b.n	8003aaa <QHsm_dispatch_+0x1a>
        s = me->temp.fun; // set s to the superstate set previously
 8003ad0:	68a6      	ldr	r6, [r4, #8]
        path[ip] = s; // store the path to potential tran. source
 8003ad2:	00ab      	lsls	r3, r5, #2
 8003ad4:	aa04      	add	r2, sp, #16
        r = (*s)(me, e); // try to handle event e in state s
 8003ad6:	0039      	movs	r1, r7
 8003ad8:	0020      	movs	r0, r4
        path[ip] = s; // store the path to potential tran. source
 8003ada:	509e      	str	r6, [r3, r2]
        r = (*s)(me, e); // try to handle event e in state s
 8003adc:	47b0      	blx	r6
        if (r == Q_RET_UNHANDLED) { // unhandled due to a guard?
 8003ade:	2801      	cmp	r0, #1
 8003ae0:	d102      	bne.n	8003ae8 <QHsm_dispatch_+0x58>
            r = (*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003ae2:	0020      	movs	r0, r4
 8003ae4:	4951      	ldr	r1, [pc, #324]	@ (8003c2c <QHsm_dispatch_+0x19c>)
 8003ae6:	47b0      	blx	r6
    } while (r == Q_RET_SUPER); // loop as long as superstate returned
 8003ae8:	2800      	cmp	r0, #0
 8003aea:	d0ea      	beq.n	8003ac2 <QHsm_dispatch_+0x32>
    if (r == Q_RET_IGNORED) { // was event e ignored?
 8003aec:	2805      	cmp	r0, #5
 8003aee:	d021      	beq.n	8003b34 <QHsm_dispatch_+0xa4>
    else if (r == Q_RET_HANDLED) { // did the last handler handle event e?
 8003af0:	2802      	cmp	r0, #2
 8003af2:	d01f      	beq.n	8003b34 <QHsm_dispatch_+0xa4>
    else if ((r == Q_RET_TRAN) || (r == Q_RET_TRAN_HIST)) { // tran. taken?
 8003af4:	3803      	subs	r0, #3
 8003af6:	2801      	cmp	r0, #1
 8003af8:	d900      	bls.n	8003afc <QHsm_dispatch_+0x6c>
 8003afa:	e08f      	b.n	8003c1c <QHsm_dispatch_+0x18c>
        Q_ASSERT_LOCAL(350, me->temp.fun != Q_STATE_CAST(0));
 8003afc:	68a3      	ldr	r3, [r4, #8]
 8003afe:	9302      	str	r3, [sp, #8]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d104      	bne.n	8003b0e <QHsm_dispatch_+0x7e>
 8003b04:	f7ff fe8e 	bl	8003824 <QF_crit_entry_>
 8003b08:	21af      	movs	r1, #175	@ 0xaf
 8003b0a:	4847      	ldr	r0, [pc, #284]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003b0c:	e7cd      	b.n	8003aaa <QHsm_dispatch_+0x1a>
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003b0e:	2705      	movs	r7, #5
        path[0] = me->temp.fun; // save tran. target in path[0]
 8003b10:	9b02      	ldr	r3, [sp, #8]
 8003b12:	9304      	str	r3, [sp, #16]
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003b14:	42bd      	cmp	r5, r7
 8003b16:	d112      	bne.n	8003b3e <QHsm_dispatch_+0xae>
    if (s == t) {
 8003b18:	9b02      	ldr	r3, [sp, #8]
        path[2] = s; // save tran. source
 8003b1a:	9606      	str	r6, [sp, #24]
    if (s == t) {
 8003b1c:	429e      	cmp	r6, r3
 8003b1e:	d116      	bne.n	8003b4e <QHsm_dispatch_+0xbe>
        if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003b20:	0020      	movs	r0, r4
 8003b22:	4943      	ldr	r1, [pc, #268]	@ (8003c30 <QHsm_dispatch_+0x1a0>)
 8003b24:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003b26:	2200      	movs	r2, #0
        QHsm_enter_target_(me, &path[0], ip, qsId);
 8003b28:	0020      	movs	r0, r4
 8003b2a:	a904      	add	r1, sp, #16
 8003b2c:	f7ff ff14 	bl	8003958 <QHsm_enter_target_.isra.0>
        me->state.fun = path[0]; // change the current active state
 8003b30:	9b04      	ldr	r3, [sp, #16]
 8003b32:	6063      	str	r3, [r4, #4]
    me->temp.uint = QP_DIS_UPDATE(uintptr_t, me->state.uint);
 8003b34:	6863      	ldr	r3, [r4, #4]
 8003b36:	43db      	mvns	r3, r3
 8003b38:	60a3      	str	r3, [r4, #8]
}
 8003b3a:	b00b      	add	sp, #44	@ 0x2c
 8003b3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
            if ((*path[iq])(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003b3e:	00bb      	lsls	r3, r7, #2
 8003b40:	aa04      	add	r2, sp, #16
 8003b42:	0020      	movs	r0, r4
 8003b44:	493a      	ldr	r1, [pc, #232]	@ (8003c30 <QHsm_dispatch_+0x1a0>)
 8003b46:	58d3      	ldr	r3, [r2, r3]
 8003b48:	4798      	blx	r3
        for (int_fast8_t iq = QHSM_MAX_NEST_DEPTH_ - 1; iq > ip; --iq) {
 8003b4a:	3f01      	subs	r7, #1
 8003b4c:	e7e2      	b.n	8003b14 <QHsm_dispatch_+0x84>
        QState const r =(*t)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003b4e:	4b37      	ldr	r3, [pc, #220]	@ (8003c2c <QHsm_dispatch_+0x19c>)
 8003b50:	0020      	movs	r0, r4
 8003b52:	0019      	movs	r1, r3
 8003b54:	9303      	str	r3, [sp, #12]
 8003b56:	9b02      	ldr	r3, [sp, #8]
 8003b58:	4798      	blx	r3
 8003b5a:	1e05      	subs	r5, r0, #0
        Q_ASSERT_LOCAL(440, r == Q_RET_SUPER);
 8003b5c:	d004      	beq.n	8003b68 <QHsm_dispatch_+0xd8>
 8003b5e:	f7ff fe61 	bl	8003824 <QF_crit_entry_>
 8003b62:	21dc      	movs	r1, #220	@ 0xdc
 8003b64:	4830      	ldr	r0, [pc, #192]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003b66:	e7a0      	b.n	8003aaa <QHsm_dispatch_+0x1a>
        Q_ASSERT_LOCAL(450, me->temp.fun != Q_STATE_CAST(0));
 8003b68:	68a7      	ldr	r7, [r4, #8]
 8003b6a:	2f00      	cmp	r7, #0
 8003b6c:	d104      	bne.n	8003b78 <QHsm_dispatch_+0xe8>
 8003b6e:	f7ff fe59 	bl	8003824 <QF_crit_entry_>
 8003b72:	21e1      	movs	r1, #225	@ 0xe1
 8003b74:	482c      	ldr	r0, [pc, #176]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003b76:	e798      	b.n	8003aaa <QHsm_dispatch_+0x1a>
        if (s != t) {
 8003b78:	42be      	cmp	r6, r7
 8003b7a:	d0d4      	beq.n	8003b26 <QHsm_dispatch_+0x96>
            (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003b7c:	0020      	movs	r0, r4
 8003b7e:	9903      	ldr	r1, [sp, #12]
 8003b80:	47b0      	blx	r6
            if (me->temp.fun == t) {
 8003b82:	68a3      	ldr	r3, [r4, #8]
 8003b84:	9301      	str	r3, [sp, #4]
 8003b86:	429f      	cmp	r7, r3
 8003b88:	d0ca      	beq.n	8003b20 <QHsm_dispatch_+0x90>
            else if (me->temp.fun == path[0]) {
 8003b8a:	9b02      	ldr	r3, [sp, #8]
 8003b8c:	9a01      	ldr	r2, [sp, #4]
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d105      	bne.n	8003b9e <QHsm_dispatch_+0x10e>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003b92:	0020      	movs	r0, r4
 8003b94:	4926      	ldr	r1, [pc, #152]	@ (8003c30 <QHsm_dispatch_+0x1a0>)
 8003b96:	47b0      	blx	r6
        ip = QHsm_tran_simple_(me, &path[0], qsId); // try simple tran. first
 8003b98:	2201      	movs	r2, #1
 8003b9a:	4252      	negs	r2, r2
 8003b9c:	e7c4      	b.n	8003b28 <QHsm_dispatch_+0x98>
                path[1] = t; // save the superstate of target
 8003b9e:	9705      	str	r7, [sp, #20]
    me->temp.fun = path[1];                // target->super
 8003ba0:	60a7      	str	r7, [r4, #8]
        ++ip;
 8003ba2:	3501      	adds	r5, #1
        Q_INVARIANT_LOCAL(540, ip < QHSM_MAX_NEST_DEPTH_);
 8003ba4:	2d06      	cmp	r5, #6
 8003ba6:	d105      	bne.n	8003bb4 <QHsm_dispatch_+0x124>
 8003ba8:	f7ff fe3c 	bl	8003824 <QF_crit_entry_>
 8003bac:	2187      	movs	r1, #135	@ 0x87
 8003bae:	481e      	ldr	r0, [pc, #120]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003bb0:	0089      	lsls	r1, r1, #2
 8003bb2:	e77b      	b.n	8003aac <QHsm_dispatch_+0x1c>
        path[ip] = me->temp.fun; // store temp in the entry path array
 8003bb4:	68a3      	ldr	r3, [r4, #8]
 8003bb6:	00aa      	lsls	r2, r5, #2
 8003bb8:	a904      	add	r1, sp, #16
 8003bba:	508b      	str	r3, [r1, r2]
        r = (*me->temp.fun)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003bbc:	0020      	movs	r0, r4
 8003bbe:	9903      	ldr	r1, [sp, #12]
 8003bc0:	4798      	blx	r3
        if (me->temp.fun == s) { // is temp the LCA?
 8003bc2:	68a3      	ldr	r3, [r4, #8]
 8003bc4:	429e      	cmp	r6, r3
 8003bc6:	d027      	beq.n	8003c18 <QHsm_dispatch_+0x188>
    } while (r == Q_RET_SUPER); // loop as long as superstate reached
 8003bc8:	2800      	cmp	r0, #0
 8003bca:	d0ea      	beq.n	8003ba2 <QHsm_dispatch_+0x112>
        (void)(*s)(me, &l_resEvt_[Q_EXIT_SIG]);
 8003bcc:	4f18      	ldr	r7, [pc, #96]	@ (8003c30 <QHsm_dispatch_+0x1a0>)
 8003bce:	0020      	movs	r0, r4
 8003bd0:	0039      	movs	r1, r7
 8003bd2:	47b0      	blx	r6
        iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003bd4:	002a      	movs	r2, r5
            if (s == path[iq]) { // is this the LCA?
 8003bd6:	0093      	lsls	r3, r2, #2
 8003bd8:	a904      	add	r1, sp, #16
 8003bda:	58cb      	ldr	r3, [r1, r3]
 8003bdc:	9901      	ldr	r1, [sp, #4]
                ip = iq - 1; // do not enter the LCA
 8003bde:	3a01      	subs	r2, #1
            if (s == path[iq]) { // is this the LCA?
 8003be0:	4299      	cmp	r1, r3
 8003be2:	d0a1      	beq.n	8003b28 <QHsm_dispatch_+0x98>
        for (; iq >= 0; --iq) {
 8003be4:	1c53      	adds	r3, r2, #1
 8003be6:	d1f6      	bne.n	8003bd6 <QHsm_dispatch_+0x146>
                if ((*s)(me, &l_resEvt_[Q_EXIT_SIG]) == Q_RET_HANDLED) {
 8003be8:	0039      	movs	r1, r7
 8003bea:	0020      	movs	r0, r4
 8003bec:	9b01      	ldr	r3, [sp, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	2802      	cmp	r0, #2
 8003bf2:	d103      	bne.n	8003bfc <QHsm_dispatch_+0x16c>
                    (void)(*s)(me, &l_resEvt_[Q_EMPTY_SIG]);
 8003bf4:	0020      	movs	r0, r4
 8003bf6:	9903      	ldr	r1, [sp, #12]
 8003bf8:	9b01      	ldr	r3, [sp, #4]
 8003bfa:	4798      	blx	r3
                iq = ip; // outside for(;;) to comply with MC:2023 R14.2
 8003bfc:	002a      	movs	r2, r5
                s = me->temp.fun; // set to super of s
 8003bfe:	68a3      	ldr	r3, [r4, #8]
 8003c00:	9301      	str	r3, [sp, #4]
                    if (s == path[iq]) { // is this the LCA?
 8003c02:	0093      	lsls	r3, r2, #2
 8003c04:	a904      	add	r1, sp, #16
 8003c06:	58cb      	ldr	r3, [r1, r3]
 8003c08:	9901      	ldr	r1, [sp, #4]
                        ip = iq - 1; // indicate not to enter the LCA
 8003c0a:	3a01      	subs	r2, #1
                    if (s == path[iq]) { // is this the LCA?
 8003c0c:	4299      	cmp	r1, r3
 8003c0e:	d100      	bne.n	8003c12 <QHsm_dispatch_+0x182>
 8003c10:	e78a      	b.n	8003b28 <QHsm_dispatch_+0x98>
                for (; iq >= 0; --iq) {
 8003c12:	1c53      	adds	r3, r2, #1
 8003c14:	d1f5      	bne.n	8003c02 <QHsm_dispatch_+0x172>
 8003c16:	e7e7      	b.n	8003be8 <QHsm_dispatch_+0x158>
        ++ip;
 8003c18:	002a      	movs	r2, r5
 8003c1a:	e785      	b.n	8003b28 <QHsm_dispatch_+0x98>
        Q_ERROR_LOCAL(360); // last state handler returned impossible value
 8003c1c:	f7ff fe02 	bl	8003824 <QF_crit_entry_>
 8003c20:	21b4      	movs	r1, #180	@ 0xb4
 8003c22:	4801      	ldr	r0, [pc, #4]	@ (8003c28 <QHsm_dispatch_+0x198>)
 8003c24:	e741      	b.n	8003aaa <QHsm_dispatch_+0x1a>
 8003c26:	46c0      	nop			@ (mov r8, r8)
 8003c28:	080060a0 	.word	0x080060a0
 8003c2c:	08006080 	.word	0x08006080
 8003c30:	08006090 	.word	0x08006090

08003c34 <QHsm_ctor>:
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003c34:	4b02      	ldr	r3, [pc, #8]	@ (8003c40 <QHsm_ctor+0xc>)
    me->super.temp.fun  = initial; // the initial tran. handler
 8003c36:	6081      	str	r1, [r0, #8]
    me->super.vptr      = &vtable; // QHsm class' VTABLE
 8003c38:	6003      	str	r3, [r0, #0]
    me->super.state.fun = Q_STATE_CAST(&QHsm_top); // the current state (top)
 8003c3a:	4b02      	ldr	r3, [pc, #8]	@ (8003c44 <QHsm_ctor+0x10>)
 8003c3c:	6043      	str	r3, [r0, #4]
}
 8003c3e:	4770      	bx	lr
 8003c40:	08006070 	.word	0x08006070
 8003c44:	0800390d 	.word	0x0800390d

08003c48 <QEvt_ctor>:

//----------------------------------------------------------------------------
//! @public @memberof QEvt
void QEvt_ctor(QEvt * const me, enum_t const sig) {
    me->sig      = (QSignal)sig;
    me->poolNum_ = 0x00U; // not a pool event
 8003c48:	4b01      	ldr	r3, [pc, #4]	@ (8003c50 <QEvt_ctor+0x8>)
    me->sig      = (QSignal)sig;
 8003c4a:	8001      	strh	r1, [r0, #0]
    me->poolNum_ = 0x00U; // not a pool event
 8003c4c:	8043      	strh	r3, [r0, #2]
    me->refCtr_  = 0xE0U; // use as an "event marker"
}
 8003c4e:	4770      	bx	lr
 8003c50:	ffffe000 	.word	0xffffe000

08003c54 <QEvt_refCtr_inc_>:
    Q_UNUSED_PAR(dummy);
    return me;
}
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_inc_(QEvt const * const me) {
 8003c54:	b510      	push	{r4, lr}
    // NOTE: this function must be called *inside* a critical section

    // the event reference count must not exceed the number of AOs
    // in the system plus each AO possibly holding one event reference
    Q_REQUIRE_INCRIT(200, me->refCtr_ < (QF_MAX_ACTIVE + QF_MAX_ACTIVE));
 8003c56:	78c3      	ldrb	r3, [r0, #3]
 8003c58:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c5a:	d903      	bls.n	8003c64 <QEvt_refCtr_inc_+0x10>
 8003c5c:	21c8      	movs	r1, #200	@ 0xc8
 8003c5e:	4803      	ldr	r0, [pc, #12]	@ (8003c6c <QEvt_refCtr_inc_+0x18>)
 8003c60:	f7fc fc74 	bl	800054c <Q_onError>

    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    ++mut_me->refCtr_;
 8003c64:	3301      	adds	r3, #1
 8003c66:	70c3      	strb	r3, [r0, #3]
}
 8003c68:	bd10      	pop	{r4, pc}
 8003c6a:	46c0      	nop			@ (mov r8, r8)
 8003c6c:	080060a8 	.word	0x080060a8

08003c70 <QEvt_refCtr_dec_>:
//............................................................................
//! @private @memberof QEvt
void QEvt_refCtr_dec_(QEvt const * const me) {
    // NOTE: this function must be called inside a critical section
    QEvt * const mut_me = (QEvt*)me; // cast 'const' away
    --mut_me->refCtr_;
 8003c70:	78c3      	ldrb	r3, [r0, #3]
 8003c72:	3b01      	subs	r3, #1
 8003c74:	70c3      	strb	r3, [r0, #3]
}
 8003c76:	4770      	bx	lr

08003c78 <QActive_post_>:
//! @private @memberof QActive
bool QActive_post_(QActive * const me,
    QEvt const * const e,
    uint_fast16_t const margin,
    void const * const sender)
{
 8003c78:	b570      	push	{r4, r5, r6, lr}
 8003c7a:	000e      	movs	r6, r1
 8003c7c:	0004      	movs	r4, r0
 8003c7e:	0015      	movs	r5, r2
    }
#endif // (Q_UTEST != 0)
#endif // def Q_UTEST

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003c80:	f7ff fdd0 	bl	8003824 <QF_crit_entry_>

    // the event to post must not be NULL
    Q_REQUIRE_INCRIT(100, e != (QEvt *)0);
 8003c84:	2e00      	cmp	r6, #0
 8003c86:	d103      	bne.n	8003c90 <QActive_post_+0x18>
 8003c88:	2164      	movs	r1, #100	@ 0x64
 8003c8a:	4824      	ldr	r0, [pc, #144]	@ (8003d1c <QActive_post_+0xa4>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary

    bool status = (nFree > 0U);
    if (margin == QF_NO_MARGIN) { // no margin requested?
        // queue must not overflow
        Q_ASSERT_INCRIT(130, status);
 8003c8c:	f7fc fc5e 	bl	800054c <Q_onError>
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8003c90:	4a23      	ldr	r2, [pc, #140]	@ (8003d20 <QActive_post_+0xa8>)
    QEQueueCtr const nFree = me->eQueue.nFree; // get member into temporary
 8003c92:	7fe3      	ldrb	r3, [r4, #31]
    if (margin == QF_NO_MARGIN) { // no margin requested?
 8003c94:	4295      	cmp	r5, r2
 8003c96:	d105      	bne.n	8003ca4 <QActive_post_+0x2c>
    bool status = (nFree > 0U);
 8003c98:	2501      	movs	r5, #1
        Q_ASSERT_INCRIT(130, status);
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d106      	bne.n	8003cac <QActive_post_+0x34>
 8003c9e:	2182      	movs	r1, #130	@ 0x82
 8003ca0:	481e      	ldr	r0, [pc, #120]	@ (8003d1c <QActive_post_+0xa4>)
 8003ca2:	e7f3      	b.n	8003c8c <QActive_post_+0x14>
    }
    else {
        status = (nFree > (QEQueueCtr)margin);
 8003ca4:	b2ed      	uxtb	r5, r5
 8003ca6:	429d      	cmp	r5, r3
 8003ca8:	41ad      	sbcs	r5, r5
 8003caa:	426d      	negs	r5, r5
    }

#if (QF_MAX_EPOOL > 0U)
    if (e->poolNum_ != 0U) { // is it a mutable event?
 8003cac:	78b3      	ldrb	r3, [r6, #2]
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d002      	beq.n	8003cb8 <QActive_post_+0x40>
        QEvt_refCtr_inc_(e); // increment the reference counter
 8003cb2:	0030      	movs	r0, r6
 8003cb4:	f7ff ffce 	bl	8003c54 <QEvt_refCtr_inc_>
    }
#endif // (QF_MAX_EPOOL > 0U)

    if (status) { // can post the event?
 8003cb8:	2d00      	cmp	r5, #0
 8003cba:	d028      	beq.n	8003d0e <QActive_post_+0x96>
    // NOTE: this helper function is called *inside* critical section
#ifndef Q_SPY
    Q_UNUSED_PAR(sender);
#endif

    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8003cbc:	7fe3      	ldrb	r3, [r4, #31]

    --nFree; // one free entry just used up
    me->eQueue.nFree = nFree; // update the original
    if (me->eQueue.nMin > nFree) {
 8003cbe:	1c62      	adds	r2, r4, #1
    --nFree; // one free entry just used up
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b2db      	uxtb	r3, r3
    me->eQueue.nFree = nFree; // update the original
 8003cc4:	77e3      	strb	r3, [r4, #31]
    if (me->eQueue.nMin > nFree) {
 8003cc6:	7fd1      	ldrb	r1, [r2, #31]
 8003cc8:	4299      	cmp	r1, r3
 8003cca:	d900      	bls.n	8003cce <QActive_post_+0x56>
        me->eQueue.nMin = nFree; // update minimum so far
 8003ccc:	77d3      	strb	r3, [r2, #31]
        QS_2U8_PRE(e->poolNum_, e->refCtr_);
        QS_EQC_PRE(nFree);    // # free entries
        QS_EQC_PRE(me->eQueue.nMin); // min # free entries
    QS_END_PRE()

    if (me->eQueue.frontEvt == (QEvt *)0) { // is the queue empty?
 8003cce:	6963      	ldr	r3, [r4, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d112      	bne.n	8003cfa <QActive_post_+0x82>
        }
        else { // basic thread (AO)
            QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
        }
#else
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8003cd4:	7b21      	ldrb	r1, [r4, #12]
 8003cd6:	4813      	ldr	r0, [pc, #76]	@ (8003d24 <QActive_post_+0xac>)
        me->eQueue.frontEvt = e; // deliver event directly
 8003cd8:	6166      	str	r6, [r4, #20]
        QACTIVE_EQUEUE_SIGNAL_(me); // signal the Active Object
 8003cda:	f000 f98f 	bl	8003ffc <QPSet_insert>
#define QK_ISR_CONTEXT_()     (QK_get_IPSR() != 0U)

__attribute__((always_inline))
static inline uint32_t QK_get_IPSR(void) {
    uint32_t regIPSR;
    __asm volatile ("mrs %0,ipsr" : "=r" (regIPSR));
 8003cde:	f3ef 8305 	mrs	r3, IPSR
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d105      	bne.n	8003cf2 <QActive_post_+0x7a>
 8003ce6:	f000 fa8b 	bl	8004200 <QK_sched_>
 8003cea:	2800      	cmp	r0, #0
 8003cec:	d001      	beq.n	8003cf2 <QActive_post_+0x7a>
 8003cee:	f000 fabd 	bl	800426c <QK_activate_>
        QF_CRIT_EXIT();
 8003cf2:	f7ff fda5 	bl	8003840 <QF_crit_exit_>
}
 8003cf6:	0028      	movs	r0, r5
 8003cf8:	bd70      	pop	{r4, r5, r6, pc}
#endif // def QXK_H_
    }
    else { // queue was not empty, insert event into the ring-buffer
        QEQueueCtr head = me->eQueue.head; // get member into temporary
 8003cfa:	7f63      	ldrb	r3, [r4, #29]
        me->eQueue.ring[head] = e; // insert e into buffer
 8003cfc:	69a2      	ldr	r2, [r4, #24]
 8003cfe:	0099      	lsls	r1, r3, #2
 8003d00:	508e      	str	r6, [r1, r2]

        if (head == 0U) { // need to wrap the head?
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d100      	bne.n	8003d08 <QActive_post_+0x90>
            head = me->eQueue.end;
 8003d06:	7f23      	ldrb	r3, [r4, #28]
        }
        --head; // advance the head (counter-clockwise)
 8003d08:	3b01      	subs	r3, #1

        me->eQueue.head = head; // update the original
 8003d0a:	7763      	strb	r3, [r4, #29]
 8003d0c:	e7f1      	b.n	8003cf2 <QActive_post_+0x7a>
        QF_CRIT_EXIT();
 8003d0e:	f7ff fd97 	bl	8003840 <QF_crit_exit_>
        QF_gc(e); // recycle the event to avoid a leak
 8003d12:	0030      	movs	r0, r6
 8003d14:	f000 f86a 	bl	8003dec <QF_gc>
 8003d18:	e7ed      	b.n	8003cf6 <QActive_post_+0x7e>
 8003d1a:	46c0      	nop			@ (mov r8, r8)
 8003d1c:	080060af 	.word	0x080060af
 8003d20:	0000ffff 	.word	0x0000ffff
 8003d24:	20000550 	.word	0x20000550

08003d28 <QActive_get_>:
QEvt const * QActive_get_(QActive * const me) {
 8003d28:	b570      	push	{r4, r5, r6, lr}
 8003d2a:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8003d2c:	f7ff fd7a 	bl	8003824 <QF_crit_entry_>
    QEvt const * const e = me->eQueue.frontEvt;
 8003d30:	6965      	ldr	r5, [r4, #20]
    Q_REQUIRE_INCRIT(310, e != (QEvt *)0);
 8003d32:	2d00      	cmp	r5, #0
 8003d34:	d104      	bne.n	8003d40 <QActive_get_+0x18>
 8003d36:	219b      	movs	r1, #155	@ 0x9b
 8003d38:	4813      	ldr	r0, [pc, #76]	@ (8003d88 <QActive_get_+0x60>)
 8003d3a:	0049      	lsls	r1, r1, #1
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8003d3c:	f7fc fc06 	bl	800054c <Q_onError>
    QEQueueCtr nFree = me->eQueue.nFree; // get member into temporary
 8003d40:	7fe2      	ldrb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8003d42:	7f23      	ldrb	r3, [r4, #28]
    ++nFree; // one more free event in the queue
 8003d44:	3201      	adds	r2, #1
 8003d46:	b2d2      	uxtb	r2, r2
    me->eQueue.nFree = nFree; // update the # free
 8003d48:	77e2      	strb	r2, [r4, #31]
    if (nFree <= me->eQueue.end) { // any events in the ring buffer?
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d313      	bcc.n	8003d76 <QActive_get_+0x4e>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8003d4e:	7fa2      	ldrb	r2, [r4, #30]
        QEvt const * const frontEvt = me->eQueue.ring[tail];
 8003d50:	69a1      	ldr	r1, [r4, #24]
 8003d52:	0090      	lsls	r0, r2, #2
 8003d54:	5841      	ldr	r1, [r0, r1]
        Q_ASSERT_INCRIT(350, frontEvt != (QEvt *)0);
 8003d56:	2900      	cmp	r1, #0
 8003d58:	d103      	bne.n	8003d62 <QActive_get_+0x3a>
 8003d5a:	480b      	ldr	r0, [pc, #44]	@ (8003d88 <QActive_get_+0x60>)
 8003d5c:	315f      	adds	r1, #95	@ 0x5f
 8003d5e:	31ff      	adds	r1, #255	@ 0xff
 8003d60:	e7ec      	b.n	8003d3c <QActive_get_+0x14>
        me->eQueue.frontEvt = frontEvt; // update the original
 8003d62:	6161      	str	r1, [r4, #20]
        if (tail == 0U) { // need to wrap the tail?
 8003d64:	2a00      	cmp	r2, #0
 8003d66:	d000      	beq.n	8003d6a <QActive_get_+0x42>
        QEQueueCtr tail = me->eQueue.tail; // get member into temporary
 8003d68:	0013      	movs	r3, r2
        --tail; // advance the tail (counter-clockwise)
 8003d6a:	3b01      	subs	r3, #1
        me->eQueue.tail = tail; // update the original
 8003d6c:	77a3      	strb	r3, [r4, #30]
    QF_CRIT_EXIT();
 8003d6e:	f7ff fd67 	bl	8003840 <QF_crit_exit_>
}
 8003d72:	0028      	movs	r0, r5
 8003d74:	bd70      	pop	{r4, r5, r6, pc}
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 8003d76:	2100      	movs	r1, #0
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 8003d78:	3301      	adds	r3, #1
        me->eQueue.frontEvt = (QEvt *)0; // queue becomes empty
 8003d7a:	6161      	str	r1, [r4, #20]
        Q_ASSERT_INCRIT(360, nFree == (me->eQueue.end + 1U));
 8003d7c:	429a      	cmp	r2, r3
 8003d7e:	d0f6      	beq.n	8003d6e <QActive_get_+0x46>
 8003d80:	4801      	ldr	r0, [pc, #4]	@ (8003d88 <QActive_get_+0x60>)
 8003d82:	3169      	adds	r1, #105	@ 0x69
 8003d84:	e7eb      	b.n	8003d5e <QActive_get_+0x36>
 8003d86:	46c0      	nop			@ (mov r8, r8)
 8003d88:	080060af 	.word	0x080060af

08003d8c <QF_poolInit>:
//! @static @public @memberof QF
void QF_poolInit(
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const evtSize)
{
 8003d8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    uint8_t const poolNum = QF_priv_.maxPool_;
 8003d8e:	4b14      	ldr	r3, [pc, #80]	@ (8003de0 <QF_poolInit+0x54>)
{
 8003d90:	9001      	str	r0, [sp, #4]
    uint8_t const poolNum = QF_priv_.maxPool_;
 8003d92:	781d      	ldrb	r5, [r3, #0]
{
 8003d94:	000f      	movs	r7, r1
 8003d96:	0016      	movs	r6, r2
    uint8_t const poolNum = QF_priv_.maxPool_;
 8003d98:	4c12      	ldr	r4, [pc, #72]	@ (8003de4 <QF_poolInit+0x58>)

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003d9a:	f7ff fd43 	bl	8003824 <QF_crit_entry_>

    // the maximum of initialized pools so far must be in the configured range
    Q_REQUIRE_INCRIT(100, poolNum < QF_MAX_EPOOL);
 8003d9e:	2d02      	cmp	r5, #2
 8003da0:	d903      	bls.n	8003daa <QF_poolInit+0x1e>
 8003da2:	2164      	movs	r1, #100	@ 0x64
 8003da4:	4810      	ldr	r0, [pc, #64]	@ (8003de8 <QF_poolInit+0x5c>)
    if (poolNum > 0U) { // any event pools already initialized?
        // the last initialized event pool must have event size smaller
        // than the one just being initialized
        // NOTE: QF event pools must be initialized in the increasing order
        // of their event sizes
        Q_REQUIRE_INCRIT(110,
 8003da6:	f7fc fbd1 	bl	800054c <Q_onError>
    if (poolNum > 0U) { // any event pools already initialized?
 8003daa:	2d00      	cmp	r5, #0
 8003dac:	d009      	beq.n	8003dc2 <QF_poolInit+0x36>
        Q_REQUIRE_INCRIT(110,
 8003dae:	2314      	movs	r3, #20
 8003db0:	1e6a      	subs	r2, r5, #1
 8003db2:	4353      	muls	r3, r2
 8003db4:	18e3      	adds	r3, r4, r3
 8003db6:	899b      	ldrh	r3, [r3, #12]
 8003db8:	42b3      	cmp	r3, r6
 8003dba:	d302      	bcc.n	8003dc2 <QF_poolInit+0x36>
 8003dbc:	216e      	movs	r1, #110	@ 0x6e
 8003dbe:	480a      	ldr	r0, [pc, #40]	@ (8003de8 <QF_poolInit+0x5c>)
 8003dc0:	e7f1      	b.n	8003da6 <QF_poolInit+0x1a>
            QF_EPOOL_EVENT_SIZE_(QF_priv_.ePool_[poolNum - 1U]) < evtSize);
    }
    QF_priv_.maxPool_ = poolNum + 1U; // one more pool
 8003dc2:	0023      	movs	r3, r4
 8003dc4:	1c6a      	adds	r2, r5, #1
 8003dc6:	333c      	adds	r3, #60	@ 0x3c
 8003dc8:	701a      	strb	r2, [r3, #0]

    QF_CRIT_EXIT();
 8003dca:	f7ff fd39 	bl	8003840 <QF_crit_exit_>

    // perform the port-dependent initialization of the event-pool
    QF_EPOOL_INIT_(QF_priv_.ePool_[poolNum], poolSto, poolSize, evtSize);
 8003dce:	2314      	movs	r3, #20
 8003dd0:	436b      	muls	r3, r5
 8003dd2:	003a      	movs	r2, r7
 8003dd4:	18e0      	adds	r0, r4, r3
 8003dd6:	9901      	ldr	r1, [sp, #4]
 8003dd8:	0033      	movs	r3, r6
 8003dda:	f000 f83f 	bl	8003e5c <QMPool_init>
        // replace the "?" with the one-digit pool number (1-based)
        obj_name[7] = (uint8_t)((uint8_t)'0' + QF_priv_.maxPool_);
        QS_obj_dict_pre_(&QF_priv_.ePool_[poolNum], (char const *)obj_name);
    }
#endif // Q_SPY
}
 8003dde:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8003de0:	200004ac 	.word	0x200004ac
 8003de4:	20000470 	.word	0x20000470
 8003de8:	080060b7 	.word	0x080060b7

08003dec <QF_gc>:
    return e;
}

//............................................................................
//! @static @public @memberof QF
void QF_gc(QEvt const * const e) {
 8003dec:	b570      	push	{r4, r5, r6, lr}
 8003dee:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003df0:	f7ff fd18 	bl	8003824 <QF_crit_entry_>

    // the collected event must be valid
    Q_REQUIRE_INCRIT(700, e != (QEvt *)0);
 8003df4:	2c00      	cmp	r4, #0
 8003df6:	d104      	bne.n	8003e02 <QF_gc+0x16>
 8003df8:	21af      	movs	r1, #175	@ 0xaf
 8003dfa:	4814      	ldr	r0, [pc, #80]	@ (8003e4c <QF_gc+0x60>)
        else { // this is the last reference to this event, recycle it
#ifndef Q_UNSAFE
            uint8_t const maxPool = QF_priv_.maxPool_;

            // the maximum count of initialized pools must be in configured range
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8003dfc:	0089      	lsls	r1, r1, #2
 8003dfe:	f7fc fba5 	bl	800054c <Q_onError>
    uint8_t const poolNum = (uint8_t)e->poolNum_;
 8003e02:	78a6      	ldrb	r6, [r4, #2]
    if (poolNum != 0U) { // is it a pool event (mutable)?
 8003e04:	2e00      	cmp	r6, #0
 8003e06:	d005      	beq.n	8003e14 <QF_gc+0x28>
        if (e->refCtr_ > 1U) { // isn't this the last reference?
 8003e08:	78e3      	ldrb	r3, [r4, #3]
 8003e0a:	2b01      	cmp	r3, #1
 8003e0c:	d905      	bls.n	8003e1a <QF_gc+0x2e>
            QEvt_refCtr_dec_(e); // decrement the ref counter
 8003e0e:	0020      	movs	r0, r4
 8003e10:	f7ff ff2e 	bl	8003c70 <QEvt_refCtr_dec_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
#endif
        }
    }
    else {
        QF_CRIT_EXIT();
 8003e14:	f7ff fd14 	bl	8003840 <QF_crit_exit_>
    }
}
 8003e18:	e016      	b.n	8003e48 <QF_gc+0x5c>
            uint8_t const maxPool = QF_priv_.maxPool_;
 8003e1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003e50 <QF_gc+0x64>)
 8003e1c:	4d0d      	ldr	r5, [pc, #52]	@ (8003e54 <QF_gc+0x68>)
 8003e1e:	781b      	ldrb	r3, [r3, #0]
            Q_ASSERT_INCRIT(740, maxPool <= QF_MAX_EPOOL);
 8003e20:	2b03      	cmp	r3, #3
 8003e22:	d902      	bls.n	8003e2a <QF_gc+0x3e>
 8003e24:	21b9      	movs	r1, #185	@ 0xb9
 8003e26:	4809      	ldr	r0, [pc, #36]	@ (8003e4c <QF_gc+0x60>)
 8003e28:	e7e8      	b.n	8003dfc <QF_gc+0x10>
            Q_ASSERT_INCRIT(750, poolNum <= maxPool);
 8003e2a:	429e      	cmp	r6, r3
 8003e2c:	d902      	bls.n	8003e34 <QF_gc+0x48>
 8003e2e:	4807      	ldr	r0, [pc, #28]	@ (8003e4c <QF_gc+0x60>)
 8003e30:	4909      	ldr	r1, [pc, #36]	@ (8003e58 <QF_gc+0x6c>)
 8003e32:	e7e4      	b.n	8003dfe <QF_gc+0x12>
            QF_CRIT_EXIT();
 8003e34:	f7ff fd04 	bl	8003840 <QF_crit_exit_>
            QF_EPOOL_PUT_(QF_priv_.ePool_[poolNum - 1U], (QEvt *)e, 0U);
 8003e38:	2014      	movs	r0, #20
 8003e3a:	3e01      	subs	r6, #1
 8003e3c:	4370      	muls	r0, r6
 8003e3e:	2200      	movs	r2, #0
 8003e40:	0021      	movs	r1, r4
 8003e42:	1940      	adds	r0, r0, r5
 8003e44:	f000 f84a 	bl	8003edc <QMPool_put>
}
 8003e48:	bd70      	pop	{r4, r5, r6, pc}
 8003e4a:	46c0      	nop			@ (mov r8, r8)
 8003e4c:	080060b7 	.word	0x080060b7
 8003e50:	200004ac 	.word	0x200004ac
 8003e54:	20000470 	.word	0x20000470
 8003e58:	000002ee 	.word	0x000002ee

08003e5c <QMPool_init>:
//! @public @memberof QMPool
void QMPool_init(QMPool * const me,
    void * const poolSto,
    uint_fast32_t const poolSize,
    uint_fast16_t const blockSize)
{
 8003e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e5e:	000c      	movs	r4, r1
 8003e60:	0005      	movs	r5, r0
 8003e62:	0016      	movs	r6, r2
 8003e64:	001f      	movs	r7, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003e66:	f7ff fcdd 	bl	8003824 <QF_crit_entry_>

    // the pool storage must be provided
    Q_REQUIRE_INCRIT(100, poolSto != (void *)0);
 8003e6a:	2c00      	cmp	r4, #0
 8003e6c:	d103      	bne.n	8003e76 <QMPool_init+0x1a>
 8003e6e:	2164      	movs	r1, #100	@ 0x64
 8003e70:	4818      	ldr	r0, [pc, #96]	@ (8003ed4 <QMPool_init+0x78>)
        me->blockSize += (QMPoolSize)sizeof(void *);
        ++index;
    }

    // the pool buffer must fit at least one rounded-up block
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8003e72:	f7fc fb6b 	bl	800054c <Q_onError>
    while (me->blockSize < (QMPoolSize)blockSize) {
 8003e76:	2308      	movs	r3, #8
    uint_fast16_t index = 2U; // index of the next block
 8003e78:	2102      	movs	r1, #2
    me->start    = (void * *)poolSto;
 8003e7a:	602c      	str	r4, [r5, #0]
    me->freeHead = me->start;
 8003e7c:	60ac      	str	r4, [r5, #8]
    while (me->blockSize < (QMPoolSize)blockSize) {
 8003e7e:	b2bf      	uxth	r7, r7
 8003e80:	429f      	cmp	r7, r3
 8003e82:	d805      	bhi.n	8003e90 <QMPool_init+0x34>
 8003e84:	81ab      	strh	r3, [r5, #12]
    Q_ASSERT_INCRIT(110, poolSize >= me->blockSize);
 8003e86:	42b3      	cmp	r3, r6
 8003e88:	d906      	bls.n	8003e98 <QMPool_init+0x3c>
 8003e8a:	216e      	movs	r1, #110	@ 0x6e
 8003e8c:	4811      	ldr	r0, [pc, #68]	@ (8003ed4 <QMPool_init+0x78>)
 8003e8e:	e7f0      	b.n	8003e72 <QMPool_init+0x16>
        me->blockSize += (QMPoolSize)sizeof(void *);
 8003e90:	3304      	adds	r3, #4
 8003e92:	b29b      	uxth	r3, r3
        ++index;
 8003e94:	3101      	adds	r1, #1
 8003e96:	e7f3      	b.n	8003e80 <QMPool_init+0x24>

    // start at the head of the free list
    void * *pfb = me->freeHead; // pointer to free block
    uint32_t nTot = 1U; // the last block already in the list
 8003e98:	2201      	movs	r2, #1

    // chain all blocks together in a free-list...
    for (uint_fast32_t size = poolSize - me->blockSize;
 8003e9a:	1af6      	subs	r6, r6, r3
         size >= (uint_fast32_t)me->blockSize;
         size -= (uint_fast32_t)me->blockSize)
    {
        pfb[0] = &pfb[index]; // set the next link to next free block
 8003e9c:	0089      	lsls	r1, r1, #2
         size >= (uint_fast32_t)me->blockSize;
 8003e9e:	42b3      	cmp	r3, r6
 8003ea0:	d907      	bls.n	8003eb2 <QMPool_init+0x56>
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
#endif
        pfb = (void * *)pfb[0]; // advance to the next block
        ++nTot; // one more free block in the pool
    }
    pfb[0] = (void *)0; // the last link points to NULL
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	6023      	str	r3, [r4, #0]

    // the total number of blocks must fit in the configured dynamic range
#if (QF_MPOOL_CTR_SIZE == 1U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFU);
#elif (QF_MPOOL_CTR_SIZE == 2U)
    Q_ASSERT_INCRIT(160, nTot < 0xFFFFU);
 8003ea6:	4b0c      	ldr	r3, [pc, #48]	@ (8003ed8 <QMPool_init+0x7c>)
 8003ea8:	429a      	cmp	r2, r3
 8003eaa:	d909      	bls.n	8003ec0 <QMPool_init+0x64>
 8003eac:	21a0      	movs	r1, #160	@ 0xa0
 8003eae:	4809      	ldr	r0, [pc, #36]	@ (8003ed4 <QMPool_init+0x78>)
 8003eb0:	e7df      	b.n	8003e72 <QMPool_init+0x16>
        pfb[0] = &pfb[index]; // set the next link to next free block
 8003eb2:	1860      	adds	r0, r4, r1
 8003eb4:	6020      	str	r0, [r4, #0]
        pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8003eb6:	6060      	str	r0, [r4, #4]
        ++nTot; // one more free block in the pool
 8003eb8:	3201      	adds	r2, #1
        pfb = (void * *)pfb[0]; // advance to the next block
 8003eba:	0004      	movs	r4, r0
         size -= (uint_fast32_t)me->blockSize)
 8003ebc:	1af6      	subs	r6, r6, r3
 8003ebe:	e7ee      	b.n	8003e9e <QMPool_init+0x42>
#endif

    me->nTot  = (QMPoolCtr)nTot;
    me->nFree = me->nTot; // all blocks are free
    me->end   = pfb;      // the last block in this pool
 8003ec0:	606c      	str	r4, [r5, #4]
    me->nMin  = me->nTot; // the minimum # free blocks

#ifndef Q_UNSAFE
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8003ec2:	6823      	ldr	r3, [r4, #0]
    me->nTot  = (QMPoolCtr)nTot;
 8003ec4:	b292      	uxth	r2, r2
 8003ec6:	81ea      	strh	r2, [r5, #14]
    me->nFree = me->nTot; // all blocks are free
 8003ec8:	822a      	strh	r2, [r5, #16]
    me->nMin  = me->nTot; // the minimum # free blocks
 8003eca:	826a      	strh	r2, [r5, #18]
    pfb[1] = pfb[0]; // update Duplicate Storage (NOT inverted)
 8003ecc:	6063      	str	r3, [r4, #4]
#endif

    QF_CRIT_EXIT();
 8003ece:	f7ff fcb7 	bl	8003840 <QF_crit_exit_>
}
 8003ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003ed4:	080060be 	.word	0x080060be
 8003ed8:	0000fffe 	.word	0x0000fffe

08003edc <QMPool_put>:
//............................................................................
//! @public @memberof QMPool
void QMPool_put(QMPool * const me,
    void * const block,
    uint_fast8_t const qsId)
{
 8003edc:	b570      	push	{r4, r5, r6, lr}
 8003ede:	000c      	movs	r4, r1
 8003ee0:	0005      	movs	r5, r0
#endif

    void * * const pfb = (void * *)block; // ptr to free block

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003ee2:	f7ff fc9f 	bl	8003824 <QF_crit_entry_>

    // the block returned to the pool must be valid
    Q_REQUIRE_INCRIT(400, pfb != (void * *)0);
 8003ee6:	2c00      	cmp	r4, #0
 8003ee8:	d104      	bne.n	8003ef4 <QMPool_put+0x18>
 8003eea:	21c8      	movs	r1, #200	@ 0xc8
 8003eec:	4811      	ldr	r0, [pc, #68]	@ (8003f34 <QMPool_put+0x58>)

    // the block must be in range of this pool (block from a different pool?)
    Q_REQUIRE_INCRIT(410, (me->start <= pfb) && (pfb <= me->end));
 8003eee:	0049      	lsls	r1, r1, #1
 8003ef0:	f7fc fb2c 	bl	800054c <Q_onError>
 8003ef4:	682b      	ldr	r3, [r5, #0]
 8003ef6:	42a3      	cmp	r3, r4
 8003ef8:	d802      	bhi.n	8003f00 <QMPool_put+0x24>
 8003efa:	686b      	ldr	r3, [r5, #4]
 8003efc:	42a3      	cmp	r3, r4
 8003efe:	d202      	bcs.n	8003f06 <QMPool_put+0x2a>
 8003f00:	21cd      	movs	r1, #205	@ 0xcd
 8003f02:	480c      	ldr	r0, [pc, #48]	@ (8003f34 <QMPool_put+0x58>)
 8003f04:	e7f3      	b.n	8003eee <QMPool_put+0x12>

    // the block must NOT be in the pool already (double free?)
    // NOTE: a block in the pool already matches the duplicate storage,
    // so the block not in the pool must NOT match the Duplicate Storage
    Q_INVARIANT_INCRIT(422, pfb[0] != pfb[1]);
 8003f06:	6822      	ldr	r2, [r4, #0]
 8003f08:	6863      	ldr	r3, [r4, #4]
 8003f0a:	429a      	cmp	r2, r3
 8003f0c:	d102      	bne.n	8003f14 <QMPool_put+0x38>
 8003f0e:	21d3      	movs	r1, #211	@ 0xd3
 8003f10:	4808      	ldr	r0, [pc, #32]	@ (8003f34 <QMPool_put+0x58>)
 8003f12:	e7ec      	b.n	8003eee <QMPool_put+0x12>

    // get members into temporaries
    void * * const freeHead = me->freeHead;
    QMPoolCtr nFree = me->nFree;
 8003f14:	8a2b      	ldrh	r3, [r5, #16]

    // the number of free blocks must be below the total because
    // one more block is just being returned to the pool
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8003f16:	89e9      	ldrh	r1, [r5, #14]
    void * * const freeHead = me->freeHead;
 8003f18:	68aa      	ldr	r2, [r5, #8]
    Q_REQUIRE_INCRIT(450, nFree < me->nTot);
 8003f1a:	4299      	cmp	r1, r3
 8003f1c:	d802      	bhi.n	8003f24 <QMPool_put+0x48>
 8003f1e:	21e1      	movs	r1, #225	@ 0xe1
 8003f20:	4804      	ldr	r0, [pc, #16]	@ (8003f34 <QMPool_put+0x58>)
 8003f22:	e7e4      	b.n	8003eee <QMPool_put+0x12>

    ++nFree; // one more free block in this pool
 8003f24:	3301      	adds	r3, #1

    me->freeHead = pfb; // set as new head of the free list
 8003f26:	60ac      	str	r4, [r5, #8]
    me->nFree    = nFree;
 8003f28:	822b      	strh	r3, [r5, #16]
    pfb[0]       = freeHead; // link into the list
 8003f2a:	6022      	str	r2, [r4, #0]
#ifndef Q_UNSAFE
    pfb[1] = freeHead;  // update Duplicate Storage (NOT inverted)
 8003f2c:	6062      	str	r2, [r4, #4]
        QS_TIME_PRE();         // timestamp
        QS_OBJ_PRE(me);        // this memory pool
        QS_MPC_PRE(nFree);     // the # free blocks in the pool
    QS_END_PRE()

    QF_CRIT_EXIT();
 8003f2e:	f7ff fc87 	bl	8003840 <QF_crit_exit_>
}
 8003f32:	bd70      	pop	{r4, r5, r6, pc}
 8003f34:	080060be 	.word	0x080060be

08003f38 <QActive_ctor>:

//----------------------------------------------------------------------------
//! @protected @memberof QActive
void QActive_ctor(QActive * const me,
    QStateHandler const initial)
{
 8003f38:	b510      	push	{r4, lr}
 8003f3a:	0004      	movs	r4, r0
    // NOTE: QActive indirectly inherits the abstract QAsm base class,
    // but it will delegate the state machine behavior to the QHsm class,
    // so the following initiaization is identical as in QHsm ctor:
    QHsm_ctor((QHsm *)(me), initial);
 8003f3c:	f7ff fe7a 	bl	8003c34 <QHsm_ctor>
        &QHsm_init_,
        &QHsm_dispatch_,
        &QHsm_isIn_,
        &QHsm_getStateHandler_
    };
    me->super.vptr = &vtable; // hook vptr to QActive vtable
 8003f40:	4b01      	ldr	r3, [pc, #4]	@ (8003f48 <QActive_ctor+0x10>)
 8003f42:	6023      	str	r3, [r4, #0]
}
 8003f44:	bd10      	pop	{r4, pc}
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	080060c8 	.word	0x080060c8

08003f4c <QActive_register_>:

//............................................................................
//! @private @memberof QActive
void QActive_register_(QActive * const me) {
 8003f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f4e:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8003f50:	f7ff fc68 	bl	8003824 <QF_crit_entry_>

    if (me->pthre == 0U) { // preemption-threshold not defined?
 8003f54:	7b62      	ldrb	r2, [r4, #13]
 8003f56:	7b23      	ldrb	r3, [r4, #12]
 8003f58:	2a00      	cmp	r2, #0
 8003f5a:	d100      	bne.n	8003f5e <QActive_register_+0x12>
        me->pthre = me->prio; // apply the default
 8003f5c:	7363      	strb	r3, [r4, #13]
    }

    // AO's prio. must be in range
    Q_REQUIRE_INCRIT(100, (0U < me->prio) && (me->prio <= QF_MAX_ACTIVE));
 8003f5e:	1e5a      	subs	r2, r3, #1
 8003f60:	b2d2      	uxtb	r2, r2
 8003f62:	2a1f      	cmp	r2, #31
 8003f64:	d903      	bls.n	8003f6e <QActive_register_+0x22>
 8003f66:	2164      	movs	r1, #100	@ 0x64
 8003f68:	481c      	ldr	r0, [pc, #112]	@ (8003fdc <QActive_register_+0x90>)

    // the AO must NOT be registered already
    Q_REQUIRE_INCRIT(110, QActive_registry_[me->prio] == (QActive *)0);
 8003f6a:	f7fc faef 	bl	800054c <Q_onError>
 8003f6e:	4d1c      	ldr	r5, [pc, #112]	@ (8003fe0 <QActive_register_+0x94>)
 8003f70:	009e      	lsls	r6, r3, #2
 8003f72:	5971      	ldr	r1, [r6, r5]
 8003f74:	2900      	cmp	r1, #0
 8003f76:	d002      	beq.n	8003f7e <QActive_register_+0x32>
 8003f78:	216e      	movs	r1, #110	@ 0x6e
 8003f7a:	4818      	ldr	r0, [pc, #96]	@ (8003fdc <QActive_register_+0x90>)
 8003f7c:	e7f5      	b.n	8003f6a <QActive_register_+0x1e>

    // the AO's prio. must not exceed the preemption threshold
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8003f7e:	7b61      	ldrb	r1, [r4, #13]
 8003f80:	428b      	cmp	r3, r1
 8003f82:	d805      	bhi.n	8003f90 <QActive_register_+0x44>
 8003f84:	0090      	lsls	r0, r2, #2
 8003f86:	1940      	adds	r0, r0, r5

#ifndef Q_UNSAFE
    uint8_t prev_thre = me->pthre;
    uint8_t next_thre = me->pthre;

    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8003f88:	2a00      	cmp	r2, #0
 8003f8a:	d104      	bne.n	8003f96 <QActive_register_+0x4a>
    uint8_t prev_thre = me->pthre;
 8003f8c:	000a      	movs	r2, r1
 8003f8e:	e007      	b.n	8003fa0 <QActive_register_+0x54>
    Q_REQUIRE_INCRIT(130, me->prio <= me->pthre);
 8003f90:	2182      	movs	r1, #130	@ 0x82
 8003f92:	4812      	ldr	r0, [pc, #72]	@ (8003fdc <QActive_register_+0x90>)
 8003f94:	e7e9      	b.n	8003f6a <QActive_register_+0x1e>
        if (QActive_registry_[p] != (QActive *)0) {
 8003f96:	6807      	ldr	r7, [r0, #0]
 8003f98:	3804      	subs	r0, #4
 8003f9a:	2f00      	cmp	r7, #0
 8003f9c:	d009      	beq.n	8003fb2 <QActive_register_+0x66>
            prev_thre = QActive_registry_[p]->pthre;
 8003f9e:	7b7a      	ldrb	r2, [r7, #13]
            break;
        }
    }
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8003fa0:	3301      	adds	r3, #1
        if (QActive_registry_[p] != (QActive *)0) {
 8003fa2:	4f10      	ldr	r7, [pc, #64]	@ (8003fe4 <QActive_register_+0x98>)
 8003fa4:	b2db      	uxtb	r3, r3
    for (uint8_t p = me->prio + 1U; p <= QF_MAX_ACTIVE; ++p) {
 8003fa6:	b2d8      	uxtb	r0, r3
 8003fa8:	2821      	cmp	r0, #33	@ 0x21
 8003faa:	d105      	bne.n	8003fb8 <QActive_register_+0x6c>
        }
    }

    // the preemption threshold of this AO must be between
    // preemption threshold of the previous AO and next AO
    Q_ASSERT_INCRIT(160,
 8003fac:	4291      	cmp	r1, r2
 8003fae:	d210      	bcs.n	8003fd2 <QActive_register_+0x86>
 8003fb0:	e00a      	b.n	8003fc8 <QActive_register_+0x7c>
    for (uint8_t p = me->prio - 1U; p > 0U; --p) {
 8003fb2:	3a01      	subs	r2, #1
 8003fb4:	b2d2      	uxtb	r2, r2
 8003fb6:	e7e7      	b.n	8003f88 <QActive_register_+0x3c>
        if (QActive_registry_[p] != (QActive *)0) {
 8003fb8:	3301      	adds	r3, #1
 8003fba:	0098      	lsls	r0, r3, #2
 8003fbc:	5838      	ldr	r0, [r7, r0]
 8003fbe:	2800      	cmp	r0, #0
 8003fc0:	d0f1      	beq.n	8003fa6 <QActive_register_+0x5a>
            next_thre = QActive_registry_[p]->pthre;
 8003fc2:	7b43      	ldrb	r3, [r0, #13]
    Q_ASSERT_INCRIT(160,
 8003fc4:	4291      	cmp	r1, r2
 8003fc6:	d202      	bcs.n	8003fce <QActive_register_+0x82>
 8003fc8:	21a0      	movs	r1, #160	@ 0xa0
 8003fca:	4804      	ldr	r0, [pc, #16]	@ (8003fdc <QActive_register_+0x90>)
 8003fcc:	e7cd      	b.n	8003f6a <QActive_register_+0x1e>
 8003fce:	4299      	cmp	r1, r3
 8003fd0:	d8fa      	bhi.n	8003fc8 <QActive_register_+0x7c>
        (prev_thre <= me->pthre) && (me->pthre <= next_thre));

#endif // Q_UNSAFE

    // register the AO at the QF-prio.
    QActive_registry_[me->prio] = me;
 8003fd2:	51ac      	str	r4, [r5, r6]

    QF_CRIT_EXIT();
 8003fd4:	f7ff fc34 	bl	8003840 <QF_crit_exit_>
}
 8003fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	080060d8 	.word	0x080060d8
 8003fe0:	200004b0 	.word	0x200004b0
 8003fe4:	200004ac 	.word	0x200004ac

08003fe8 <QPSet_isEmpty>:
}
//............................................................................
//! @public @memberof QPSet
bool QPSet_isEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 == 0U);  // check only bitmask for elements 1..32
 8003fe8:	6800      	ldr	r0, [r0, #0]
 8003fea:	4243      	negs	r3, r0
 8003fec:	4158      	adcs	r0, r3
 8003fee:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 == 0U)   // bitmask for elements 1..32 empty?
           ? (me->bits1 == 0U) // check bitmask for for elements 33..64
           : false;             // the set is NOT empty
#endif
}
 8003ff0:	4770      	bx	lr

08003ff2 <QPSet_notEmpty>:
//............................................................................
//! @public @memberof QPSet
bool QPSet_notEmpty(QPSet const * const me) {
#if (QF_MAX_ACTIVE <= 32U)
    return (me->bits0 != 0U);   // check only bitmask for elements 1..32
 8003ff2:	6800      	ldr	r0, [r0, #0]
 8003ff4:	1e43      	subs	r3, r0, #1
 8003ff6:	4198      	sbcs	r0, r3
 8003ff8:	b2c0      	uxtb	r0, r0
#else
    return (me->bits0 != 0U)    // bitmask for elements 1..32 empty?
           ? true                // the set is NOT empty
           : (me->bits1 != 0U); // check bitmask for for elements 33..64
#endif
}
 8003ffa:	4770      	bx	lr

08003ffc <QPSet_insert>:
//............................................................................
//! @public @memberof QPSet
void QPSet_insert(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // set the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 | ((QPSetBits)1U << (n - 1U)));
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	3901      	subs	r1, #1
 8004000:	408a      	lsls	r2, r1
 8004002:	6803      	ldr	r3, [r0, #0]
 8004004:	4313      	orrs	r3, r2
 8004006:	6003      	str	r3, [r0, #0]
    }
    else { // set the bit in the bitmask for for elements 33..64
        me->bits1 = (me->bits1 | ((QPSetBits)1U << (n - 33U)));
    }
#endif
}
 8004008:	4770      	bx	lr

0800400a <QPSet_remove>:
//............................................................................
//! @public @memberof QPSet
void QPSet_remove(QPSet * const me, uint_fast8_t const n) {
#if (QF_MAX_ACTIVE <= 32U)
    // clear the bit only in bitmask for elements 1..32
    me->bits0 = (me->bits0 & (QPSetBits)(~((QPSetBits)1U << (n - 1U))));
 800400a:	2201      	movs	r2, #1
 800400c:	3901      	subs	r1, #1
 800400e:	408a      	lsls	r2, r1
 8004010:	6803      	ldr	r3, [r0, #0]
 8004012:	4393      	bics	r3, r2
 8004014:	6003      	str	r3, [r0, #0]
    }
    else { // clear the bit in the bitmask for for elements 33..64
        (me->bits1 = (me->bits1 & ~((QPSetBits)1U << (n - 33U))));
    }
#endif
}
 8004016:	4770      	bx	lr

08004018 <QPSet_findMax>:
//............................................................................
//! @public @memberof QPSet
uint_fast8_t QPSet_findMax(QPSet const * const me) {
 8004018:	b510      	push	{r4, lr}
#if (QF_MAX_ACTIVE <= 32U)
    // check only the bitmask for elements 1..32
    return QF_LOG2(me->bits0);
 800401a:	6800      	ldr	r0, [r0, #0]
 800401c:	f7ff fc5a 	bl	80038d4 <QF_qlog2>
#else
    return (me->bits1 != 0U) // bitmask for elements 32..64 not empty?
        ? (32U + QF_LOG2(me->bits1)) // 32 + log2(bits 33..64)
        : (QF_LOG2(me->bits0));      // log2(bits 1..32)
#endif
}
 8004020:	bd10      	pop	{r4, pc}
	...

08004024 <QEQueue_init>:
//............................................................................
//! @public @memberof QEQueue
void QEQueue_init(QEQueue * const me,
    struct QEvt const * * const qSto,
    uint_fast16_t const qLen)
{
 8004024:	b570      	push	{r4, r5, r6, lr}
 8004026:	0015      	movs	r5, r2
 8004028:	0004      	movs	r4, r0
 800402a:	000e      	movs	r6, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800402c:	f7ff fbfa 	bl	8003824 <QF_crit_entry_>

#if (QF_EQUEUE_CTR_SIZE == 1U)
    // the qLen paramter must not exceed the dynamic range of uint8_t
    Q_REQUIRE_INCRIT(10, qLen < 0xFFU);
 8004030:	2dfe      	cmp	r5, #254	@ 0xfe
 8004032:	d903      	bls.n	800403c <QEQueue_init+0x18>
 8004034:	210a      	movs	r1, #10
 8004036:	4809      	ldr	r0, [pc, #36]	@ (800405c <QEQueue_init+0x38>)
 8004038:	f7fc fa88 	bl	800054c <Q_onError>
#endif

    me->frontEvt = (QEvt *)0; // no events in the queue
 800403c:	2200      	movs	r2, #0
    me->ring     = qSto;      // the beginning of the ring buffer
    me->end      = (QEQueueCtr)qLen; // index of the last element
 800403e:	b2eb      	uxtb	r3, r5
    me->frontEvt = (QEvt *)0; // no events in the queue
 8004040:	6022      	str	r2, [r4, #0]
    me->ring     = qSto;      // the beginning of the ring buffer
 8004042:	6066      	str	r6, [r4, #4]
    me->end      = (QEQueueCtr)qLen; // index of the last element
 8004044:	7223      	strb	r3, [r4, #8]
    if (qLen > 0U) { // queue buffer storage provided?
 8004046:	4295      	cmp	r5, r2
 8004048:	d001      	beq.n	800404e <QEQueue_init+0x2a>
        me->head = 0U; // head index: for removing events
 800404a:	7262      	strb	r2, [r4, #9]
        me->tail = 0U; // tail index: for inserting events
 800404c:	72a2      	strb	r2, [r4, #10]
    }
    me->nFree    = (QEQueueCtr)(qLen + 1U); // +1 for frontEvt
 800404e:	3301      	adds	r3, #1
 8004050:	b2db      	uxtb	r3, r3
 8004052:	72e3      	strb	r3, [r4, #11]
    me->nMin     = me->nFree; // minimum so far
 8004054:	7323      	strb	r3, [r4, #12]

    QF_CRIT_EXIT();
 8004056:	f7ff fbf3 	bl	8003840 <QF_crit_exit_>
}
 800405a:	bd70      	pop	{r4, r5, r6, pc}
 800405c:	080060e0 	.word	0x080060e0

08004060 <QTimeEvt_ctorX>:
//! @public @memberof QTimeEvt
void QTimeEvt_ctorX(QTimeEvt * const me,
    QActive * const act,
    enum_t const sig,
    uint_fast8_t const tickRate)
{
 8004060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004062:	0016      	movs	r6, r2
 8004064:	0004      	movs	r4, r0
 8004066:	000f      	movs	r7, r1
 8004068:	001d      	movs	r5, r3
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 800406a:	f7ff fbdb 	bl	8003824 <QF_crit_entry_>

    // the signal must be != 0, but other reserved signals are allowed
    Q_REQUIRE_INCRIT(300, sig != 0);
 800406e:	2e00      	cmp	r6, #0
 8004070:	d104      	bne.n	800407c <QTimeEvt_ctorX+0x1c>
 8004072:	2196      	movs	r1, #150	@ 0x96
 8004074:	480a      	ldr	r0, [pc, #40]	@ (80040a0 <QTimeEvt_ctorX+0x40>)

    // the tick rate must be in the configured range
    Q_REQUIRE_INCRIT(310, tickRate < QF_MAX_TICK_RATE);
 8004076:	0049      	lsls	r1, r1, #1
 8004078:	f7fc fa68 	bl	800054c <Q_onError>
 800407c:	2d00      	cmp	r5, #0
 800407e:	d002      	beq.n	8004086 <QTimeEvt_ctorX+0x26>
 8004080:	219b      	movs	r1, #155	@ 0x9b
 8004082:	4807      	ldr	r0, [pc, #28]	@ (80040a0 <QTimeEvt_ctorX+0x40>)
 8004084:	e7f7      	b.n	8004076 <QTimeEvt_ctorX+0x16>
    QF_CRIT_EXIT();
 8004086:	f7ff fbdb 	bl	8003840 <QF_crit_exit_>

    QEvt_ctor(&me->super, sig); // the superclass' ctor
 800408a:	0031      	movs	r1, r6
 800408c:	0020      	movs	r0, r4
 800408e:	f7ff fddb 	bl	8003c48 <QEvt_ctor>

    me->super.refCtr_ = 0U; // adjust from QEvt_ctor(sig)
 8004092:	70e5      	strb	r5, [r4, #3]
    me->next     = (QTimeEvt *)0;
 8004094:	60a5      	str	r5, [r4, #8]
    me->act      = act; // might be NULL for a time-event head
 8004096:	60e7      	str	r7, [r4, #12]
    me->ctr      = 0U;
 8004098:	6125      	str	r5, [r4, #16]
    me->interval = 0U;
 800409a:	6165      	str	r5, [r4, #20]
    me->tickRate = (uint8_t)tickRate;
 800409c:	8325      	strh	r5, [r4, #24]
    me->flags    = 0U;
}
 800409e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80040a0:	080060e7 	.word	0x080060e7

080040a4 <QTimeEvt_armX>:
//............................................................................
//! @public @memberof QTimeEvt
void QTimeEvt_armX(QTimeEvt * const me,
    uint32_t const nTicks,
    uint32_t const interval)
{
 80040a4:	b570      	push	{r4, r5, r6, lr}
 80040a6:	0004      	movs	r4, r0
 80040a8:	0016      	movs	r6, r2
 80040aa:	000d      	movs	r5, r1
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 80040ac:	f7ff fbba 	bl	8003824 <QF_crit_entry_>
    Q_REQUIRE_INCRIT(400, nTicks   < 0xFFFFU);
    Q_REQUIRE_INCRIT(410, interval < 0xFFFFU);
#endif

#ifndef Q_UNSAFE
    QTimeEvtCtr const ctr = me->ctr;
 80040b0:	6922      	ldr	r2, [r4, #16]
#endif

    uint8_t const tickRate = me->tickRate;
 80040b2:	7e23      	ldrb	r3, [r4, #24]

    // nTicks must be != 0 for arming a time event
    Q_REQUIRE_INCRIT(440, nTicks != 0U);
 80040b4:	2d00      	cmp	r5, #0
 80040b6:	d104      	bne.n	80040c2 <QTimeEvt_armX+0x1e>
 80040b8:	21dc      	movs	r1, #220	@ 0xdc
 80040ba:	4813      	ldr	r0, [pc, #76]	@ (8004108 <QTimeEvt_armX+0x64>)

    // the time event must not be already armed
    Q_REQUIRE_INCRIT(450, ctr == 0U);
 80040bc:	0049      	lsls	r1, r1, #1
 80040be:	f7fc fa45 	bl	800054c <Q_onError>
 80040c2:	2a00      	cmp	r2, #0
 80040c4:	d002      	beq.n	80040cc <QTimeEvt_armX+0x28>
 80040c6:	21e1      	movs	r1, #225	@ 0xe1
 80040c8:	480f      	ldr	r0, [pc, #60]	@ (8004108 <QTimeEvt_armX+0x64>)
 80040ca:	e7f7      	b.n	80040bc <QTimeEvt_armX+0x18>

    // the AO associated with this time event must be valid
    Q_REQUIRE_INCRIT(460, me->act != (void *)0);
 80040cc:	68e2      	ldr	r2, [r4, #12]
 80040ce:	2a00      	cmp	r2, #0
 80040d0:	d102      	bne.n	80040d8 <QTimeEvt_armX+0x34>
 80040d2:	21e6      	movs	r1, #230	@ 0xe6
 80040d4:	480c      	ldr	r0, [pc, #48]	@ (8004108 <QTimeEvt_armX+0x64>)
 80040d6:	e7f1      	b.n	80040bc <QTimeEvt_armX+0x18>

    // the tick rate of this time event must be in range
    Q_REQUIRE_INCRIT(470, tickRate < QF_MAX_TICK_RATE);
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <QTimeEvt_armX+0x3e>
 80040dc:	21eb      	movs	r1, #235	@ 0xeb
 80040de:	480a      	ldr	r0, [pc, #40]	@ (8004108 <QTimeEvt_armX+0x64>)
 80040e0:	e7ec      	b.n	80040bc <QTimeEvt_armX+0x18>

    // is the time event unlinked?
    // NOTE: For the duration of a single clock tick of the specified tick
    // rate a time event can be disarmed and yet still linked into the list
    // because un-linking is performed exclusively in QTimeEvt_tick_().
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 80040e2:	2319      	movs	r3, #25
    me->ctr = (QTimeEvtCtr)nTicks;
 80040e4:	6125      	str	r5, [r4, #16]
    me->interval = (QTimeEvtCtr)interval;
 80040e6:	6166      	str	r6, [r4, #20]
    if ((me->flags & QTE_FLAG_IS_LINKED) == 0U) {
 80040e8:	56e3      	ldrsb	r3, [r4, r3]
 80040ea:	7e62      	ldrb	r2, [r4, #25]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	db07      	blt.n	8004100 <QTimeEvt_armX+0x5c>
        // Only later, inside QTimeEvt_tick_(), the "freshly armed"
        // list is appended to the main list of armed time events based on
        // timeEvtHead_[tickRate].next. Again, this is to keep any
        // changes to the main list exclusively inside QTimeEvt_tick_().

        me->flags |= QTE_FLAG_IS_LINKED; // mark as linked
 80040f0:	2380      	movs	r3, #128	@ 0x80
 80040f2:	425b      	negs	r3, r3
 80040f4:	4313      	orrs	r3, r2
 80040f6:	7663      	strb	r3, [r4, #25]
        me->next = (QTimeEvt *)QTimeEvt_timeEvtHead_[tickRate].act;
 80040f8:	4b04      	ldr	r3, [pc, #16]	@ (800410c <QTimeEvt_armX+0x68>)
 80040fa:	68da      	ldr	r2, [r3, #12]
 80040fc:	60a2      	str	r2, [r4, #8]
        QTimeEvt_timeEvtHead_[tickRate].act = me;
 80040fe:	60dc      	str	r4, [r3, #12]
        QS_TEC_PRE(nTicks);   // the # ticks
        QS_TEC_PRE(interval); // the interval
        QS_U8_PRE(tickRate);  // tick rate
    QS_END_PRE()

    QF_CRIT_EXIT();
 8004100:	f7ff fb9e 	bl	8003840 <QF_crit_exit_>
}
 8004104:	bd70      	pop	{r4, r5, r6, pc}
 8004106:	46c0      	nop			@ (mov r8, r8)
 8004108:	080060e7 	.word	0x080060e7
 800410c:	20000534 	.word	0x20000534

08004110 <QTimeEvt_disarm>:

//............................................................................
//! @public @memberof QTimeEvt
bool QTimeEvt_disarm(QTimeEvt * const me) {
 8004110:	b510      	push	{r4, lr}
 8004112:	0004      	movs	r4, r0
    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004114:	f7ff fb86 	bl	8003824 <QF_crit_entry_>
    uint_fast8_t const qsId = QACTIVE_CAST_(me->act)->prio;
#endif

    // was the time event actually armed?
    bool wasArmed = false;
    if (ctr != 0U) {
 8004118:	6923      	ldr	r3, [r4, #16]
 800411a:	2140      	movs	r1, #64	@ 0x40
 800411c:	7e62      	ldrb	r2, [r4, #25]
 800411e:	2b00      	cmp	r3, #0
 8004120:	d008      	beq.n	8004134 <QTimeEvt_disarm+0x24>
        wasArmed = true;
        me->flags |= QTE_FLAG_WAS_DISARMED;
        me->ctr = 0U; // schedule removal from the list
 8004122:	2300      	movs	r3, #0
        me->flags |= QTE_FLAG_WAS_DISARMED;
 8004124:	4311      	orrs	r1, r2
 8004126:	7661      	strb	r1, [r4, #25]
        me->ctr = 0U; // schedule removal from the list
 8004128:	6123      	str	r3, [r4, #16]
        wasArmed = true;
 800412a:	2401      	movs	r4, #1
            QS_OBJ_PRE(me->act);      // the target AO
            QS_U8_PRE(me->tickRate);  // tick rate
        QS_END_PRE()
    }

    QF_CRIT_EXIT();
 800412c:	f7ff fb88 	bl	8003840 <QF_crit_exit_>

    return wasArmed;
}
 8004130:	0020      	movs	r0, r4
 8004132:	bd10      	pop	{r4, pc}
        me->flags &= (uint8_t)(~QTE_FLAG_WAS_DISARMED & 0xFFU);
 8004134:	438a      	bics	r2, r1
 8004136:	7662      	strb	r2, [r4, #25]
    bool wasArmed = false;
 8004138:	001c      	movs	r4, r3
 800413a:	e7f7      	b.n	800412c <QTimeEvt_disarm+0x1c>

0800413c <QTimeEvt_init>:
    for (uint_fast8_t tickRate = 0U;
         tickRate < Q_DIM(QTimeEvt_timeEvtHead_);
         ++tickRate)
    {
        // time event head has invalid AO and Q_USER_SIG as signal
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 800413c:	2300      	movs	r3, #0
void QTimeEvt_init(void) {
 800413e:	b510      	push	{r4, lr}
        QTimeEvt_ctorX(&QTimeEvt_timeEvtHead_[tickRate],
 8004140:	2204      	movs	r2, #4
 8004142:	0019      	movs	r1, r3
 8004144:	4801      	ldr	r0, [pc, #4]	@ (800414c <QTimeEvt_init+0x10>)
 8004146:	f7ff ff8b 	bl	8004060 <QTimeEvt_ctorX>
                       (QActive *)0, Q_USER_SIG, tickRate);
    }
}
 800414a:	bd10      	pop	{r4, pc}
 800414c:	20000534 	.word	0x20000534

08004150 <QTimeEvt_expire_>:
//! @private @memberof QTimeEvt
QTimeEvt * QTimeEvt_expire_(QTimeEvt * const me,
    QTimeEvt * const prev_link,
    QActive const * const act,
    uint_fast8_t const tickRate)
{
 8004150:	0003      	movs	r3, r0
    Q_UNUSED_PAR(act);
    Q_UNUSED_PAR(tickRate);
#endif

    QTimeEvt *prev = prev_link;
    if (me->interval != 0U) { // periodic time evt?
 8004152:	695a      	ldr	r2, [r3, #20]
{
 8004154:	0008      	movs	r0, r1
        me->ctr = me->interval; // rearm the time event
 8004156:	611a      	str	r2, [r3, #16]
    if (me->interval != 0U) { // periodic time evt?
 8004158:	2a00      	cmp	r2, #0
 800415a:	d001      	beq.n	8004160 <QTimeEvt_expire_+0x10>
        prev = me; // advance to this time event
 800415c:	0018      	movs	r0, r3
        QS_OBJ_PRE(act);          // the target AO
        QS_U8_PRE(tickRate);      // tick rate
    QS_END_PRE()

    return prev;
}
 800415e:	4770      	bx	lr
        prev->next = me->next;
 8004160:	689a      	ldr	r2, [r3, #8]
 8004162:	608a      	str	r2, [r1, #8]
        me->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 8004164:	217f      	movs	r1, #127	@ 0x7f
 8004166:	7e5a      	ldrb	r2, [r3, #25]
 8004168:	400a      	ands	r2, r1
 800416a:	765a      	strb	r2, [r3, #25]
    return prev;
 800416c:	e7f7      	b.n	800415e <QTimeEvt_expire_+0xe>
	...

08004170 <QTimeEvt_tick_>:
{
 8004170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004172:	0004      	movs	r4, r0
    QF_CRIT_ENTRY();
 8004174:	f7ff fb56 	bl	8003824 <QF_crit_entry_>
    QTimeEvt *prev = &QTimeEvt_timeEvtHead_[tickRate];
 8004178:	4d1e      	ldr	r5, [pc, #120]	@ (80041f4 <QTimeEvt_tick_+0x84>)
 800417a:	002e      	movs	r6, r5
    Q_REQUIRE_INCRIT(800, tickRate < Q_DIM(QTimeEvt_timeEvtHead_));
 800417c:	2c00      	cmp	r4, #0
 800417e:	d004      	beq.n	800418a <QTimeEvt_tick_+0x1a>
 8004180:	21c8      	movs	r1, #200	@ 0xc8
 8004182:	481d      	ldr	r0, [pc, #116]	@ (80041f8 <QTimeEvt_tick_+0x88>)
 8004184:	0089      	lsls	r1, r1, #2
 8004186:	f7fc f9e1 	bl	800054c <Q_onError>
        QTimeEvt *te = prev->next; // advance down the time evt. list
 800418a:	68ac      	ldr	r4, [r5, #8]
        if (te == (QTimeEvt *)0) { // end of the list?
 800418c:	2c00      	cmp	r4, #0
 800418e:	d105      	bne.n	800419c <QTimeEvt_tick_+0x2c>
            te = QTimeEvt_timeEvtHead_[tickRate].act;
 8004190:	68f4      	ldr	r4, [r6, #12]
            if (te == (void *)0) { // no newly-armed time events?
 8004192:	2c00      	cmp	r4, #0
 8004194:	d02a      	beq.n	80041ec <QTimeEvt_tick_+0x7c>
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 8004196:	2300      	movs	r3, #0
            prev->next = te;
 8004198:	60ac      	str	r4, [r5, #8]
            QTimeEvt_timeEvtHead_[tickRate].act = (void *)0;
 800419a:	60f3      	str	r3, [r6, #12]
        QTimeEvtCtr ctr = te->ctr; // move member into temporary
 800419c:	6923      	ldr	r3, [r4, #16]
        if (ctr == 0U) { // time event scheduled for removal?
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10c      	bne.n	80041bc <QTimeEvt_tick_+0x4c>
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80041a2:	227f      	movs	r2, #127	@ 0x7f
            prev->next = te->next;
 80041a4:	68a3      	ldr	r3, [r4, #8]
 80041a6:	60ab      	str	r3, [r5, #8]
            te->flags &= (uint8_t)(~QTE_FLAG_IS_LINKED & 0xFFU);
 80041a8:	7e63      	ldrb	r3, [r4, #25]
 80041aa:	4013      	ands	r3, r2
 80041ac:	7663      	strb	r3, [r4, #25]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80041ae:	f7ff fb47 	bl	8003840 <QF_crit_exit_>
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 80041b2:	002c      	movs	r4, r5
        QF_CRIT_ENTRY(); // re-enter crit. section to continue the loop
 80041b4:	f7ff fb36 	bl	8003824 <QF_crit_entry_>
    for (;;) {
 80041b8:	0025      	movs	r5, r4
 80041ba:	e7e6      	b.n	800418a <QTimeEvt_tick_+0x1a>
        else if (ctr == 1U) { // is time event about to expire?
 80041bc:	2b01      	cmp	r3, #1
 80041be:	d110      	bne.n	80041e2 <QTimeEvt_tick_+0x72>
            QActive * const act = (QActive *)te->act;
 80041c0:	68e7      	ldr	r7, [r4, #12]
            prev = QTimeEvt_expire_(te, prev, act, tickRate);
 80041c2:	0029      	movs	r1, r5
 80041c4:	003a      	movs	r2, r7
 80041c6:	2300      	movs	r3, #0
 80041c8:	0020      	movs	r0, r4
 80041ca:	f7ff ffc1 	bl	8004150 <QTimeEvt_expire_>
 80041ce:	0005      	movs	r5, r0
            QF_CRIT_EXIT(); // exit crit. section before posting
 80041d0:	f7ff fb36 	bl	8003840 <QF_crit_exit_>
            QACTIVE_POST(act, &te->super, sender);
 80041d4:	2300      	movs	r3, #0
 80041d6:	0021      	movs	r1, r4
 80041d8:	0038      	movs	r0, r7
 80041da:	4a08      	ldr	r2, [pc, #32]	@ (80041fc <QTimeEvt_tick_+0x8c>)
 80041dc:	f7ff fd4c 	bl	8003c78 <QActive_post_>
 80041e0:	e7e7      	b.n	80041b2 <QTimeEvt_tick_+0x42>
            --ctr; // decrement the tick counter
 80041e2:	3b01      	subs	r3, #1
            te->ctr = ctr; // update the member original
 80041e4:	6123      	str	r3, [r4, #16]
            QF_CRIT_EXIT(); // exit crit. section to reduce latency
 80041e6:	f7ff fb2b 	bl	8003840 <QF_crit_exit_>
 80041ea:	e7e3      	b.n	80041b4 <QTimeEvt_tick_+0x44>
    QF_CRIT_EXIT();
 80041ec:	f7ff fb28 	bl	8003840 <QF_crit_exit_>
}
 80041f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041f2:	46c0      	nop			@ (mov r8, r8)
 80041f4:	20000534 	.word	0x20000534
 80041f8:	080060e7 	.word	0x080060e7
 80041fc:	0000ffff 	.word	0x0000ffff

08004200 <QK_sched_>:
    }
}

//............................................................................
//! @static @private @memberof QK
uint_fast8_t QK_sched_(void) {
 8004200:	b510      	push	{r4, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = 0U; // assume NO activation needed
    if (QPSet_notEmpty(&QK_priv_.readySet)) {
 8004202:	4c0a      	ldr	r4, [pc, #40]	@ (800422c <QK_sched_+0x2c>)
 8004204:	0020      	movs	r0, r4
 8004206:	f7ff fef4 	bl	8003ff2 <QPSet_notEmpty>
 800420a:	2800      	cmp	r0, #0
 800420c:	d101      	bne.n	8004212 <QK_sched_+0x12>
    uint8_t p = 0U; // assume NO activation needed
 800420e:	2000      	movs	r0, #0
            }
        }
    }

    return p; // the next priority or 0
}
 8004210:	bd10      	pop	{r4, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004212:	0020      	movs	r0, r4
 8004214:	f7ff ff00 	bl	8004018 <QPSet_findMax>
        if (p <= QK_priv_.actThre) {
 8004218:	79a3      	ldrb	r3, [r4, #6]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 800421a:	b2c0      	uxtb	r0, r0
        if (p <= QK_priv_.actThre) {
 800421c:	4283      	cmp	r3, r0
 800421e:	d2f6      	bcs.n	800420e <QK_sched_+0xe>
            if (p <= QK_priv_.lockCeil) {
 8004220:	79e3      	ldrb	r3, [r4, #7]
 8004222:	4283      	cmp	r3, r0
 8004224:	d2f3      	bcs.n	800420e <QK_sched_+0xe>
                QK_priv_.nextPrio = p; // next AO to run
 8004226:	7160      	strb	r0, [r4, #5]
 8004228:	e7f2      	b.n	8004210 <QK_sched_+0x10>
 800422a:	46c0      	nop			@ (mov r8, r8)
 800422c:	20000550 	.word	0x20000550

08004230 <QK_sched_act_>:
    uint_fast8_t const pthre_in)
{
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t p = act->prio;
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004230:	6943      	ldr	r3, [r0, #20]
{
 8004232:	b570      	push	{r4, r5, r6, lr}
 8004234:	000d      	movs	r5, r1
 8004236:	4c0c      	ldr	r4, [pc, #48]	@ (8004268 <QK_sched_act_+0x38>)
    if (act->eQueue.frontEvt == (QEvt *)0) { // empty queue?
 8004238:	2b00      	cmp	r3, #0
 800423a:	d103      	bne.n	8004244 <QK_sched_act_+0x14>
        QPSet_remove(&QK_priv_.readySet, p);
 800423c:	7b01      	ldrb	r1, [r0, #12]
 800423e:	0020      	movs	r0, r4
 8004240:	f7ff fee3 	bl	800400a <QPSet_remove>
    }

    if (QPSet_isEmpty(&QK_priv_.readySet)) { // no AOs ready to run?
 8004244:	0020      	movs	r0, r4
 8004246:	f7ff fecf 	bl	8003fe8 <QPSet_isEmpty>
 800424a:	2800      	cmp	r0, #0
 800424c:	d001      	beq.n	8004252 <QK_sched_act_+0x22>
        p = 0U; // no activation needed
 800424e:	2000      	movs	r0, #0
            }
        }
    }

    return p;
}
 8004250:	bd70      	pop	{r4, r5, r6, pc}
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004252:	0020      	movs	r0, r4
 8004254:	f7ff fee0 	bl	8004018 <QPSet_findMax>
        if (p <= pthre_in) {
 8004258:	b2c3      	uxtb	r3, r0
 800425a:	429d      	cmp	r5, r3
 800425c:	d2f7      	bcs.n	800424e <QK_sched_act_+0x1e>
            if (p <= QK_priv_.lockCeil) {
 800425e:	79e3      	ldrb	r3, [r4, #7]
        p = (uint8_t)QPSet_findMax(&QK_priv_.readySet);
 8004260:	b2c0      	uxtb	r0, r0
            if (p <= QK_priv_.lockCeil) {
 8004262:	4283      	cmp	r3, r0
 8004264:	d2f3      	bcs.n	800424e <QK_sched_act_+0x1e>
 8004266:	e7f3      	b.n	8004250 <QK_sched_act_+0x20>
 8004268:	20000550 	.word	0x20000550

0800426c <QK_activate_>:

//............................................................................
//! @static @private @memberof QK
void QK_activate_(void) {
 800426c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
    // NOTE: this function is entered with interrupts DISABLED

    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 800426e:	4b24      	ldr	r3, [pc, #144]	@ (8004300 <QK_activate_+0x94>)
    uint8_t p = QK_priv_.nextPrio; // next prio to run
 8004270:	795c      	ldrb	r4, [r3, #5]
    uint8_t const prio_in = QK_priv_.actPrio; // save initial prio.
 8004272:	791e      	ldrb	r6, [r3, #4]

    // the activated AO's prio must be in range and cannot be 0 (idle thread)
    Q_REQUIRE_INCRIT(520, (0U < p) && (p <= QF_MAX_ACTIVE));
 8004274:	1e62      	subs	r2, r4, #1
 8004276:	2a1f      	cmp	r2, #31
 8004278:	d903      	bls.n	8004282 <QK_activate_+0x16>
 800427a:	2182      	movs	r1, #130	@ 0x82
 800427c:	4821      	ldr	r0, [pc, #132]	@ (8004304 <QK_activate_+0x98>)
    uint8_t pthre_in = 0U; // assume preempting the idle thread
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
        QActive const * const a = QActive_registry_[prio_in];

        // the AO must be registered at prio. prio_in
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 800427e:	0089      	lsls	r1, r1, #2
 8004280:	e003      	b.n	800428a <QK_activate_+0x1e>
    Q_REQUIRE_INCRIT(530, prio_in < p);
 8004282:	42a6      	cmp	r6, r4
 8004284:	d303      	bcc.n	800428e <QK_activate_+0x22>
 8004286:	481f      	ldr	r0, [pc, #124]	@ (8004304 <QK_activate_+0x98>)
 8004288:	491f      	ldr	r1, [pc, #124]	@ (8004308 <QK_activate_+0x9c>)
 800428a:	f7fc f95f 	bl	800054c <Q_onError>
    QK_priv_.nextPrio = 0U; // clear for the next time
 800428e:	2200      	movs	r2, #0
 8004290:	715a      	strb	r2, [r3, #5]
    if (prio_in > 0U) { // preempting a regular thread (NOT the idle thread)?
 8004292:	4296      	cmp	r6, r2
 8004294:	d011      	beq.n	80042ba <QK_activate_+0x4e>
        QActive const * const a = QActive_registry_[prio_in];
 8004296:	4b1d      	ldr	r3, [pc, #116]	@ (800430c <QK_activate_+0xa0>)
 8004298:	00b2      	lsls	r2, r6, #2
 800429a:	58d3      	ldr	r3, [r2, r3]
        Q_ASSERT_INCRIT(540, a != (QActive *)0);
 800429c:	2b00      	cmp	r3, #0
 800429e:	d102      	bne.n	80042a6 <QK_activate_+0x3a>
 80042a0:	2187      	movs	r1, #135	@ 0x87
 80042a2:	4818      	ldr	r0, [pc, #96]	@ (8004304 <QK_activate_+0x98>)
 80042a4:	e7eb      	b.n	800427e <QK_activate_+0x12>

        pthre_in = a->pthre;
 80042a6:	7b5b      	ldrb	r3, [r3, #13]
 80042a8:	9300      	str	r3, [sp, #0]
    }

    // loop until no more ready-to-run AOs of higher pthre than the initial
    do  {
        QActive * const a = QActive_registry_[p];
 80042aa:	4b18      	ldr	r3, [pc, #96]	@ (800430c <QK_activate_+0xa0>)
 80042ac:	00a2      	lsls	r2, r4, #2
 80042ae:	58d5      	ldr	r5, [r2, r3]

        // the AO must be registered at prio. p
        Q_ASSERT_INCRIT(570, a != (QActive *)0);
 80042b0:	2d00      	cmp	r5, #0
 80042b2:	d104      	bne.n	80042be <QK_activate_+0x52>
 80042b4:	4813      	ldr	r0, [pc, #76]	@ (8004304 <QK_activate_+0x98>)
 80042b6:	4916      	ldr	r1, [pc, #88]	@ (8004310 <QK_activate_+0xa4>)
 80042b8:	e7e7      	b.n	800428a <QK_activate_+0x1e>
    uint8_t pthre_in = 0U; // assume preempting the idle thread
 80042ba:	9600      	str	r6, [sp, #0]
 80042bc:	e7f5      	b.n	80042aa <QK_activate_+0x3e>
        uint8_t const pthre = a->pthre;
 80042be:	7b6b      	ldrb	r3, [r5, #13]

        // set new active prio. and preemption-threshold
        QK_priv_.actPrio = p;
 80042c0:	4f0f      	ldr	r7, [pc, #60]	@ (8004300 <QK_activate_+0x94>)
        QK_priv_.actThre = pthre;
 80042c2:	71bb      	strb	r3, [r7, #6]
        QK_priv_.actPrio = p;
 80042c4:	713c      	strb	r4, [r7, #4]

            pprev = p; // update previous prio.
        }
#endif // QF_ON_CONTEXT_SW || Q_SPY

        QF_INT_ENABLE(); // unconditionally enable interrupts
 80042c6:	f7ff fa9f 	bl	8003808 <QF_int_enable_>

        QEvt const * const e = QActive_get_(a);
 80042ca:	0028      	movs	r0, r5
 80042cc:	f7ff fd2c 	bl	8003d28 <QActive_get_>
        // NOTE QActive_get_() performs QF_MEM_APP() before return

        // dispatch event (virtual call)
        (*a->super.vptr->dispatch)(&a->super, e, p);
 80042d0:	682b      	ldr	r3, [r5, #0]
 80042d2:	0022      	movs	r2, r4
 80042d4:	0001      	movs	r1, r0
 80042d6:	685b      	ldr	r3, [r3, #4]
        QEvt const * const e = QActive_get_(a);
 80042d8:	9001      	str	r0, [sp, #4]
        (*a->super.vptr->dispatch)(&a->super, e, p);
 80042da:	0028      	movs	r0, r5
 80042dc:	4798      	blx	r3
#if (QF_MAX_EPOOL > 0U)
        QF_gc(e);
 80042de:	9801      	ldr	r0, [sp, #4]
 80042e0:	f7ff fd84 	bl	8003dec <QF_gc>
#endif

        // determine the next highest-prio. AO ready to run...
        QF_INT_DISABLE(); // unconditionally disable interrupts
 80042e4:	f7ff fa82 	bl	80037ec <QF_int_disable_>

        // schedule next AO
        p = (uint8_t)QK_sched_act_(a, pthre_in);
 80042e8:	0028      	movs	r0, r5
 80042ea:	9900      	ldr	r1, [sp, #0]
 80042ec:	f7ff ffa0 	bl	8004230 <QK_sched_act_>
 80042f0:	b2c4      	uxtb	r4, r0

    } while (p != 0U);
 80042f2:	2c00      	cmp	r4, #0
 80042f4:	d1d9      	bne.n	80042aa <QK_activate_+0x3e>

    // restore the active prio. and preemption-threshold
    QK_priv_.actPrio = prio_in;
    QK_priv_.actThre = pthre_in;
 80042f6:	9b00      	ldr	r3, [sp, #0]
    QK_priv_.actPrio = prio_in;
 80042f8:	713e      	strb	r6, [r7, #4]
    QK_priv_.actThre = pthre_in;
 80042fa:	71bb      	strb	r3, [r7, #6]
        QF_onContextSw(QActive_registry_[pprev], (QActive *)0);
#endif // QF_ON_CONTEXT_SW
    }

#endif // QF_ON_CONTEXT_SW || Q_SPY
}
 80042fc:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80042fe:	46c0      	nop			@ (mov r8, r8)
 8004300:	20000550 	.word	0x20000550
 8004304:	080060ef 	.word	0x080060ef
 8004308:	00000212 	.word	0x00000212
 800430c:	200004b0 	.word	0x200004b0
 8004310:	0000023a 	.word	0x0000023a

08004314 <QF_init>:

//............................................................................
//! @static @public @memberof QF
void QF_init(void) {
    // setup the QK scheduler as initially locked and not running
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004314:	2221      	movs	r2, #33	@ 0x21
void QF_init(void) {
 8004316:	b510      	push	{r4, lr}
    QK_priv_.lockCeil = (QF_MAX_ACTIVE + 1U); // scheduler locked
 8004318:	4b03      	ldr	r3, [pc, #12]	@ (8004328 <QF_init+0x14>)
 800431a:	71da      	strb	r2, [r3, #7]

#ifndef Q_UNSAFE
    QTimeEvt_init(); // initialize QTimeEvts
 800431c:	f7ff ff0e 	bl	800413c <QTimeEvt_init>
#endif // Q_UNSAFE

#ifdef QK_INIT
    QK_INIT(); // port-specific initialization of the QK kernel
 8004320:	f7ff fa9c 	bl	800385c <QK_init>
#endif
}
 8004324:	bd10      	pop	{r4, pc}
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	20000550 	.word	0x20000550

0800432c <QF_run>:
    // nothing else to do for the preemptive QK kernel
}

//............................................................................
//! @static @public @memberof QF
int_t QF_run(void) {
 800432c:	b510      	push	{r4, lr}
    QF_INT_DISABLE();
 800432e:	f7ff fa5d 	bl	80037ec <QF_int_disable_>

#ifdef QK_START
    QK_START(); // port-specific startup of the QK kernel
#endif

    QK_priv_.lockCeil = 0U; // unlock the QK scheduler
 8004332:	2200      	movs	r2, #0
 8004334:	4b07      	ldr	r3, [pc, #28]	@ (8004354 <QF_run+0x28>)
 8004336:	71da      	strb	r2, [r3, #7]
    // officially switch to the idle context
    QF_onContextSw((QActive *)0, QActive_registry_[QK_priv_.nextPrio]);
#endif

    // activate AOs to process events posted so far
    if (QK_sched_() != 0U) {
 8004338:	f7ff ff62 	bl	8004200 <QK_sched_>
 800433c:	2800      	cmp	r0, #0
 800433e:	d001      	beq.n	8004344 <QF_run+0x18>
        QK_activate_();
 8004340:	f7ff ff94 	bl	800426c <QK_activate_>
    }

    QF_INT_ENABLE();
 8004344:	f7ff fa60 	bl	8003808 <QF_int_enable_>

    QF_onStartup(); // app. callback: configure and enable interrupts
 8004348:	f7fc f9be 	bl	80006c8 <QF_onStartup>

    for (;;) { // QK idle loop...
        QK_onIdle(); // application-specific QK idle callback
 800434c:	f7fc f9f6 	bl	800073c <QK_onIdle>
    for (;;) { // QK idle loop...
 8004350:	e7fc      	b.n	800434c <QF_run+0x20>
 8004352:	46c0      	nop			@ (mov r8, r8)
 8004354:	20000550 	.word	0x20000550

08004358 <QActive_start>:
    QEvtPtr * const qSto,
    uint_fast16_t const qLen,
    void * const stkSto,
    uint_fast16_t const stkSize,
    void const * const par)
{
 8004358:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800435a:	0004      	movs	r4, r0
 800435c:	001e      	movs	r6, r3
 800435e:	000f      	movs	r7, r1
 8004360:	0015      	movs	r5, r2
    Q_UNUSED_PAR(stkSto);  // not needed in QK
    Q_UNUSED_PAR(stkSize); // not needed in QK

    QF_CRIT_STAT
    QF_CRIT_ENTRY();
 8004362:	f7ff fa5f 	bl	8003824 <QF_crit_entry_>

    // the VPTR for this AO must be valid
    Q_REQUIRE_INCRIT(900, me->super.vptr != (struct QAsmVtable *)0);
 8004366:	6823      	ldr	r3, [r4, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d104      	bne.n	8004376 <QActive_start+0x1e>
 800436c:	21e1      	movs	r1, #225	@ 0xe1
 800436e:	4813      	ldr	r0, [pc, #76]	@ (80043bc <QActive_start+0x64>)
 8004370:	0089      	lsls	r1, r1, #2

    // stack storage must NOT be provided for an AO (QK does not need it)
    Q_REQUIRE_INCRIT(910, stkSto == (void *)0);
 8004372:	f7fc f8eb 	bl	800054c <Q_onError>
 8004376:	9b06      	ldr	r3, [sp, #24]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d002      	beq.n	8004382 <QActive_start+0x2a>
 800437c:	480f      	ldr	r0, [pc, #60]	@ (80043bc <QActive_start+0x64>)
 800437e:	4910      	ldr	r1, [pc, #64]	@ (80043c0 <QActive_start+0x68>)
 8004380:	e7f7      	b.n	8004372 <QActive_start+0x1a>
    QF_CRIT_EXIT();
 8004382:	f7ff fa5d 	bl	8003840 <QF_crit_exit_>

    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
    me->pthre = (uint8_t)(prioSpec >> 8U);   // preemption-threshold
    QActive_register_(me); // register this AO with the framework
 8004386:	0020      	movs	r0, r4
    me->prio  = (uint8_t)(prioSpec & 0xFFU); // prio. of the AO
 8004388:	81a7      	strh	r7, [r4, #12]
    QActive_register_(me); // register this AO with the framework
 800438a:	f7ff fddf 	bl	8003f4c <QActive_register_>

    QEQueue_init(&me->eQueue, qSto, qLen); // init the built-in queue
 800438e:	0020      	movs	r0, r4
 8004390:	0032      	movs	r2, r6
 8004392:	0029      	movs	r1, r5
 8004394:	3014      	adds	r0, #20
 8004396:	f7ff fe45 	bl	8004024 <QEQueue_init>

    // top-most initial tran. (virtual call)
    (*me->super.vptr->init)(&me->super, par, me->prio);
 800439a:	6823      	ldr	r3, [r4, #0]
 800439c:	0020      	movs	r0, r4
 800439e:	7b22      	ldrb	r2, [r4, #12]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	9908      	ldr	r1, [sp, #32]
 80043a4:	4798      	blx	r3
    QS_FLUSH(); // flush the trace buffer to the host

    // see if this AO needs to be scheduled if QK is already running
    QF_CRIT_ENTRY();
 80043a6:	f7ff fa3d 	bl	8003824 <QF_crit_entry_>
    if (QK_sched_() != 0U) { // activation needed?
 80043aa:	f7ff ff29 	bl	8004200 <QK_sched_>
 80043ae:	2800      	cmp	r0, #0
 80043b0:	d001      	beq.n	80043b6 <QActive_start+0x5e>
        QK_activate_();
 80043b2:	f7ff ff5b 	bl	800426c <QK_activate_>
    }
    QF_CRIT_EXIT();
 80043b6:	f7ff fa43 	bl	8003840 <QF_crit_exit_>
}
 80043ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80043bc:	080060ef 	.word	0x080060ef
 80043c0:	0000038e 	.word	0x0000038e

080043c4 <csn_high>:
#include "NRF24.h"

extern SPI_HandleTypeDef hspiX;


void csn_high(void){
 80043c4:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 1);
 80043c6:	2201      	movs	r2, #1
 80043c8:	2102      	movs	r1, #2
 80043ca:	4802      	ldr	r0, [pc, #8]	@ (80043d4 <csn_high+0x10>)
 80043cc:	f7fd fb96 	bl	8001afc <HAL_GPIO_WritePin>
}
 80043d0:	bd10      	pop	{r4, pc}
 80043d2:	46c0      	nop			@ (mov r8, r8)
 80043d4:	50000400 	.word	0x50000400

080043d8 <csn_low>:

void csn_low(void){
 80043d8:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(csn_gpio_port, csn_gpio_pin, 0);
 80043da:	2200      	movs	r2, #0
 80043dc:	2102      	movs	r1, #2
 80043de:	4802      	ldr	r0, [pc, #8]	@ (80043e8 <csn_low+0x10>)
 80043e0:	f7fd fb8c 	bl	8001afc <HAL_GPIO_WritePin>
}
 80043e4:	bd10      	pop	{r4, pc}
 80043e6:	46c0      	nop			@ (mov r8, r8)
 80043e8:	50000400 	.word	0x50000400

080043ec <ce_high>:

void ce_high(void){
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 80043ec:	2201      	movs	r2, #1
void ce_high(void){
 80043ee:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 1);
 80043f0:	0011      	movs	r1, r2
 80043f2:	4802      	ldr	r0, [pc, #8]	@ (80043fc <ce_high+0x10>)
 80043f4:	f7fd fb82 	bl	8001afc <HAL_GPIO_WritePin>
}
 80043f8:	bd10      	pop	{r4, pc}
 80043fa:	46c0      	nop			@ (mov r8, r8)
 80043fc:	50000400 	.word	0x50000400

08004400 <ce_low>:

void ce_low(void){
 8004400:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(ce_gpio_port, ce_gpio_pin, 0);
 8004402:	2200      	movs	r2, #0
 8004404:	2101      	movs	r1, #1
 8004406:	4802      	ldr	r0, [pc, #8]	@ (8004410 <ce_low+0x10>)
 8004408:	f7fd fb78 	bl	8001afc <HAL_GPIO_WritePin>
}
 800440c:	bd10      	pop	{r4, pc}
 800440e:	46c0      	nop			@ (mov r8, r8)
 8004410:	50000400 	.word	0x50000400

08004414 <nrf24_w_reg>:

void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 8004414:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}

	uint8_t cmd = W_REGISTER | reg;
 8004416:	466b      	mov	r3, sp
 8004418:	1ddc      	adds	r4, r3, #7
 800441a:	2320      	movs	r3, #32
 800441c:	4303      	orrs	r3, r0
void nrf24_w_reg(uint8_t reg, uint8_t *data, uint8_t size){
 800441e:	000d      	movs	r5, r1
 8004420:	0016      	movs	r6, r2
	uint8_t cmd = W_REGISTER | reg;
 8004422:	7023      	strb	r3, [r4, #0]

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004424:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 8004426:	f7ff ffd7 	bl	80043d8 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800442a:	4808      	ldr	r0, [pc, #32]	@ (800444c <nrf24_w_reg+0x38>)
 800442c:	0021      	movs	r1, r4
 800442e:	0004      	movs	r4, r0
 8004430:	00bf      	lsls	r7, r7, #2
 8004432:	003b      	movs	r3, r7
 8004434:	2201      	movs	r2, #1
 8004436:	f7fe fa61 	bl	80028fc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&hspiX, data, size, spi_w_timeout);
 800443a:	003b      	movs	r3, r7
 800443c:	0032      	movs	r2, r6
 800443e:	0029      	movs	r1, r5
 8004440:	0020      	movs	r0, r4
 8004442:	f7fe fa5b 	bl	80028fc <HAL_SPI_Transmit>

	csn_high();
 8004446:	f7ff ffbd 	bl	80043c4 <csn_high>
}
 800444a:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 800444c:	2000028c 	.word	0x2000028c

08004450 <nrf24_r_reg>:

uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 8004450:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_REGISTER | reg;
 8004452:	466b      	mov	r3, sp
	uint8_t data = 0;
 8004454:	466a      	mov	r2, sp
	uint8_t cmd = R_REGISTER | reg;
 8004456:	1d9f      	adds	r7, r3, #6
 8004458:	7198      	strb	r0, [r3, #6]
	uint8_t data = 0;
 800445a:	2300      	movs	r3, #0

	csn_low();

	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800445c:	26fa      	movs	r6, #250	@ 0xfa
uint8_t nrf24_r_reg(uint8_t reg, uint8_t size){
 800445e:	000d      	movs	r5, r1
	uint8_t data = 0;
 8004460:	71d3      	strb	r3, [r2, #7]
	csn_low();
 8004462:	f7ff ffb9 	bl	80043d8 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004466:	4c0a      	ldr	r4, [pc, #40]	@ (8004490 <nrf24_r_reg+0x40>)
 8004468:	00b6      	lsls	r6, r6, #2
 800446a:	0033      	movs	r3, r6
 800446c:	0039      	movs	r1, r7
 800446e:	2201      	movs	r2, #1
 8004470:	0020      	movs	r0, r4
 8004472:	f7fe fa43 	bl	80028fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, &data, size, spi_r_timeout);
 8004476:	4669      	mov	r1, sp
 8004478:	0033      	movs	r3, r6
 800447a:	002a      	movs	r2, r5
 800447c:	3107      	adds	r1, #7
 800447e:	0020      	movs	r0, r4
 8004480:	f7fe fc54 	bl	8002d2c <HAL_SPI_Receive>

	csn_high();
 8004484:	f7ff ff9e 	bl	80043c4 <csn_high>

	return data;
 8004488:	466b      	mov	r3, sp
 800448a:	79d8      	ldrb	r0, [r3, #7]
}
 800448c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800448e:	46c0      	nop			@ (mov r8, r8)
 8004490:	2000028c 	.word	0x2000028c

08004494 <nrf24_w_spec_cmd>:

void nrf24_w_spec_cmd(uint8_t cmd){
 8004494:	b507      	push	{r0, r1, r2, lr}
 8004496:	466b      	mov	r3, sp
 8004498:	1dd9      	adds	r1, r3, #7
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800449a:	23fa      	movs	r3, #250	@ 0xfa
void nrf24_w_spec_cmd(uint8_t cmd){
 800449c:	7008      	strb	r0, [r1, #0]
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800449e:	2201      	movs	r2, #1
 80044a0:	4802      	ldr	r0, [pc, #8]	@ (80044ac <nrf24_w_spec_cmd+0x18>)
 80044a2:	009b      	lsls	r3, r3, #2
 80044a4:	f7fe fa2a 	bl	80028fc <HAL_SPI_Transmit>
}
 80044a8:	bd07      	pop	{r0, r1, r2, pc}
 80044aa:	46c0      	nop			@ (mov r8, r8)
 80044ac:	2000028c 	.word	0x2000028c

080044b0 <nrf24_pwr_up>:

void nrf24_r_spec_reg(uint8_t *data, uint8_t size){
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
}

void nrf24_pwr_up(void){
 80044b0:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 80044b2:	2400      	movs	r4, #0
 80044b4:	466b      	mov	r3, sp

	data = nrf24_r_reg(CONFIG, 1);
 80044b6:	2101      	movs	r1, #1
 80044b8:	0020      	movs	r0, r4
	uint8_t data = 0;
 80044ba:	71dc      	strb	r4, [r3, #7]
	data = nrf24_r_reg(CONFIG, 1);
 80044bc:	f7ff ffc8 	bl	8004450 <nrf24_r_reg>

	data |= (1 << PWR_UP);
 80044c0:	2302      	movs	r3, #2
 80044c2:	466a      	mov	r2, sp
 80044c4:	4303      	orrs	r3, r0
 80044c6:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 80044c8:	466b      	mov	r3, sp
 80044ca:	2201      	movs	r2, #1
 80044cc:	0020      	movs	r0, r4
 80044ce:	1dd9      	adds	r1, r3, #7
 80044d0:	f7ff ffa0 	bl	8004414 <nrf24_w_reg>
}
 80044d4:	bd13      	pop	{r0, r1, r4, pc}

080044d6 <nrf24_tx_pwr>:
	data &= ~(1 << PWR_UP);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_tx_pwr(uint8_t pwr){
 80044d6:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 80044d8:	2300      	movs	r3, #0
 80044da:	466a      	mov	r2, sp
void nrf24_tx_pwr(uint8_t pwr){
 80044dc:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 80044de:	2101      	movs	r1, #1
 80044e0:	2006      	movs	r0, #6
	uint8_t data = 0;
 80044e2:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 80044e4:	f7ff ffb4 	bl	8004450 <nrf24_r_reg>

	data &= 184;
 80044e8:	2347      	movs	r3, #71	@ 0x47
 80044ea:	4398      	bics	r0, r3

	data |= (pwr << RF_PWR);
 80044ec:	466b      	mov	r3, sp
 80044ee:	0064      	lsls	r4, r4, #1
 80044f0:	4320      	orrs	r0, r4
 80044f2:	71d8      	strb	r0, [r3, #7]

	nrf24_w_reg(RF_SETUP, &data, 1);
 80044f4:	2201      	movs	r2, #1
 80044f6:	2006      	movs	r0, #6
 80044f8:	1dd9      	adds	r1, r3, #7
 80044fa:	f7ff ff8b 	bl	8004414 <nrf24_w_reg>
}
 80044fe:	bd13      	pop	{r0, r1, r4, pc}

08004500 <nrf24_data_rate>:

void nrf24_data_rate(uint8_t bps){
 8004500:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 8004502:	2300      	movs	r3, #0
 8004504:	466a      	mov	r2, sp
void nrf24_data_rate(uint8_t bps){
 8004506:	0004      	movs	r4, r0

	data = nrf24_r_reg(RF_SETUP, 1);
 8004508:	2101      	movs	r1, #1
 800450a:	2006      	movs	r0, #6
	uint8_t data = 0;
 800450c:	71d3      	strb	r3, [r2, #7]
	data = nrf24_r_reg(RF_SETUP, 1);
 800450e:	f7ff ff9f 	bl	8004450 <nrf24_r_reg>

	data &= ~(1 << RF_DR_LOW) & ~(1 << RF_DR_HIGH);
 8004512:	23d7      	movs	r3, #215	@ 0xd7
 8004514:	4018      	ands	r0, r3

	if(bps == _2mbps){
		data |= (1 << RF_DR_HIGH);
 8004516:	3bcf      	subs	r3, #207	@ 0xcf
	if(bps == _2mbps){
 8004518:	2c01      	cmp	r4, #1
 800451a:	d002      	beq.n	8004522 <nrf24_data_rate+0x22>
	}else if(bps == _250kbps){
 800451c:	2c02      	cmp	r4, #2
 800451e:	d101      	bne.n	8004524 <nrf24_data_rate+0x24>
		data |= (1 << RF_DR_LOW);
 8004520:	2320      	movs	r3, #32
 8004522:	4318      	orrs	r0, r3
		data |= (1 << RF_DR_HIGH);
 8004524:	466b      	mov	r3, sp
 8004526:	71d8      	strb	r0, [r3, #7]
	}

	nrf24_w_reg(RF_SETUP, &data, 1);
 8004528:	2201      	movs	r2, #1
 800452a:	2006      	movs	r0, #6
 800452c:	1dd9      	adds	r1, r3, #7
 800452e:	f7ff ff71 	bl	8004414 <nrf24_w_reg>
}
 8004532:	bd13      	pop	{r0, r1, r4, pc}

08004534 <nrf24_set_channel>:

void nrf24_set_channel(uint8_t ch){
 8004534:	b507      	push	{r0, r1, r2, lr}
 8004536:	466b      	mov	r3, sp
 8004538:	1dd9      	adds	r1, r3, #7
 800453a:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(RF_CH, &ch, 1);
 800453c:	2201      	movs	r2, #1
 800453e:	2005      	movs	r0, #5
 8004540:	f7ff ff68 	bl	8004414 <nrf24_w_reg>
}
 8004544:	bd07      	pop	{r0, r1, r2, pc}

08004546 <nrf24_open_tx_pipe>:

void nrf24_open_tx_pipe(uint8_t *addr){
 8004546:	b510      	push	{r4, lr}
 8004548:	0001      	movs	r1, r0
	nrf24_w_reg(TX_ADDR, addr, 5);
 800454a:	2205      	movs	r2, #5
 800454c:	2010      	movs	r0, #16
 800454e:	f7ff ff61 	bl	8004414 <nrf24_w_reg>
}
 8004552:	bd10      	pop	{r4, pc}

08004554 <nrf24_pipe_pld_size>:

void nrf24_pipe_pld_size(uint8_t pipe, uint8_t size){
 8004554:	b507      	push	{r0, r1, r2, lr}
 8004556:	466b      	mov	r3, sp
 8004558:	71d9      	strb	r1, [r3, #7]
	if(size > 32){
 800455a:	2920      	cmp	r1, #32
 800455c:	d902      	bls.n	8004564 <nrf24_pipe_pld_size+0x10>
		size = 32;
 800455e:	2320      	movs	r3, #32
 8004560:	466a      	mov	r2, sp
 8004562:	71d3      	strb	r3, [r2, #7]
	}

	switch(pipe){
 8004564:	2805      	cmp	r0, #5
 8004566:	d80a      	bhi.n	800457e <nrf24_pipe_pld_size+0x2a>
	case 4:
		nrf24_w_reg(RX_PW_P4, &size, 1);

		break;
	case 5:
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004568:	466b      	mov	r3, sp
 800456a:	2201      	movs	r2, #1
 800456c:	1dd9      	adds	r1, r3, #7
	switch(pipe){
 800456e:	f7fb fdcb 	bl	8000108 <__gnu_thumb1_case_uqi>
 8004572:	0703      	.short	0x0703
 8004574:	0f0d0b09 	.word	0x0f0d0b09
		nrf24_w_reg(RX_PW_P0, &size, 1);
 8004578:	2011      	movs	r0, #17
		nrf24_w_reg(RX_PW_P5, &size, 1);
 800457a:	f7ff ff4b 	bl	8004414 <nrf24_w_reg>

		break;
	}
}
 800457e:	bd07      	pop	{r0, r1, r2, pc}
		nrf24_w_reg(RX_PW_P1, &size, 1);
 8004580:	2012      	movs	r0, #18
 8004582:	e7fa      	b.n	800457a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P2, &size, 1);
 8004584:	2013      	movs	r0, #19
 8004586:	e7f8      	b.n	800457a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P3, &size, 1);
 8004588:	2014      	movs	r0, #20
 800458a:	e7f6      	b.n	800457a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P4, &size, 1);
 800458c:	2015      	movs	r0, #21
 800458e:	e7f4      	b.n	800457a <nrf24_pipe_pld_size+0x26>
		nrf24_w_reg(RX_PW_P5, &size, 1);
 8004590:	2016      	movs	r0, #22
 8004592:	e7f2      	b.n	800457a <nrf24_pipe_pld_size+0x26>

08004594 <nrf24_open_rx_pipe>:

void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 8004594:	b573      	push	{r0, r1, r4, r5, r6, lr}

	uint8_t data = 0;
 8004596:	466b      	mov	r3, sp
 8004598:	1ddc      	adds	r4, r3, #7
 800459a:	2300      	movs	r3, #0
void nrf24_open_rx_pipe(uint8_t pipe, uint8_t *addr){
 800459c:	0006      	movs	r6, r0
 800459e:	000d      	movs	r5, r1

	data = nrf24_r_reg(EN_RXADDR, 1);
 80045a0:	2002      	movs	r0, #2
 80045a2:	2101      	movs	r1, #1
	uint8_t data = 0;
 80045a4:	7023      	strb	r3, [r4, #0]
	data = nrf24_r_reg(EN_RXADDR, 1);
 80045a6:	f7ff ff53 	bl	8004450 <nrf24_r_reg>
 80045aa:	7020      	strb	r0, [r4, #0]

	switch(pipe){
 80045ac:	2e05      	cmp	r6, #5
 80045ae:	d80e      	bhi.n	80045ce <nrf24_open_rx_pipe+0x3a>
 80045b0:	0030      	movs	r0, r6
 80045b2:	f7fb fda9 	bl	8000108 <__gnu_thumb1_case_uqi>
 80045b6:	1203      	.short	0x1203
 80045b8:	322a221a 	.word	0x322a221a
	case 0:
		nrf24_w_reg(RX_ADDR_P0, addr, 5);
 80045bc:	2205      	movs	r2, #5
 80045be:	0029      	movs	r1, r5
 80045c0:	200a      	movs	r0, #10
 80045c2:	f7ff ff27 	bl	8004414 <nrf24_w_reg>

		data |= (1 << ERX_P0);
 80045c6:	2301      	movs	r3, #1
 80045c8:	7822      	ldrb	r2, [r4, #0]
		data |= (1 << ERX_P4);
		break;
	case 5:
		nrf24_w_reg(RX_ADDR_P5, addr, 1);

		data |= (1 << ERX_P5);
 80045ca:	4313      	orrs	r3, r2
 80045cc:	7023      	strb	r3, [r4, #0]
		break;
	}

	nrf24_w_reg(EN_RXADDR, &data, 1);
 80045ce:	2201      	movs	r2, #1
 80045d0:	0021      	movs	r1, r4
 80045d2:	2002      	movs	r0, #2
 80045d4:	f7ff ff1e 	bl	8004414 <nrf24_w_reg>
}
 80045d8:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
		nrf24_w_reg(RX_ADDR_P1, addr, 5);
 80045da:	2205      	movs	r2, #5
 80045dc:	0029      	movs	r1, r5
 80045de:	200b      	movs	r0, #11
 80045e0:	f7ff ff18 	bl	8004414 <nrf24_w_reg>
		data |= (1 << ERX_P1);
 80045e4:	2302      	movs	r3, #2
 80045e6:	7822      	ldrb	r2, [r4, #0]
 80045e8:	e7ef      	b.n	80045ca <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P2, addr, 1);
 80045ea:	2201      	movs	r2, #1
 80045ec:	0029      	movs	r1, r5
 80045ee:	200c      	movs	r0, #12
 80045f0:	f7ff ff10 	bl	8004414 <nrf24_w_reg>
		data |= (1 << ERX_P2);
 80045f4:	2304      	movs	r3, #4
 80045f6:	7822      	ldrb	r2, [r4, #0]
 80045f8:	e7e7      	b.n	80045ca <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P3, addr, 1);
 80045fa:	2201      	movs	r2, #1
 80045fc:	0029      	movs	r1, r5
 80045fe:	200d      	movs	r0, #13
 8004600:	f7ff ff08 	bl	8004414 <nrf24_w_reg>
		data |= (1 << ERX_P3);
 8004604:	2308      	movs	r3, #8
 8004606:	7822      	ldrb	r2, [r4, #0]
 8004608:	e7df      	b.n	80045ca <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P4, addr, 1);
 800460a:	2201      	movs	r2, #1
 800460c:	0029      	movs	r1, r5
 800460e:	200e      	movs	r0, #14
 8004610:	f7ff ff00 	bl	8004414 <nrf24_w_reg>
		data |= (1 << ERX_P4);
 8004614:	2310      	movs	r3, #16
 8004616:	7822      	ldrb	r2, [r4, #0]
 8004618:	e7d7      	b.n	80045ca <nrf24_open_rx_pipe+0x36>
		nrf24_w_reg(RX_ADDR_P5, addr, 1);
 800461a:	2201      	movs	r2, #1
 800461c:	0029      	movs	r1, r5
 800461e:	200f      	movs	r0, #15
 8004620:	f7ff fef8 	bl	8004414 <nrf24_w_reg>
		data |= (1 << ERX_P5);
 8004624:	2320      	movs	r3, #32
 8004626:	7822      	ldrb	r2, [r4, #0]
 8004628:	e7cf      	b.n	80045ca <nrf24_open_rx_pipe+0x36>

0800462a <nrf24_set_crc>:
	data &= ~(1 << pipe);

	nrf24_w_reg(EN_RXADDR, &data, 1);
}

void nrf24_set_crc(uint8_t en_crc, uint8_t crc0){
 800462a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800462c:	0004      	movs	r4, r0
 800462e:	000d      	movs	r5, r1
	uint8_t data = nrf24_r_reg(CONFIG, 1);
 8004630:	2000      	movs	r0, #0
 8004632:	2101      	movs	r1, #1
 8004634:	f7ff ff0c 	bl	8004450 <nrf24_r_reg>

	data &= ~(1 << EN_CRC) & ~(1 << CRCO);

	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004638:	466b      	mov	r3, sp
 800463a:	1dd9      	adds	r1, r3, #7
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 800463c:	230c      	movs	r3, #12
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800463e:	00ad      	lsls	r5, r5, #2
 8004640:	00e4      	lsls	r4, r4, #3
	data &= ~(1 << EN_CRC) & ~(1 << CRCO);
 8004642:	4398      	bics	r0, r3
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 8004644:	432c      	orrs	r4, r5
 8004646:	4304      	orrs	r4, r0

	nrf24_w_reg(CONFIG, &data, 1);
 8004648:	2201      	movs	r2, #1
 800464a:	2000      	movs	r0, #0
	data |= (en_crc << EN_CRC) | (crc0 << CRCO);
 800464c:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(CONFIG, &data, 1);
 800464e:	f7ff fee1 	bl	8004414 <nrf24_w_reg>
}
 8004652:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

08004654 <nrf24_set_addr_width>:

void nrf24_set_addr_width(uint8_t bytes){
 8004654:	b507      	push	{r0, r1, r2, lr}
 8004656:	466b      	mov	r3, sp
 8004658:	1dd9      	adds	r1, r3, #7
	bytes -= 2;
 800465a:	3802      	subs	r0, #2
 800465c:	7008      	strb	r0, [r1, #0]
	nrf24_w_reg(SETUP_AW, &bytes, 1);
 800465e:	2201      	movs	r2, #1
 8004660:	2003      	movs	r0, #3
 8004662:	f7ff fed7 	bl	8004414 <nrf24_w_reg>
}
 8004666:	bd07      	pop	{r0, r1, r2, pc}

08004668 <nrf24_flush_tx>:

void nrf24_flush_tx(void){
 8004668:	b510      	push	{r4, lr}
	csn_low();
 800466a:	f7ff feb5 	bl	80043d8 <csn_low>
	nrf24_w_spec_cmd(FLUSH_TX);
 800466e:	20e1      	movs	r0, #225	@ 0xe1
 8004670:	f7ff ff10 	bl	8004494 <nrf24_w_spec_cmd>
	csn_high();
 8004674:	f7ff fea6 	bl	80043c4 <csn_high>
}
 8004678:	bd10      	pop	{r4, pc}

0800467a <nrf24_flush_rx>:

void nrf24_flush_rx(void){
 800467a:	b510      	push	{r4, lr}
	csn_low();
 800467c:	f7ff feac 	bl	80043d8 <csn_low>
	nrf24_w_spec_cmd(FLUSH_RX);
 8004680:	20e2      	movs	r0, #226	@ 0xe2
 8004682:	f7ff ff07 	bl	8004494 <nrf24_w_spec_cmd>
	csn_high();
 8004686:	f7ff fe9d 	bl	80043c4 <csn_high>
}
 800468a:	bd10      	pop	{r4, pc}

0800468c <nrf24_r_status>:

uint8_t nrf24_r_status(void){
 800468c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	uint8_t data = 0;
 800468e:	2300      	movs	r3, #0
 8004690:	466a      	mov	r2, sp
	uint8_t cmd = NOP_CMD;
 8004692:	240f      	movs	r4, #15
	uint8_t data = 0;
 8004694:	7393      	strb	r3, [r2, #14]
	uint8_t cmd = NOP_CMD;
 8004696:	446c      	add	r4, sp
 8004698:	33ff      	adds	r3, #255	@ 0xff
 800469a:	7023      	strb	r3, [r4, #0]

	csn_low();
 800469c:	f7ff fe9c 	bl	80043d8 <csn_low>
	HAL_SPI_TransmitReceive(&hspiX, &cmd, &data, 1, spi_rw_timeout);
 80046a0:	23fa      	movs	r3, #250	@ 0xfa
 80046a2:	220e      	movs	r2, #14
 80046a4:	009b      	lsls	r3, r3, #2
 80046a6:	0021      	movs	r1, r4
 80046a8:	9300      	str	r3, [sp, #0]
 80046aa:	446a      	add	r2, sp
 80046ac:	2301      	movs	r3, #1
 80046ae:	4804      	ldr	r0, [pc, #16]	@ (80046c0 <nrf24_r_status+0x34>)
 80046b0:	f7fe f9fe 	bl	8002ab0 <HAL_SPI_TransmitReceive>
	csn_high();
 80046b4:	f7ff fe86 	bl	80043c4 <csn_high>

	return data;
 80046b8:	466b      	mov	r3, sp
 80046ba:	7b98      	ldrb	r0, [r3, #14]
}
 80046bc:	b004      	add	sp, #16
 80046be:	bd10      	pop	{r4, pc}
 80046c0:	2000028c 	.word	0x2000028c

080046c4 <nrf24_clear_rx_dr>:

void nrf24_clear_rx_dr(void){
 80046c4:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 80046c6:	2300      	movs	r3, #0
 80046c8:	466a      	mov	r2, sp
 80046ca:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 80046cc:	f7ff ffde 	bl	800468c <nrf24_r_status>

	data |= (1 << RX_DR);
 80046d0:	2340      	movs	r3, #64	@ 0x40
 80046d2:	466a      	mov	r2, sp
 80046d4:	4303      	orrs	r3, r0
 80046d6:	71d3      	strb	r3, [r2, #7]

	nrf24_w_reg(STATUS, &data, 1);
 80046d8:	466b      	mov	r3, sp
 80046da:	2201      	movs	r2, #1
 80046dc:	2007      	movs	r0, #7
 80046de:	1dd9      	adds	r1, r3, #7
 80046e0:	f7ff fe98 	bl	8004414 <nrf24_w_reg>
}
 80046e4:	bd07      	pop	{r0, r1, r2, pc}

080046e6 <nrf24_clear_tx_ds>:

void nrf24_clear_tx_ds(void){
 80046e6:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 80046e8:	2300      	movs	r3, #0
 80046ea:	466a      	mov	r2, sp
 80046ec:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 80046ee:	f7ff ffcd 	bl	800468c <nrf24_r_status>

	data |= (1 << TX_DS);
 80046f2:	2320      	movs	r3, #32
 80046f4:	466a      	mov	r2, sp
 80046f6:	4303      	orrs	r3, r0
 80046f8:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 80046fa:	466b      	mov	r3, sp
 80046fc:	2201      	movs	r2, #1
 80046fe:	2007      	movs	r0, #7
 8004700:	1dd9      	adds	r1, r3, #7
 8004702:	f7ff fe87 	bl	8004414 <nrf24_w_reg>
}
 8004706:	bd07      	pop	{r0, r1, r2, pc}

08004708 <nrf24_clear_max_rt>:

void nrf24_clear_max_rt(void){
 8004708:	b507      	push	{r0, r1, r2, lr}
	uint8_t data = 0;
 800470a:	2300      	movs	r3, #0
 800470c:	466a      	mov	r2, sp
 800470e:	71d3      	strb	r3, [r2, #7]

	data = nrf24_r_status();
 8004710:	f7ff ffbc 	bl	800468c <nrf24_r_status>

	data |= (1 << MAX_RT);
 8004714:	2310      	movs	r3, #16
 8004716:	466a      	mov	r2, sp
 8004718:	4303      	orrs	r3, r0
 800471a:	71d3      	strb	r3, [r2, #7]

    nrf24_w_reg(STATUS, &data, 1);
 800471c:	466b      	mov	r3, sp
 800471e:	2201      	movs	r2, #1
 8004720:	2007      	movs	r0, #7
 8004722:	1dd9      	adds	r1, r3, #7
 8004724:	f7ff fe76 	bl	8004414 <nrf24_w_reg>
}
 8004728:	bd07      	pop	{r0, r1, r2, pc}

0800472a <nrf24_listen>:
	csn_high();

	return width;
}

void nrf24_listen(void){
 800472a:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = 0;
 800472c:	2400      	movs	r4, #0
 800472e:	466b      	mov	r3, sp

	data = nrf24_r_reg(CONFIG, 1);
 8004730:	2101      	movs	r1, #1
 8004732:	0020      	movs	r0, r4
	uint8_t data = 0;
 8004734:	71dc      	strb	r4, [r3, #7]
	data = nrf24_r_reg(CONFIG, 1);
 8004736:	f7ff fe8b 	bl	8004450 <nrf24_r_reg>

	data |= (1 << PRIM_RX);
 800473a:	2201      	movs	r2, #1
 800473c:	466b      	mov	r3, sp
 800473e:	4310      	orrs	r0, r2
 8004740:	71d8      	strb	r0, [r3, #7]

	nrf24_w_reg(CONFIG, &data, 1);
 8004742:	1dd9      	adds	r1, r3, #7
 8004744:	0020      	movs	r0, r4
 8004746:	f7ff fe65 	bl	8004414 <nrf24_w_reg>

	ce_high();
 800474a:	f7ff fe4f 	bl	80043ec <ce_high>
}
 800474e:	bd13      	pop	{r0, r1, r4, pc}

08004750 <nrf24_dpl>:
	data &= ~(1 << PRIM_RX);

	nrf24_w_reg(CONFIG, &data, 1);
}

void nrf24_dpl(uint8_t en){
 8004750:	b513      	push	{r0, r1, r4, lr}
 8004752:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 8004754:	2101      	movs	r1, #1
 8004756:	201d      	movs	r0, #29
 8004758:	f7ff fe7a 	bl	8004450 <nrf24_r_reg>

	if(en == enable){
 800475c:	2204      	movs	r2, #4
		feature |= (1 << EN_DPL);
	}else{
		feature &= ~(1 << EN_DPL);
 800475e:	0003      	movs	r3, r0
 8004760:	4393      	bics	r3, r2
 8004762:	b2db      	uxtb	r3, r3
	if(en == enable){
 8004764:	2c01      	cmp	r4, #1
 8004766:	d101      	bne.n	800476c <nrf24_dpl+0x1c>
		feature |= (1 << EN_DPL);
 8004768:	4302      	orrs	r2, r0
 800476a:	b2d3      	uxtb	r3, r2
 800476c:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 800476e:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 8004770:	201d      	movs	r0, #29
 8004772:	2201      	movs	r2, #1
 8004774:	700b      	strb	r3, [r1, #0]
 8004776:	f7ff fe4d 	bl	8004414 <nrf24_w_reg>
}
 800477a:	bd13      	pop	{r0, r1, r4, pc}

0800477c <nrf24_set_rx_dpl>:

void nrf24_set_rx_dpl(uint8_t pipe, uint8_t en){
 800477c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800477e:	0005      	movs	r5, r0
 8004780:	000c      	movs	r4, r1

	uint8_t dynpd = nrf24_r_reg(DYNPD, 1);
 8004782:	201c      	movs	r0, #28
 8004784:	2101      	movs	r1, #1
 8004786:	f7ff fe63 	bl	8004450 <nrf24_r_reg>

	if(pipe > 5){
 800478a:	1c2b      	adds	r3, r5, #0
 800478c:	2d05      	cmp	r5, #5
 800478e:	d900      	bls.n	8004792 <nrf24_set_rx_dpl+0x16>
 8004790:	2305      	movs	r3, #5
		pipe = 5;
	}

	if(en){
		dynpd |= (1 << pipe);
 8004792:	2201      	movs	r2, #1
 8004794:	b2db      	uxtb	r3, r3
 8004796:	409a      	lsls	r2, r3
	}else{
		dynpd &= ~(1 << pipe);
 8004798:	0003      	movs	r3, r0
 800479a:	4393      	bics	r3, r2
 800479c:	b2db      	uxtb	r3, r3
	if(en){
 800479e:	2c00      	cmp	r4, #0
 80047a0:	d001      	beq.n	80047a6 <nrf24_set_rx_dpl+0x2a>
		dynpd |= (1 << pipe);
 80047a2:	4310      	orrs	r0, r2
 80047a4:	b2c3      	uxtb	r3, r0
 80047a6:	466a      	mov	r2, sp
	}

	nrf24_w_reg(DYNPD, &dynpd, 1);
}
 80047a8:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(DYNPD, &dynpd, 1);
 80047aa:	201c      	movs	r0, #28
 80047ac:	2201      	movs	r2, #1
 80047ae:	700b      	strb	r3, [r1, #0]
 80047b0:	f7ff fe30 	bl	8004414 <nrf24_w_reg>
}
 80047b4:	bd37      	pop	{r0, r1, r2, r4, r5, pc}

080047b6 <nrf24_auto_ack_all>:
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}

void nrf24_auto_ack_all(uint8_t ack){
 80047b6:	b513      	push	{r0, r1, r4, lr}
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 80047b8:	2101      	movs	r1, #1
void nrf24_auto_ack_all(uint8_t ack){
 80047ba:	0004      	movs	r4, r0
	uint8_t enaa = nrf24_r_reg(EN_AA, 1);
 80047bc:	0008      	movs	r0, r1
 80047be:	f7ff fe47 	bl	8004450 <nrf24_r_reg>

	if(ack){
 80047c2:	2c00      	cmp	r4, #0
 80047c4:	d000      	beq.n	80047c8 <nrf24_auto_ack_all+0x12>
		enaa = 63;
 80047c6:	243f      	movs	r4, #63	@ 0x3f
	}else{
		enaa = 0;
	}

	nrf24_w_reg(EN_AA, &enaa, 1);
}
 80047c8:	466b      	mov	r3, sp
	nrf24_w_reg(EN_AA, &enaa, 1);
 80047ca:	2201      	movs	r2, #1
 80047cc:	1dd9      	adds	r1, r3, #7
 80047ce:	0010      	movs	r0, r2
 80047d0:	700c      	strb	r4, [r1, #0]
 80047d2:	f7ff fe1f 	bl	8004414 <nrf24_w_reg>
}
 80047d6:	bd13      	pop	{r0, r1, r4, pc}

080047d8 <nrf24_en_ack_pld>:

void nrf24_en_ack_pld(uint8_t en){
 80047d8:	b513      	push	{r0, r1, r4, lr}
 80047da:	0004      	movs	r4, r0
	uint8_t feature = nrf24_r_reg(FEATURE, 1);
 80047dc:	2101      	movs	r1, #1
 80047de:	201d      	movs	r0, #29
 80047e0:	f7ff fe36 	bl	8004450 <nrf24_r_reg>

	if(en){
 80047e4:	2202      	movs	r2, #2
		feature |= (1 << EN_ACK_PAY);
	}else{
		feature &= ~(1 << EN_ACK_PAY);
 80047e6:	0003      	movs	r3, r0
 80047e8:	4393      	bics	r3, r2
 80047ea:	b2db      	uxtb	r3, r3
	if(en){
 80047ec:	2c00      	cmp	r4, #0
 80047ee:	d001      	beq.n	80047f4 <nrf24_en_ack_pld+0x1c>
		feature |= (1 << EN_ACK_PAY);
 80047f0:	4302      	orrs	r2, r0
 80047f2:	b2d3      	uxtb	r3, r2
 80047f4:	466a      	mov	r2, sp
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}
 80047f6:	1dd1      	adds	r1, r2, #7
	nrf24_w_reg(FEATURE, &feature, 1);
 80047f8:	201d      	movs	r0, #29
 80047fa:	2201      	movs	r2, #1
 80047fc:	700b      	strb	r3, [r1, #0]
 80047fe:	f7ff fe09 	bl	8004414 <nrf24_w_reg>
}
 8004802:	bd13      	pop	{r0, r1, r4, pc}

08004804 <nrf24_auto_retr_delay>:
	}

	nrf24_w_reg(FEATURE, &feature, 1);
}

void nrf24_auto_retr_delay(uint8_t delay){
 8004804:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 8004806:	2101      	movs	r1, #1
void nrf24_auto_retr_delay(uint8_t delay){
 8004808:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 800480a:	2004      	movs	r0, #4
 800480c:	f7ff fe20 	bl	8004450 <nrf24_r_reg>

	data &= 15;

	data |= (delay << ARD);
 8004810:	466b      	mov	r3, sp
 8004812:	1dd9      	adds	r1, r3, #7
	data &= 15;
 8004814:	230f      	movs	r3, #15
	data |= (delay << ARD);
 8004816:	0124      	lsls	r4, r4, #4
	data &= 15;
 8004818:	4018      	ands	r0, r3
	data |= (delay << ARD);
 800481a:	4320      	orrs	r0, r4
 800481c:	7008      	strb	r0, [r1, #0]

	nrf24_w_reg(SETUP_RETR, &data, 1);
 800481e:	2201      	movs	r2, #1
 8004820:	2004      	movs	r0, #4
 8004822:	f7ff fdf7 	bl	8004414 <nrf24_w_reg>
}
 8004826:	bd13      	pop	{r0, r1, r4, pc}

08004828 <nrf24_auto_retr_limit>:

void nrf24_auto_retr_limit(uint8_t limit){
 8004828:	b513      	push	{r0, r1, r4, lr}
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 800482a:	2101      	movs	r1, #1
void nrf24_auto_retr_limit(uint8_t limit){
 800482c:	0004      	movs	r4, r0
	uint8_t data = nrf24_r_reg(SETUP_RETR, 1);
 800482e:	2004      	movs	r0, #4
 8004830:	f7ff fe0e 	bl	8004450 <nrf24_r_reg>

	data &= 240;

	data |= (limit << ARC);
 8004834:	466b      	mov	r3, sp
 8004836:	1dd9      	adds	r1, r3, #7
	data &= 240;
 8004838:	230f      	movs	r3, #15
 800483a:	4398      	bics	r0, r3
	data |= (limit << ARC);
 800483c:	4304      	orrs	r4, r0

	nrf24_w_reg(SETUP_RETR, &data, 1);
 800483e:	2201      	movs	r2, #1
 8004840:	2004      	movs	r0, #4
	data |= (limit << ARC);
 8004842:	700c      	strb	r4, [r1, #0]
	nrf24_w_reg(SETUP_RETR, &data, 1);
 8004844:	f7ff fde6 	bl	8004414 <nrf24_w_reg>
}
 8004848:	bd13      	pop	{r0, r1, r4, pc}

0800484a <nrf24_data_available>:

uint8_t nrf24_carrier_detect(void){
	return nrf24_r_reg(RPD, 1);
}

uint8_t nrf24_data_available(void){
 800484a:	b510      	push	{r4, lr}

 	uint8_t reg_dt = nrf24_r_reg(FIFO_STATUS, 1);
 800484c:	2101      	movs	r1, #1
 800484e:	2017      	movs	r0, #23
 8004850:	f7ff fdfe 	bl	8004450 <nrf24_r_reg>
	if(!(reg_dt & (1 << RX_EMPTY))){
		return 1;
	}

	return 0;
}
 8004854:	2301      	movs	r3, #1
 8004856:	4383      	bics	r3, r0
 8004858:	0018      	movs	r0, r3
 800485a:	bd10      	pop	{r4, pc}

0800485c <nrf24_receive>:

void nrf24_receive(uint8_t *data, uint8_t size){
 800485c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t cmd = R_RX_PAYLOAD;
 800485e:	466b      	mov	r3, sp
 8004860:	1ddc      	adds	r4, r3, #7
 8004862:	2361      	movs	r3, #97	@ 0x61
void nrf24_receive(uint8_t *data, uint8_t size){
 8004864:	0005      	movs	r5, r0
 8004866:	000e      	movs	r6, r1
	uint8_t cmd = R_RX_PAYLOAD;
 8004868:	7023      	strb	r3, [r4, #0]

	csn_low();
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 800486a:	27fa      	movs	r7, #250	@ 0xfa
	csn_low();
 800486c:	f7ff fdb4 	bl	80043d8 <csn_low>
	HAL_SPI_Transmit(&hspiX, &cmd, 1, spi_w_timeout);
 8004870:	4809      	ldr	r0, [pc, #36]	@ (8004898 <nrf24_receive+0x3c>)
 8004872:	0021      	movs	r1, r4
 8004874:	0004      	movs	r4, r0
 8004876:	00bf      	lsls	r7, r7, #2
 8004878:	003b      	movs	r3, r7
 800487a:	2201      	movs	r2, #1
 800487c:	f7fe f83e 	bl	80028fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspiX, data, size, spi_r_timeout);
 8004880:	003b      	movs	r3, r7
 8004882:	0032      	movs	r2, r6
 8004884:	0029      	movs	r1, r5
 8004886:	0020      	movs	r0, r4
 8004888:	f7fe fa50 	bl	8002d2c <HAL_SPI_Receive>
	csn_high();
 800488c:	f7ff fd9a 	bl	80043c4 <csn_high>

	nrf24_clear_rx_dr();
 8004890:	f7ff ff18 	bl	80046c4 <nrf24_clear_rx_dr>
}
 8004894:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 8004896:	46c0      	nop			@ (mov r8, r8)
 8004898:	2000028c 	.word	0x2000028c

0800489c <nrf24_init>:
	}

	ce_high();
}

void nrf24_init(void){
 800489c:	b510      	push	{r4, lr}

	nrf24_pwr_up();
 800489e:	f7ff fe07 	bl	80044b0 <nrf24_pwr_up>

	nrf24_flush_tx();
 80048a2:	f7ff fee1 	bl	8004668 <nrf24_flush_tx>
	nrf24_flush_rx();
 80048a6:	f7ff fee8 	bl	800467a <nrf24_flush_rx>

	nrf24_clear_rx_dr();
 80048aa:	f7ff ff0b 	bl	80046c4 <nrf24_clear_rx_dr>
	nrf24_clear_tx_ds();
 80048ae:	f7ff ff1a 	bl	80046e6 <nrf24_clear_tx_ds>
	nrf24_clear_max_rt();
 80048b2:	f7ff ff29 	bl	8004708 <nrf24_clear_max_rt>
}
 80048b6:	bd10      	pop	{r4, pc}

080048b8 <ssd1306_WriteCommand>:
void ssd1306_Reset(void) {
    /* for I2C - do nothing */
}

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80048b8:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 80048ba:	2217      	movs	r2, #23
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80048bc:	2301      	movs	r3, #1
void ssd1306_WriteCommand(uint8_t byte) {
 80048be:	446a      	add	r2, sp
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80048c0:	425b      	negs	r3, r3
void ssd1306_WriteCommand(uint8_t byte) {
 80048c2:	7010      	strb	r0, [r2, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80048c4:	9302      	str	r3, [sp, #8]
 80048c6:	3302      	adds	r3, #2
 80048c8:	9200      	str	r2, [sp, #0]
 80048ca:	2178      	movs	r1, #120	@ 0x78
 80048cc:	2200      	movs	r2, #0
 80048ce:	9301      	str	r3, [sp, #4]
 80048d0:	4802      	ldr	r0, [pc, #8]	@ (80048dc <ssd1306_WriteCommand+0x24>)
 80048d2:	f7fd faa9 	bl	8001e28 <HAL_I2C_Mem_Write>
}
 80048d6:	b007      	add	sp, #28
 80048d8:	bd00      	pop	{pc}
 80048da:	46c0      	nop			@ (mov r8, r8)
 80048dc:	200002f0 	.word	0x200002f0

080048e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80048e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80048e2:	2301      	movs	r3, #1
 80048e4:	4c06      	ldr	r4, [pc, #24]	@ (8004900 <ssd1306_WriteData+0x20>)
 80048e6:	425b      	negs	r3, r3
 80048e8:	b289      	uxth	r1, r1
 80048ea:	9302      	str	r3, [sp, #8]
 80048ec:	9101      	str	r1, [sp, #4]
 80048ee:	9000      	str	r0, [sp, #0]
 80048f0:	2240      	movs	r2, #64	@ 0x40
 80048f2:	2178      	movs	r1, #120	@ 0x78
 80048f4:	0020      	movs	r0, r4
 80048f6:	3302      	adds	r3, #2
 80048f8:	f7fd fa96 	bl	8001e28 <HAL_I2C_Mem_Write>
}
 80048fc:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
 80048fe:	46c0      	nop			@ (mov r8, r8)
 8004900:	200002f0 	.word	0x200002f0

08004904 <ssd1306_Fill>:
    SSD1306.Initialized = 1;
}

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8004904:	1e43      	subs	r3, r0, #1
 8004906:	4198      	sbcs	r0, r3
 8004908:	2280      	movs	r2, #128	@ 0x80
void ssd1306_Fill(SSD1306_COLOR color) {
 800490a:	b510      	push	{r4, lr}
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800490c:	4241      	negs	r1, r0
 800490e:	b2c9      	uxtb	r1, r1
 8004910:	4802      	ldr	r0, [pc, #8]	@ (800491c <ssd1306_Fill+0x18>)
 8004912:	0092      	lsls	r2, r2, #2
 8004914:	f000 fbaa 	bl	800506c <memset>
}
 8004918:	bd10      	pop	{r4, pc}
 800491a:	46c0      	nop			@ (mov r8, r8)
 800491c:	20000562 	.word	0x20000562

08004920 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8004920:	b570      	push	{r4, r5, r6, lr}
 8004922:	24b0      	movs	r4, #176	@ 0xb0
 8004924:	4d09      	ldr	r5, [pc, #36]	@ (800494c <ssd1306_UpdateScreen+0x2c>)
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8004926:	0020      	movs	r0, r4
 8004928:	f7ff ffc6 	bl	80048b8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800492c:	2000      	movs	r0, #0
 800492e:	f7ff ffc3 	bl	80048b8 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004932:	3401      	adds	r4, #1
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8004934:	2010      	movs	r0, #16
 8004936:	f7ff ffbf 	bl	80048b8 <ssd1306_WriteCommand>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800493a:	b2e4      	uxtb	r4, r4
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800493c:	0028      	movs	r0, r5
 800493e:	2180      	movs	r1, #128	@ 0x80
 8004940:	f7ff ffce 	bl	80048e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8004944:	3580      	adds	r5, #128	@ 0x80
 8004946:	2cb4      	cmp	r4, #180	@ 0xb4
 8004948:	d1ed      	bne.n	8004926 <ssd1306_UpdateScreen+0x6>
    }
}
 800494a:	bd70      	pop	{r4, r5, r6, pc}
 800494c:	20000562 	.word	0x20000562

08004950 <ssd1306_DrawPixel>:
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004950:	b243      	sxtb	r3, r0
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8004952:	b530      	push	{r4, r5, lr}
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8004954:	2b00      	cmp	r3, #0
 8004956:	db0e      	blt.n	8004976 <ssd1306_DrawPixel+0x26>
 8004958:	291f      	cmp	r1, #31
 800495a:	d80c      	bhi.n	8004976 <ssd1306_DrawPixel+0x26>
        return;
    }
   
    // Draw in the right color
    if(color == White) {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800495c:	2407      	movs	r4, #7
 800495e:	08cb      	lsrs	r3, r1, #3
 8004960:	01db      	lsls	r3, r3, #7
 8004962:	4d06      	ldr	r5, [pc, #24]	@ (800497c <ssd1306_DrawPixel+0x2c>)
 8004964:	4021      	ands	r1, r4
 8004966:	1818      	adds	r0, r3, r0
 8004968:	3c06      	subs	r4, #6
 800496a:	408c      	lsls	r4, r1
 800496c:	5c2b      	ldrb	r3, [r5, r0]
    if(color == White) {
 800496e:	2a01      	cmp	r2, #1
 8004970:	d102      	bne.n	8004978 <ssd1306_DrawPixel+0x28>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8004972:	4323      	orrs	r3, r4
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004974:	542b      	strb	r3, [r5, r0]
    }
}
 8004976:	bd30      	pop	{r4, r5, pc}
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8004978:	43a3      	bics	r3, r4
 800497a:	e7fb      	b.n	8004974 <ssd1306_DrawPixel+0x24>
 800497c:	20000562 	.word	0x20000562

08004980 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004980:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004982:	0004      	movs	r4, r0
 8004984:	b08b      	sub	sp, #44	@ 0x2c
 8004986:	9208      	str	r2, [sp, #32]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8004988:	0022      	movs	r2, r4
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800498a:	9309      	str	r3, [sp, #36]	@ 0x24
 800498c:	ab10      	add	r3, sp, #64	@ 0x40
 800498e:	781b      	ldrb	r3, [r3, #0]
    if (ch < 32 || ch > 126)
 8004990:	3a20      	subs	r2, #32
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004992:	9305      	str	r3, [sp, #20]
    if (ch < 32 || ch > 126)
 8004994:	b2d3      	uxtb	r3, r2
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004996:	a807      	add	r0, sp, #28
 8004998:	9107      	str	r1, [sp, #28]
    if (ch < 32 || ch > 126)
 800499a:	2b5e      	cmp	r3, #94	@ 0x5e
 800499c:	d844      	bhi.n	8004a28 <ssd1306_WriteChar+0xa8>
 800499e:	6883      	ldr	r3, [r0, #8]
        return 0;
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d01d      	beq.n	80049e0 <ssd1306_WriteChar+0x60>
 80049a4:	191b      	adds	r3, r3, r4
 80049a6:	3b20      	subs	r3, #32
 80049a8:	781d      	ldrb	r5, [r3, #0]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80049aa:	4b20      	ldr	r3, [pc, #128]	@ (8004a2c <ssd1306_WriteChar+0xac>)
 80049ac:	8819      	ldrh	r1, [r3, #0]
 80049ae:	9101      	str	r1, [sp, #4]
 80049b0:	1949      	adds	r1, r1, r5
 80049b2:	2980      	cmp	r1, #128	@ 0x80
 80049b4:	dc38      	bgt.n	8004a28 <ssd1306_WriteChar+0xa8>
 80049b6:	7841      	ldrb	r1, [r0, #1]
 80049b8:	9103      	str	r1, [sp, #12]
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 80049ba:	885b      	ldrh	r3, [r3, #2]
 80049bc:	9304      	str	r3, [sp, #16]
 80049be:	185b      	adds	r3, r3, r1
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 80049c0:	2b20      	cmp	r3, #32
 80049c2:	dc31      	bgt.n	8004a28 <ssd1306_WriteChar+0xa8>
        // Not enough space on current line
        return 0;
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80049c4:	2700      	movs	r7, #0
 80049c6:	434a      	muls	r2, r1
 80049c8:	0053      	lsls	r3, r2, #1
 80049ca:	9302      	str	r3, [sp, #8]
 80049cc:	9b03      	ldr	r3, [sp, #12]
 80049ce:	42bb      	cmp	r3, r7
 80049d0:	d808      	bhi.n	80049e4 <ssd1306_WriteChar+0x64>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 80049d2:	9a01      	ldr	r2, [sp, #4]
 80049d4:	4b15      	ldr	r3, [pc, #84]	@ (8004a2c <ssd1306_WriteChar+0xac>)
 80049d6:	18ad      	adds	r5, r5, r2
 80049d8:	801d      	strh	r5, [r3, #0]
    
    // Return written char for validation
    return ch;
}
 80049da:	0020      	movs	r0, r4
 80049dc:	b00b      	add	sp, #44	@ 0x2c
 80049de:	bdf0      	pop	{r4, r5, r6, r7, pc}
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 80049e0:	7805      	ldrb	r5, [r0, #0]
 80049e2:	e7e2      	b.n	80049aa <ssd1306_WriteChar+0x2a>
        for(j = 0; j < char_width; j++) {
 80049e4:	2600      	movs	r6, #0
        b = Font.data[(ch - 32) * Font.height + i];
 80049e6:	9b08      	ldr	r3, [sp, #32]
 80049e8:	9a02      	ldr	r2, [sp, #8]
 80049ea:	5a9b      	ldrh	r3, [r3, r2]
 80049ec:	9306      	str	r3, [sp, #24]
        for(j = 0; j < char_width; j++) {
 80049ee:	42b5      	cmp	r5, r6
 80049f0:	d804      	bhi.n	80049fc <ssd1306_WriteChar+0x7c>
    for(i = 0; i < Font.height; i++) {
 80049f2:	9b02      	ldr	r3, [sp, #8]
 80049f4:	3701      	adds	r7, #1
 80049f6:	3302      	adds	r3, #2
 80049f8:	9302      	str	r3, [sp, #8]
 80049fa:	e7e7      	b.n	80049cc <ssd1306_WriteChar+0x4c>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80049fc:	9b01      	ldr	r3, [sp, #4]
            if((b << j) & 0x8000)  {
 80049fe:	2280      	movs	r2, #128	@ 0x80
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a00:	18f0      	adds	r0, r6, r3
 8004a02:	9b04      	ldr	r3, [sp, #16]
            if((b << j) & 0x8000)  {
 8004a04:	0212      	lsls	r2, r2, #8
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a06:	18f9      	adds	r1, r7, r3
            if((b << j) & 0x8000)  {
 8004a08:	9b06      	ldr	r3, [sp, #24]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a0a:	b2c0      	uxtb	r0, r0
            if((b << j) & 0x8000)  {
 8004a0c:	40b3      	lsls	r3, r6
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a0e:	b2c9      	uxtb	r1, r1
            if((b << j) & 0x8000)  {
 8004a10:	4213      	tst	r3, r2
 8004a12:	d004      	beq.n	8004a1e <ssd1306_WriteChar+0x9e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8004a14:	9a05      	ldr	r2, [sp, #20]
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004a16:	f7ff ff9b 	bl	8004950 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8004a1a:	3601      	adds	r6, #1
 8004a1c:	e7e7      	b.n	80049ee <ssd1306_WriteChar+0x6e>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8004a1e:	9b05      	ldr	r3, [sp, #20]
 8004a20:	425a      	negs	r2, r3
 8004a22:	415a      	adcs	r2, r3
 8004a24:	b2d2      	uxtb	r2, r2
 8004a26:	e7f6      	b.n	8004a16 <ssd1306_WriteChar+0x96>
        return 0;
 8004a28:	2400      	movs	r4, #0
 8004a2a:	e7d6      	b.n	80049da <ssd1306_WriteChar+0x5a>
 8004a2c:	2000055c 	.word	0x2000055c

08004a30 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8004a30:	b530      	push	{r4, r5, lr}
 8004a32:	0004      	movs	r4, r0
 8004a34:	b087      	sub	sp, #28
 8004a36:	9305      	str	r3, [sp, #20]
 8004a38:	ab0a      	add	r3, sp, #40	@ 0x28
 8004a3a:	781d      	ldrb	r5, [r3, #0]
 8004a3c:	9103      	str	r1, [sp, #12]
 8004a3e:	9204      	str	r2, [sp, #16]
    while (*str) {
 8004a40:	7820      	ldrb	r0, [r4, #0]
 8004a42:	2800      	cmp	r0, #0
 8004a44:	d101      	bne.n	8004a4a <ssd1306_WriteString+0x1a>
        str++;
    }
    
    // Everything ok
    return *str;
}
 8004a46:	b007      	add	sp, #28
 8004a48:	bd30      	pop	{r4, r5, pc}
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8004a4a:	9b05      	ldr	r3, [sp, #20]
 8004a4c:	9903      	ldr	r1, [sp, #12]
 8004a4e:	9a04      	ldr	r2, [sp, #16]
 8004a50:	9500      	str	r5, [sp, #0]
 8004a52:	f7ff ff95 	bl	8004980 <ssd1306_WriteChar>
 8004a56:	0003      	movs	r3, r0
 8004a58:	7820      	ldrb	r0, [r4, #0]
 8004a5a:	4283      	cmp	r3, r0
 8004a5c:	d1f3      	bne.n	8004a46 <ssd1306_WriteString+0x16>
        str++;
 8004a5e:	3401      	adds	r4, #1
 8004a60:	e7ee      	b.n	8004a40 <ssd1306_WriteString+0x10>
	...

08004a64 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
    SSD1306.CurrentX = x;
 8004a64:	4b01      	ldr	r3, [pc, #4]	@ (8004a6c <ssd1306_SetCursor+0x8>)
 8004a66:	8018      	strh	r0, [r3, #0]
    SSD1306.CurrentY = y;
 8004a68:	8059      	strh	r1, [r3, #2]
}
 8004a6a:	4770      	bx	lr
 8004a6c:	2000055c 	.word	0x2000055c

08004a70 <ssd1306_FillRectangle>:

    return;
}

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8004a70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a72:	ac08      	add	r4, sp, #32
 8004a74:	7824      	ldrb	r4, [r4, #0]
 8004a76:	9401      	str	r4, [sp, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8004a78:	1c04      	adds	r4, r0, #0
 8004a7a:	4290      	cmp	r0, r2
 8004a7c:	d900      	bls.n	8004a80 <ssd1306_FillRectangle+0x10>
 8004a7e:	1c14      	adds	r4, r2, #0
 8004a80:	b2e4      	uxtb	r4, r4
 8004a82:	9400      	str	r4, [sp, #0]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8004a84:	1c06      	adds	r6, r0, #0
 8004a86:	4290      	cmp	r0, r2
 8004a88:	d200      	bcs.n	8004a8c <ssd1306_FillRectangle+0x1c>
 8004a8a:	1c16      	adds	r6, r2, #0
 8004a8c:	b2f6      	uxtb	r6, r6
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8004a8e:	1c0c      	adds	r4, r1, #0
 8004a90:	4299      	cmp	r1, r3
 8004a92:	d900      	bls.n	8004a96 <ssd1306_FillRectangle+0x26>
 8004a94:	1c1c      	adds	r4, r3, #0
 8004a96:	b2e4      	uxtb	r4, r4
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8004a98:	1c0f      	adds	r7, r1, #0
 8004a9a:	4299      	cmp	r1, r3
 8004a9c:	d200      	bcs.n	8004aa0 <ssd1306_FillRectangle+0x30>
 8004a9e:	1c1f      	adds	r7, r3, #0
 8004aa0:	b2ff      	uxtb	r7, r7

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004aa2:	42bc      	cmp	r4, r7
 8004aa4:	d801      	bhi.n	8004aaa <ssd1306_FillRectangle+0x3a>
 8004aa6:	2c1f      	cmp	r4, #31
 8004aa8:	d900      	bls.n	8004aac <ssd1306_FillRectangle+0x3c>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
            ssd1306_DrawPixel(x, y, color);
        }
    }
    return;
}
 8004aaa:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004aac:	9d00      	ldr	r5, [sp, #0]
 8004aae:	e009      	b.n	8004ac4 <ssd1306_FillRectangle+0x54>
 8004ab0:	b26b      	sxtb	r3, r5
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	db08      	blt.n	8004ac8 <ssd1306_FillRectangle+0x58>
            ssd1306_DrawPixel(x, y, color);
 8004ab6:	0028      	movs	r0, r5
 8004ab8:	0021      	movs	r1, r4
 8004aba:	9a01      	ldr	r2, [sp, #4]
 8004abc:	f7ff ff48 	bl	8004950 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8004ac0:	3501      	adds	r5, #1
 8004ac2:	b2ed      	uxtb	r5, r5
 8004ac4:	42b5      	cmp	r5, r6
 8004ac6:	d9f3      	bls.n	8004ab0 <ssd1306_FillRectangle+0x40>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8004ac8:	3401      	adds	r4, #1
 8004aca:	b2e4      	uxtb	r4, r4
 8004acc:	e7e9      	b.n	8004aa2 <ssd1306_FillRectangle+0x32>

08004ace <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8004ace:	b510      	push	{r4, lr}
 8004ad0:	0004      	movs	r4, r0
    const uint8_t kSetContrastControlRegister = 0x81;
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8004ad2:	2081      	movs	r0, #129	@ 0x81
 8004ad4:	f7ff fef0 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8004ad8:	0020      	movs	r0, r4
 8004ada:	f7ff feed 	bl	80048b8 <ssd1306_WriteCommand>
}
 8004ade:	bd10      	pop	{r4, pc}

08004ae0 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8004ae0:	0003      	movs	r3, r0
 8004ae2:	b510      	push	{r4, lr}
    uint8_t value;
    if (on) {
        value = 0xAF;   // Display on
        SSD1306.DisplayOn = 1;
    } else {
        value = 0xAE;   // Display off
 8004ae4:	20ae      	movs	r0, #174	@ 0xae
    if (on) {
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d001      	beq.n	8004aee <ssd1306_SetDisplayOn+0xe>
        SSD1306.DisplayOn = 1;
 8004aea:	2301      	movs	r3, #1
        value = 0xAF;   // Display on
 8004aec:	18c0      	adds	r0, r0, r3
 8004aee:	4a02      	ldr	r2, [pc, #8]	@ (8004af8 <ssd1306_SetDisplayOn+0x18>)
        SSD1306.DisplayOn = 0;
    }
    ssd1306_WriteCommand(value);
}
 8004af0:	7153      	strb	r3, [r2, #5]
    ssd1306_WriteCommand(value);
 8004af2:	f7ff fee1 	bl	80048b8 <ssd1306_WriteCommand>
}
 8004af6:	bd10      	pop	{r4, pc}
 8004af8:	2000055c 	.word	0x2000055c

08004afc <ssd1306_Init>:
void ssd1306_Init(void) {
 8004afc:	b510      	push	{r4, lr}
    BSP_delayMs(100);
 8004afe:	2064      	movs	r0, #100	@ 0x64
 8004b00:	f7fb fd40 	bl	8000584 <BSP_delayMs>
    ssd1306_SetDisplayOn(0); //display off
 8004b04:	2000      	movs	r0, #0
 8004b06:	f7ff ffeb 	bl	8004ae0 <ssd1306_SetDisplayOn>
    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8004b0a:	2020      	movs	r0, #32
 8004b0c:	f7ff fed4 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8004b10:	2000      	movs	r0, #0
 8004b12:	f7ff fed1 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8004b16:	20b0      	movs	r0, #176	@ 0xb0
 8004b18:	f7ff fece 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8004b1c:	20c8      	movs	r0, #200	@ 0xc8
 8004b1e:	f7ff fecb 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //---set low column address
 8004b22:	2000      	movs	r0, #0
 8004b24:	f7ff fec8 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8004b28:	2010      	movs	r0, #16
 8004b2a:	f7ff fec5 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8004b2e:	2040      	movs	r0, #64	@ 0x40
 8004b30:	f7ff fec2 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_SetContrast(0xFF);
 8004b34:	20ff      	movs	r0, #255	@ 0xff
 8004b36:	f7ff ffca 	bl	8004ace <ssd1306_SetContrast>
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8004b3a:	20a1      	movs	r0, #161	@ 0xa1
 8004b3c:	f7ff febc 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA6); //--set normal color
 8004b40:	20a6      	movs	r0, #166	@ 0xa6
 8004b42:	f7ff feb9 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8004b46:	20a8      	movs	r0, #168	@ 0xa8
 8004b48:	f7ff feb6 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x1F); //
 8004b4c:	201f      	movs	r0, #31
 8004b4e:	f7ff feb3 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8004b52:	20a4      	movs	r0, #164	@ 0xa4
 8004b54:	f7ff feb0 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8004b58:	20d3      	movs	r0, #211	@ 0xd3
 8004b5a:	f7ff fead 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8004b5e:	2000      	movs	r0, #0
 8004b60:	f7ff feaa 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8004b64:	20d5      	movs	r0, #213	@ 0xd5
 8004b66:	f7ff fea7 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8004b6a:	20f0      	movs	r0, #240	@ 0xf0
 8004b6c:	f7ff fea4 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8004b70:	20d9      	movs	r0, #217	@ 0xd9
 8004b72:	f7ff fea1 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8004b76:	2022      	movs	r0, #34	@ 0x22
 8004b78:	f7ff fe9e 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8004b7c:	20da      	movs	r0, #218	@ 0xda
 8004b7e:	f7ff fe9b 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x02);
 8004b82:	2002      	movs	r0, #2
 8004b84:	f7ff fe98 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xDB); //--set vcomh
 8004b88:	20db      	movs	r0, #219	@ 0xdb
 8004b8a:	f7ff fe95 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8004b8e:	2020      	movs	r0, #32
 8004b90:	f7ff fe92 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8004b94:	208d      	movs	r0, #141	@ 0x8d
 8004b96:	f7ff fe8f 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8004b9a:	2014      	movs	r0, #20
 8004b9c:	f7ff fe8c 	bl	80048b8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8004ba0:	2001      	movs	r0, #1
 8004ba2:	f7ff ff9d 	bl	8004ae0 <ssd1306_SetDisplayOn>
    ssd1306_Fill(Black);
 8004ba6:	2000      	movs	r0, #0
 8004ba8:	f7ff feac 	bl	8004904 <ssd1306_Fill>
    ssd1306_UpdateScreen();
 8004bac:	f7ff feb8 	bl	8004920 <ssd1306_UpdateScreen>
    SSD1306.CurrentX = 0;
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	4b03      	ldr	r3, [pc, #12]	@ (8004bc0 <ssd1306_Init+0xc4>)
 8004bb4:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8004bb6:	805a      	strh	r2, [r3, #2]
    SSD1306.Initialized = 1;
 8004bb8:	3201      	adds	r2, #1
 8004bba:	711a      	strb	r2, [r3, #4]
}
 8004bbc:	bd10      	pop	{r4, pc}
 8004bbe:	46c0      	nop			@ (mov r8, r8)
 8004bc0:	2000055c 	.word	0x2000055c

08004bc4 <std>:
 8004bc4:	2300      	movs	r3, #0
 8004bc6:	b510      	push	{r4, lr}
 8004bc8:	0004      	movs	r4, r0
 8004bca:	6003      	str	r3, [r0, #0]
 8004bcc:	6043      	str	r3, [r0, #4]
 8004bce:	6083      	str	r3, [r0, #8]
 8004bd0:	8181      	strh	r1, [r0, #12]
 8004bd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8004bd4:	81c2      	strh	r2, [r0, #14]
 8004bd6:	6103      	str	r3, [r0, #16]
 8004bd8:	6143      	str	r3, [r0, #20]
 8004bda:	6183      	str	r3, [r0, #24]
 8004bdc:	0019      	movs	r1, r3
 8004bde:	2208      	movs	r2, #8
 8004be0:	305c      	adds	r0, #92	@ 0x5c
 8004be2:	f000 fa43 	bl	800506c <memset>
 8004be6:	4b0b      	ldr	r3, [pc, #44]	@ (8004c14 <std+0x50>)
 8004be8:	6224      	str	r4, [r4, #32]
 8004bea:	6263      	str	r3, [r4, #36]	@ 0x24
 8004bec:	4b0a      	ldr	r3, [pc, #40]	@ (8004c18 <std+0x54>)
 8004bee:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004bf0:	4b0a      	ldr	r3, [pc, #40]	@ (8004c1c <std+0x58>)
 8004bf2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004bf4:	4b0a      	ldr	r3, [pc, #40]	@ (8004c20 <std+0x5c>)
 8004bf6:	6323      	str	r3, [r4, #48]	@ 0x30
 8004bf8:	4b0a      	ldr	r3, [pc, #40]	@ (8004c24 <std+0x60>)
 8004bfa:	429c      	cmp	r4, r3
 8004bfc:	d005      	beq.n	8004c0a <std+0x46>
 8004bfe:	4b0a      	ldr	r3, [pc, #40]	@ (8004c28 <std+0x64>)
 8004c00:	429c      	cmp	r4, r3
 8004c02:	d002      	beq.n	8004c0a <std+0x46>
 8004c04:	4b09      	ldr	r3, [pc, #36]	@ (8004c2c <std+0x68>)
 8004c06:	429c      	cmp	r4, r3
 8004c08:	d103      	bne.n	8004c12 <std+0x4e>
 8004c0a:	0020      	movs	r0, r4
 8004c0c:	3058      	adds	r0, #88	@ 0x58
 8004c0e:	f000 faad 	bl	800516c <__retarget_lock_init_recursive>
 8004c12:	bd10      	pop	{r4, pc}
 8004c14:	08004e71 	.word	0x08004e71
 8004c18:	08004e99 	.word	0x08004e99
 8004c1c:	08004ed1 	.word	0x08004ed1
 8004c20:	08004efd 	.word	0x08004efd
 8004c24:	20000764 	.word	0x20000764
 8004c28:	200007cc 	.word	0x200007cc
 8004c2c:	20000834 	.word	0x20000834

08004c30 <stdio_exit_handler>:
 8004c30:	b510      	push	{r4, lr}
 8004c32:	4a03      	ldr	r2, [pc, #12]	@ (8004c40 <stdio_exit_handler+0x10>)
 8004c34:	4903      	ldr	r1, [pc, #12]	@ (8004c44 <stdio_exit_handler+0x14>)
 8004c36:	4804      	ldr	r0, [pc, #16]	@ (8004c48 <stdio_exit_handler+0x18>)
 8004c38:	f000 f86c 	bl	8004d14 <_fwalk_sglue>
 8004c3c:	bd10      	pop	{r4, pc}
 8004c3e:	46c0      	nop			@ (mov r8, r8)
 8004c40:	2000000c 	.word	0x2000000c
 8004c44:	08005cc5 	.word	0x08005cc5
 8004c48:	2000001c 	.word	0x2000001c

08004c4c <cleanup_stdio>:
 8004c4c:	6841      	ldr	r1, [r0, #4]
 8004c4e:	4b0b      	ldr	r3, [pc, #44]	@ (8004c7c <cleanup_stdio+0x30>)
 8004c50:	b510      	push	{r4, lr}
 8004c52:	0004      	movs	r4, r0
 8004c54:	4299      	cmp	r1, r3
 8004c56:	d001      	beq.n	8004c5c <cleanup_stdio+0x10>
 8004c58:	f001 f834 	bl	8005cc4 <_fflush_r>
 8004c5c:	68a1      	ldr	r1, [r4, #8]
 8004c5e:	4b08      	ldr	r3, [pc, #32]	@ (8004c80 <cleanup_stdio+0x34>)
 8004c60:	4299      	cmp	r1, r3
 8004c62:	d002      	beq.n	8004c6a <cleanup_stdio+0x1e>
 8004c64:	0020      	movs	r0, r4
 8004c66:	f001 f82d 	bl	8005cc4 <_fflush_r>
 8004c6a:	68e1      	ldr	r1, [r4, #12]
 8004c6c:	4b05      	ldr	r3, [pc, #20]	@ (8004c84 <cleanup_stdio+0x38>)
 8004c6e:	4299      	cmp	r1, r3
 8004c70:	d002      	beq.n	8004c78 <cleanup_stdio+0x2c>
 8004c72:	0020      	movs	r0, r4
 8004c74:	f001 f826 	bl	8005cc4 <_fflush_r>
 8004c78:	bd10      	pop	{r4, pc}
 8004c7a:	46c0      	nop			@ (mov r8, r8)
 8004c7c:	20000764 	.word	0x20000764
 8004c80:	200007cc 	.word	0x200007cc
 8004c84:	20000834 	.word	0x20000834

08004c88 <global_stdio_init.part.0>:
 8004c88:	b510      	push	{r4, lr}
 8004c8a:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <global_stdio_init.part.0+0x28>)
 8004c8c:	4a09      	ldr	r2, [pc, #36]	@ (8004cb4 <global_stdio_init.part.0+0x2c>)
 8004c8e:	2104      	movs	r1, #4
 8004c90:	601a      	str	r2, [r3, #0]
 8004c92:	4809      	ldr	r0, [pc, #36]	@ (8004cb8 <global_stdio_init.part.0+0x30>)
 8004c94:	2200      	movs	r2, #0
 8004c96:	f7ff ff95 	bl	8004bc4 <std>
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	2109      	movs	r1, #9
 8004c9e:	4807      	ldr	r0, [pc, #28]	@ (8004cbc <global_stdio_init.part.0+0x34>)
 8004ca0:	f7ff ff90 	bl	8004bc4 <std>
 8004ca4:	2202      	movs	r2, #2
 8004ca6:	2112      	movs	r1, #18
 8004ca8:	4805      	ldr	r0, [pc, #20]	@ (8004cc0 <global_stdio_init.part.0+0x38>)
 8004caa:	f7ff ff8b 	bl	8004bc4 <std>
 8004cae:	bd10      	pop	{r4, pc}
 8004cb0:	2000089c 	.word	0x2000089c
 8004cb4:	08004c31 	.word	0x08004c31
 8004cb8:	20000764 	.word	0x20000764
 8004cbc:	200007cc 	.word	0x200007cc
 8004cc0:	20000834 	.word	0x20000834

08004cc4 <__sfp_lock_acquire>:
 8004cc4:	b510      	push	{r4, lr}
 8004cc6:	4802      	ldr	r0, [pc, #8]	@ (8004cd0 <__sfp_lock_acquire+0xc>)
 8004cc8:	f000 fa51 	bl	800516e <__retarget_lock_acquire_recursive>
 8004ccc:	bd10      	pop	{r4, pc}
 8004cce:	46c0      	nop			@ (mov r8, r8)
 8004cd0:	200008a5 	.word	0x200008a5

08004cd4 <__sfp_lock_release>:
 8004cd4:	b510      	push	{r4, lr}
 8004cd6:	4802      	ldr	r0, [pc, #8]	@ (8004ce0 <__sfp_lock_release+0xc>)
 8004cd8:	f000 fa4a 	bl	8005170 <__retarget_lock_release_recursive>
 8004cdc:	bd10      	pop	{r4, pc}
 8004cde:	46c0      	nop			@ (mov r8, r8)
 8004ce0:	200008a5 	.word	0x200008a5

08004ce4 <__sinit>:
 8004ce4:	b510      	push	{r4, lr}
 8004ce6:	0004      	movs	r4, r0
 8004ce8:	f7ff ffec 	bl	8004cc4 <__sfp_lock_acquire>
 8004cec:	6a23      	ldr	r3, [r4, #32]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d002      	beq.n	8004cf8 <__sinit+0x14>
 8004cf2:	f7ff ffef 	bl	8004cd4 <__sfp_lock_release>
 8004cf6:	bd10      	pop	{r4, pc}
 8004cf8:	4b04      	ldr	r3, [pc, #16]	@ (8004d0c <__sinit+0x28>)
 8004cfa:	6223      	str	r3, [r4, #32]
 8004cfc:	4b04      	ldr	r3, [pc, #16]	@ (8004d10 <__sinit+0x2c>)
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d1f6      	bne.n	8004cf2 <__sinit+0xe>
 8004d04:	f7ff ffc0 	bl	8004c88 <global_stdio_init.part.0>
 8004d08:	e7f3      	b.n	8004cf2 <__sinit+0xe>
 8004d0a:	46c0      	nop			@ (mov r8, r8)
 8004d0c:	08004c4d 	.word	0x08004c4d
 8004d10:	2000089c 	.word	0x2000089c

08004d14 <_fwalk_sglue>:
 8004d14:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004d16:	0014      	movs	r4, r2
 8004d18:	2600      	movs	r6, #0
 8004d1a:	9000      	str	r0, [sp, #0]
 8004d1c:	9101      	str	r1, [sp, #4]
 8004d1e:	68a5      	ldr	r5, [r4, #8]
 8004d20:	6867      	ldr	r7, [r4, #4]
 8004d22:	3f01      	subs	r7, #1
 8004d24:	d504      	bpl.n	8004d30 <_fwalk_sglue+0x1c>
 8004d26:	6824      	ldr	r4, [r4, #0]
 8004d28:	2c00      	cmp	r4, #0
 8004d2a:	d1f8      	bne.n	8004d1e <_fwalk_sglue+0xa>
 8004d2c:	0030      	movs	r0, r6
 8004d2e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d30:	89ab      	ldrh	r3, [r5, #12]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d908      	bls.n	8004d48 <_fwalk_sglue+0x34>
 8004d36:	220e      	movs	r2, #14
 8004d38:	5eab      	ldrsh	r3, [r5, r2]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	d004      	beq.n	8004d48 <_fwalk_sglue+0x34>
 8004d3e:	0029      	movs	r1, r5
 8004d40:	9800      	ldr	r0, [sp, #0]
 8004d42:	9b01      	ldr	r3, [sp, #4]
 8004d44:	4798      	blx	r3
 8004d46:	4306      	orrs	r6, r0
 8004d48:	3568      	adds	r5, #104	@ 0x68
 8004d4a:	e7ea      	b.n	8004d22 <_fwalk_sglue+0xe>

08004d4c <iprintf>:
 8004d4c:	b40f      	push	{r0, r1, r2, r3}
 8004d4e:	b507      	push	{r0, r1, r2, lr}
 8004d50:	4905      	ldr	r1, [pc, #20]	@ (8004d68 <iprintf+0x1c>)
 8004d52:	ab04      	add	r3, sp, #16
 8004d54:	6808      	ldr	r0, [r1, #0]
 8004d56:	cb04      	ldmia	r3!, {r2}
 8004d58:	6881      	ldr	r1, [r0, #8]
 8004d5a:	9301      	str	r3, [sp, #4]
 8004d5c:	f000 fc94 	bl	8005688 <_vfiprintf_r>
 8004d60:	b003      	add	sp, #12
 8004d62:	bc08      	pop	{r3}
 8004d64:	b004      	add	sp, #16
 8004d66:	4718      	bx	r3
 8004d68:	20000018 	.word	0x20000018

08004d6c <_puts_r>:
 8004d6c:	6a03      	ldr	r3, [r0, #32]
 8004d6e:	b570      	push	{r4, r5, r6, lr}
 8004d70:	0005      	movs	r5, r0
 8004d72:	000e      	movs	r6, r1
 8004d74:	6884      	ldr	r4, [r0, #8]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d101      	bne.n	8004d7e <_puts_r+0x12>
 8004d7a:	f7ff ffb3 	bl	8004ce4 <__sinit>
 8004d7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004d80:	07db      	lsls	r3, r3, #31
 8004d82:	d405      	bmi.n	8004d90 <_puts_r+0x24>
 8004d84:	89a3      	ldrh	r3, [r4, #12]
 8004d86:	059b      	lsls	r3, r3, #22
 8004d88:	d402      	bmi.n	8004d90 <_puts_r+0x24>
 8004d8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004d8c:	f000 f9ef 	bl	800516e <__retarget_lock_acquire_recursive>
 8004d90:	89a3      	ldrh	r3, [r4, #12]
 8004d92:	071b      	lsls	r3, r3, #28
 8004d94:	d502      	bpl.n	8004d9c <_puts_r+0x30>
 8004d96:	6923      	ldr	r3, [r4, #16]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d11f      	bne.n	8004ddc <_puts_r+0x70>
 8004d9c:	0021      	movs	r1, r4
 8004d9e:	0028      	movs	r0, r5
 8004da0:	f000 f8f4 	bl	8004f8c <__swsetup_r>
 8004da4:	2800      	cmp	r0, #0
 8004da6:	d019      	beq.n	8004ddc <_puts_r+0x70>
 8004da8:	2501      	movs	r5, #1
 8004daa:	426d      	negs	r5, r5
 8004dac:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dae:	07db      	lsls	r3, r3, #31
 8004db0:	d405      	bmi.n	8004dbe <_puts_r+0x52>
 8004db2:	89a3      	ldrh	r3, [r4, #12]
 8004db4:	059b      	lsls	r3, r3, #22
 8004db6:	d402      	bmi.n	8004dbe <_puts_r+0x52>
 8004db8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dba:	f000 f9d9 	bl	8005170 <__retarget_lock_release_recursive>
 8004dbe:	0028      	movs	r0, r5
 8004dc0:	bd70      	pop	{r4, r5, r6, pc}
 8004dc2:	3601      	adds	r6, #1
 8004dc4:	60a3      	str	r3, [r4, #8]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	da04      	bge.n	8004dd4 <_puts_r+0x68>
 8004dca:	69a2      	ldr	r2, [r4, #24]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	dc16      	bgt.n	8004dfe <_puts_r+0x92>
 8004dd0:	290a      	cmp	r1, #10
 8004dd2:	d014      	beq.n	8004dfe <_puts_r+0x92>
 8004dd4:	6823      	ldr	r3, [r4, #0]
 8004dd6:	1c5a      	adds	r2, r3, #1
 8004dd8:	6022      	str	r2, [r4, #0]
 8004dda:	7019      	strb	r1, [r3, #0]
 8004ddc:	68a3      	ldr	r3, [r4, #8]
 8004dde:	7831      	ldrb	r1, [r6, #0]
 8004de0:	3b01      	subs	r3, #1
 8004de2:	2900      	cmp	r1, #0
 8004de4:	d1ed      	bne.n	8004dc2 <_puts_r+0x56>
 8004de6:	60a3      	str	r3, [r4, #8]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	da0f      	bge.n	8004e0c <_puts_r+0xa0>
 8004dec:	0022      	movs	r2, r4
 8004dee:	0028      	movs	r0, r5
 8004df0:	310a      	adds	r1, #10
 8004df2:	f000 f889 	bl	8004f08 <__swbuf_r>
 8004df6:	3001      	adds	r0, #1
 8004df8:	d0d6      	beq.n	8004da8 <_puts_r+0x3c>
 8004dfa:	250a      	movs	r5, #10
 8004dfc:	e7d6      	b.n	8004dac <_puts_r+0x40>
 8004dfe:	0022      	movs	r2, r4
 8004e00:	0028      	movs	r0, r5
 8004e02:	f000 f881 	bl	8004f08 <__swbuf_r>
 8004e06:	3001      	adds	r0, #1
 8004e08:	d1e8      	bne.n	8004ddc <_puts_r+0x70>
 8004e0a:	e7cd      	b.n	8004da8 <_puts_r+0x3c>
 8004e0c:	6823      	ldr	r3, [r4, #0]
 8004e0e:	1c5a      	adds	r2, r3, #1
 8004e10:	6022      	str	r2, [r4, #0]
 8004e12:	220a      	movs	r2, #10
 8004e14:	701a      	strb	r2, [r3, #0]
 8004e16:	e7f0      	b.n	8004dfa <_puts_r+0x8e>

08004e18 <puts>:
 8004e18:	b510      	push	{r4, lr}
 8004e1a:	4b03      	ldr	r3, [pc, #12]	@ (8004e28 <puts+0x10>)
 8004e1c:	0001      	movs	r1, r0
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	f7ff ffa4 	bl	8004d6c <_puts_r>
 8004e24:	bd10      	pop	{r4, pc}
 8004e26:	46c0      	nop			@ (mov r8, r8)
 8004e28:	20000018 	.word	0x20000018

08004e2c <siprintf>:
 8004e2c:	b40e      	push	{r1, r2, r3}
 8004e2e:	b510      	push	{r4, lr}
 8004e30:	2400      	movs	r4, #0
 8004e32:	490c      	ldr	r1, [pc, #48]	@ (8004e64 <siprintf+0x38>)
 8004e34:	b09d      	sub	sp, #116	@ 0x74
 8004e36:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004e38:	9002      	str	r0, [sp, #8]
 8004e3a:	9006      	str	r0, [sp, #24]
 8004e3c:	9107      	str	r1, [sp, #28]
 8004e3e:	9104      	str	r1, [sp, #16]
 8004e40:	4809      	ldr	r0, [pc, #36]	@ (8004e68 <siprintf+0x3c>)
 8004e42:	490a      	ldr	r1, [pc, #40]	@ (8004e6c <siprintf+0x40>)
 8004e44:	cb04      	ldmia	r3!, {r2}
 8004e46:	9105      	str	r1, [sp, #20]
 8004e48:	6800      	ldr	r0, [r0, #0]
 8004e4a:	a902      	add	r1, sp, #8
 8004e4c:	9301      	str	r3, [sp, #4]
 8004e4e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004e50:	f000 faf4 	bl	800543c <_svfiprintf_r>
 8004e54:	9b02      	ldr	r3, [sp, #8]
 8004e56:	701c      	strb	r4, [r3, #0]
 8004e58:	b01d      	add	sp, #116	@ 0x74
 8004e5a:	bc10      	pop	{r4}
 8004e5c:	bc08      	pop	{r3}
 8004e5e:	b003      	add	sp, #12
 8004e60:	4718      	bx	r3
 8004e62:	46c0      	nop			@ (mov r8, r8)
 8004e64:	7fffffff 	.word	0x7fffffff
 8004e68:	20000018 	.word	0x20000018
 8004e6c:	ffff0208 	.word	0xffff0208

08004e70 <__sread>:
 8004e70:	b570      	push	{r4, r5, r6, lr}
 8004e72:	000c      	movs	r4, r1
 8004e74:	250e      	movs	r5, #14
 8004e76:	5f49      	ldrsh	r1, [r1, r5]
 8004e78:	f000 f926 	bl	80050c8 <_read_r>
 8004e7c:	2800      	cmp	r0, #0
 8004e7e:	db03      	blt.n	8004e88 <__sread+0x18>
 8004e80:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8004e82:	181b      	adds	r3, r3, r0
 8004e84:	6563      	str	r3, [r4, #84]	@ 0x54
 8004e86:	bd70      	pop	{r4, r5, r6, pc}
 8004e88:	89a3      	ldrh	r3, [r4, #12]
 8004e8a:	4a02      	ldr	r2, [pc, #8]	@ (8004e94 <__sread+0x24>)
 8004e8c:	4013      	ands	r3, r2
 8004e8e:	81a3      	strh	r3, [r4, #12]
 8004e90:	e7f9      	b.n	8004e86 <__sread+0x16>
 8004e92:	46c0      	nop			@ (mov r8, r8)
 8004e94:	ffffefff 	.word	0xffffefff

08004e98 <__swrite>:
 8004e98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e9a:	001f      	movs	r7, r3
 8004e9c:	898b      	ldrh	r3, [r1, #12]
 8004e9e:	0005      	movs	r5, r0
 8004ea0:	000c      	movs	r4, r1
 8004ea2:	0016      	movs	r6, r2
 8004ea4:	05db      	lsls	r3, r3, #23
 8004ea6:	d505      	bpl.n	8004eb4 <__swrite+0x1c>
 8004ea8:	230e      	movs	r3, #14
 8004eaa:	5ec9      	ldrsh	r1, [r1, r3]
 8004eac:	2200      	movs	r2, #0
 8004eae:	2302      	movs	r3, #2
 8004eb0:	f000 f8f6 	bl	80050a0 <_lseek_r>
 8004eb4:	89a3      	ldrh	r3, [r4, #12]
 8004eb6:	4a05      	ldr	r2, [pc, #20]	@ (8004ecc <__swrite+0x34>)
 8004eb8:	0028      	movs	r0, r5
 8004eba:	4013      	ands	r3, r2
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	0032      	movs	r2, r6
 8004ec0:	230e      	movs	r3, #14
 8004ec2:	5ee1      	ldrsh	r1, [r4, r3]
 8004ec4:	003b      	movs	r3, r7
 8004ec6:	f000 f913 	bl	80050f0 <_write_r>
 8004eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ecc:	ffffefff 	.word	0xffffefff

08004ed0 <__sseek>:
 8004ed0:	b570      	push	{r4, r5, r6, lr}
 8004ed2:	000c      	movs	r4, r1
 8004ed4:	250e      	movs	r5, #14
 8004ed6:	5f49      	ldrsh	r1, [r1, r5]
 8004ed8:	f000 f8e2 	bl	80050a0 <_lseek_r>
 8004edc:	89a3      	ldrh	r3, [r4, #12]
 8004ede:	1c42      	adds	r2, r0, #1
 8004ee0:	d103      	bne.n	8004eea <__sseek+0x1a>
 8004ee2:	4a05      	ldr	r2, [pc, #20]	@ (8004ef8 <__sseek+0x28>)
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	81a3      	strh	r3, [r4, #12]
 8004ee8:	bd70      	pop	{r4, r5, r6, pc}
 8004eea:	2280      	movs	r2, #128	@ 0x80
 8004eec:	0152      	lsls	r2, r2, #5
 8004eee:	4313      	orrs	r3, r2
 8004ef0:	81a3      	strh	r3, [r4, #12]
 8004ef2:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ef4:	e7f8      	b.n	8004ee8 <__sseek+0x18>
 8004ef6:	46c0      	nop			@ (mov r8, r8)
 8004ef8:	ffffefff 	.word	0xffffefff

08004efc <__sclose>:
 8004efc:	b510      	push	{r4, lr}
 8004efe:	230e      	movs	r3, #14
 8004f00:	5ec9      	ldrsh	r1, [r1, r3]
 8004f02:	f000 f8bb 	bl	800507c <_close_r>
 8004f06:	bd10      	pop	{r4, pc}

08004f08 <__swbuf_r>:
 8004f08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f0a:	0006      	movs	r6, r0
 8004f0c:	000d      	movs	r5, r1
 8004f0e:	0014      	movs	r4, r2
 8004f10:	2800      	cmp	r0, #0
 8004f12:	d004      	beq.n	8004f1e <__swbuf_r+0x16>
 8004f14:	6a03      	ldr	r3, [r0, #32]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d101      	bne.n	8004f1e <__swbuf_r+0x16>
 8004f1a:	f7ff fee3 	bl	8004ce4 <__sinit>
 8004f1e:	69a3      	ldr	r3, [r4, #24]
 8004f20:	60a3      	str	r3, [r4, #8]
 8004f22:	89a3      	ldrh	r3, [r4, #12]
 8004f24:	071b      	lsls	r3, r3, #28
 8004f26:	d502      	bpl.n	8004f2e <__swbuf_r+0x26>
 8004f28:	6923      	ldr	r3, [r4, #16]
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d109      	bne.n	8004f42 <__swbuf_r+0x3a>
 8004f2e:	0021      	movs	r1, r4
 8004f30:	0030      	movs	r0, r6
 8004f32:	f000 f82b 	bl	8004f8c <__swsetup_r>
 8004f36:	2800      	cmp	r0, #0
 8004f38:	d003      	beq.n	8004f42 <__swbuf_r+0x3a>
 8004f3a:	2501      	movs	r5, #1
 8004f3c:	426d      	negs	r5, r5
 8004f3e:	0028      	movs	r0, r5
 8004f40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f42:	6923      	ldr	r3, [r4, #16]
 8004f44:	6820      	ldr	r0, [r4, #0]
 8004f46:	b2ef      	uxtb	r7, r5
 8004f48:	1ac0      	subs	r0, r0, r3
 8004f4a:	6963      	ldr	r3, [r4, #20]
 8004f4c:	b2ed      	uxtb	r5, r5
 8004f4e:	4283      	cmp	r3, r0
 8004f50:	dc05      	bgt.n	8004f5e <__swbuf_r+0x56>
 8004f52:	0021      	movs	r1, r4
 8004f54:	0030      	movs	r0, r6
 8004f56:	f000 feb5 	bl	8005cc4 <_fflush_r>
 8004f5a:	2800      	cmp	r0, #0
 8004f5c:	d1ed      	bne.n	8004f3a <__swbuf_r+0x32>
 8004f5e:	68a3      	ldr	r3, [r4, #8]
 8004f60:	3001      	adds	r0, #1
 8004f62:	3b01      	subs	r3, #1
 8004f64:	60a3      	str	r3, [r4, #8]
 8004f66:	6823      	ldr	r3, [r4, #0]
 8004f68:	1c5a      	adds	r2, r3, #1
 8004f6a:	6022      	str	r2, [r4, #0]
 8004f6c:	701f      	strb	r7, [r3, #0]
 8004f6e:	6963      	ldr	r3, [r4, #20]
 8004f70:	4283      	cmp	r3, r0
 8004f72:	d004      	beq.n	8004f7e <__swbuf_r+0x76>
 8004f74:	89a3      	ldrh	r3, [r4, #12]
 8004f76:	07db      	lsls	r3, r3, #31
 8004f78:	d5e1      	bpl.n	8004f3e <__swbuf_r+0x36>
 8004f7a:	2d0a      	cmp	r5, #10
 8004f7c:	d1df      	bne.n	8004f3e <__swbuf_r+0x36>
 8004f7e:	0021      	movs	r1, r4
 8004f80:	0030      	movs	r0, r6
 8004f82:	f000 fe9f 	bl	8005cc4 <_fflush_r>
 8004f86:	2800      	cmp	r0, #0
 8004f88:	d0d9      	beq.n	8004f3e <__swbuf_r+0x36>
 8004f8a:	e7d6      	b.n	8004f3a <__swbuf_r+0x32>

08004f8c <__swsetup_r>:
 8004f8c:	4b2d      	ldr	r3, [pc, #180]	@ (8005044 <__swsetup_r+0xb8>)
 8004f8e:	b570      	push	{r4, r5, r6, lr}
 8004f90:	0005      	movs	r5, r0
 8004f92:	6818      	ldr	r0, [r3, #0]
 8004f94:	000c      	movs	r4, r1
 8004f96:	2800      	cmp	r0, #0
 8004f98:	d004      	beq.n	8004fa4 <__swsetup_r+0x18>
 8004f9a:	6a03      	ldr	r3, [r0, #32]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d101      	bne.n	8004fa4 <__swsetup_r+0x18>
 8004fa0:	f7ff fea0 	bl	8004ce4 <__sinit>
 8004fa4:	220c      	movs	r2, #12
 8004fa6:	5ea3      	ldrsh	r3, [r4, r2]
 8004fa8:	071a      	lsls	r2, r3, #28
 8004faa:	d423      	bmi.n	8004ff4 <__swsetup_r+0x68>
 8004fac:	06da      	lsls	r2, r3, #27
 8004fae:	d407      	bmi.n	8004fc0 <__swsetup_r+0x34>
 8004fb0:	2209      	movs	r2, #9
 8004fb2:	602a      	str	r2, [r5, #0]
 8004fb4:	2240      	movs	r2, #64	@ 0x40
 8004fb6:	2001      	movs	r0, #1
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	81a3      	strh	r3, [r4, #12]
 8004fbc:	4240      	negs	r0, r0
 8004fbe:	e03a      	b.n	8005036 <__swsetup_r+0xaa>
 8004fc0:	075b      	lsls	r3, r3, #29
 8004fc2:	d513      	bpl.n	8004fec <__swsetup_r+0x60>
 8004fc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004fc6:	2900      	cmp	r1, #0
 8004fc8:	d008      	beq.n	8004fdc <__swsetup_r+0x50>
 8004fca:	0023      	movs	r3, r4
 8004fcc:	3344      	adds	r3, #68	@ 0x44
 8004fce:	4299      	cmp	r1, r3
 8004fd0:	d002      	beq.n	8004fd8 <__swsetup_r+0x4c>
 8004fd2:	0028      	movs	r0, r5
 8004fd4:	f000 f8d6 	bl	8005184 <_free_r>
 8004fd8:	2300      	movs	r3, #0
 8004fda:	6363      	str	r3, [r4, #52]	@ 0x34
 8004fdc:	2224      	movs	r2, #36	@ 0x24
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	4393      	bics	r3, r2
 8004fe2:	81a3      	strh	r3, [r4, #12]
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	6063      	str	r3, [r4, #4]
 8004fe8:	6923      	ldr	r3, [r4, #16]
 8004fea:	6023      	str	r3, [r4, #0]
 8004fec:	2308      	movs	r3, #8
 8004fee:	89a2      	ldrh	r2, [r4, #12]
 8004ff0:	4313      	orrs	r3, r2
 8004ff2:	81a3      	strh	r3, [r4, #12]
 8004ff4:	6923      	ldr	r3, [r4, #16]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d10b      	bne.n	8005012 <__swsetup_r+0x86>
 8004ffa:	21a0      	movs	r1, #160	@ 0xa0
 8004ffc:	2280      	movs	r2, #128	@ 0x80
 8004ffe:	89a3      	ldrh	r3, [r4, #12]
 8005000:	0089      	lsls	r1, r1, #2
 8005002:	0092      	lsls	r2, r2, #2
 8005004:	400b      	ands	r3, r1
 8005006:	4293      	cmp	r3, r2
 8005008:	d003      	beq.n	8005012 <__swsetup_r+0x86>
 800500a:	0021      	movs	r1, r4
 800500c:	0028      	movs	r0, r5
 800500e:	f000 feaf 	bl	8005d70 <__smakebuf_r>
 8005012:	220c      	movs	r2, #12
 8005014:	5ea3      	ldrsh	r3, [r4, r2]
 8005016:	2101      	movs	r1, #1
 8005018:	001a      	movs	r2, r3
 800501a:	400a      	ands	r2, r1
 800501c:	420b      	tst	r3, r1
 800501e:	d00b      	beq.n	8005038 <__swsetup_r+0xac>
 8005020:	2200      	movs	r2, #0
 8005022:	60a2      	str	r2, [r4, #8]
 8005024:	6962      	ldr	r2, [r4, #20]
 8005026:	4252      	negs	r2, r2
 8005028:	61a2      	str	r2, [r4, #24]
 800502a:	2000      	movs	r0, #0
 800502c:	6922      	ldr	r2, [r4, #16]
 800502e:	4282      	cmp	r2, r0
 8005030:	d101      	bne.n	8005036 <__swsetup_r+0xaa>
 8005032:	061a      	lsls	r2, r3, #24
 8005034:	d4be      	bmi.n	8004fb4 <__swsetup_r+0x28>
 8005036:	bd70      	pop	{r4, r5, r6, pc}
 8005038:	0799      	lsls	r1, r3, #30
 800503a:	d400      	bmi.n	800503e <__swsetup_r+0xb2>
 800503c:	6962      	ldr	r2, [r4, #20]
 800503e:	60a2      	str	r2, [r4, #8]
 8005040:	e7f3      	b.n	800502a <__swsetup_r+0x9e>
 8005042:	46c0      	nop			@ (mov r8, r8)
 8005044:	20000018 	.word	0x20000018

08005048 <memmove>:
 8005048:	b510      	push	{r4, lr}
 800504a:	4288      	cmp	r0, r1
 800504c:	d902      	bls.n	8005054 <memmove+0xc>
 800504e:	188b      	adds	r3, r1, r2
 8005050:	4298      	cmp	r0, r3
 8005052:	d308      	bcc.n	8005066 <memmove+0x1e>
 8005054:	2300      	movs	r3, #0
 8005056:	429a      	cmp	r2, r3
 8005058:	d007      	beq.n	800506a <memmove+0x22>
 800505a:	5ccc      	ldrb	r4, [r1, r3]
 800505c:	54c4      	strb	r4, [r0, r3]
 800505e:	3301      	adds	r3, #1
 8005060:	e7f9      	b.n	8005056 <memmove+0xe>
 8005062:	5c8b      	ldrb	r3, [r1, r2]
 8005064:	5483      	strb	r3, [r0, r2]
 8005066:	3a01      	subs	r2, #1
 8005068:	d2fb      	bcs.n	8005062 <memmove+0x1a>
 800506a:	bd10      	pop	{r4, pc}

0800506c <memset>:
 800506c:	0003      	movs	r3, r0
 800506e:	1882      	adds	r2, r0, r2
 8005070:	4293      	cmp	r3, r2
 8005072:	d100      	bne.n	8005076 <memset+0xa>
 8005074:	4770      	bx	lr
 8005076:	7019      	strb	r1, [r3, #0]
 8005078:	3301      	adds	r3, #1
 800507a:	e7f9      	b.n	8005070 <memset+0x4>

0800507c <_close_r>:
 800507c:	2300      	movs	r3, #0
 800507e:	b570      	push	{r4, r5, r6, lr}
 8005080:	4d06      	ldr	r5, [pc, #24]	@ (800509c <_close_r+0x20>)
 8005082:	0004      	movs	r4, r0
 8005084:	0008      	movs	r0, r1
 8005086:	602b      	str	r3, [r5, #0]
 8005088:	f7fc f8fc 	bl	8001284 <_close>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d103      	bne.n	8005098 <_close_r+0x1c>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d000      	beq.n	8005098 <_close_r+0x1c>
 8005096:	6023      	str	r3, [r4, #0]
 8005098:	bd70      	pop	{r4, r5, r6, pc}
 800509a:	46c0      	nop			@ (mov r8, r8)
 800509c:	200008a0 	.word	0x200008a0

080050a0 <_lseek_r>:
 80050a0:	b570      	push	{r4, r5, r6, lr}
 80050a2:	0004      	movs	r4, r0
 80050a4:	0008      	movs	r0, r1
 80050a6:	0011      	movs	r1, r2
 80050a8:	001a      	movs	r2, r3
 80050aa:	2300      	movs	r3, #0
 80050ac:	4d05      	ldr	r5, [pc, #20]	@ (80050c4 <_lseek_r+0x24>)
 80050ae:	602b      	str	r3, [r5, #0]
 80050b0:	f7fc f8f2 	bl	8001298 <_lseek>
 80050b4:	1c43      	adds	r3, r0, #1
 80050b6:	d103      	bne.n	80050c0 <_lseek_r+0x20>
 80050b8:	682b      	ldr	r3, [r5, #0]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d000      	beq.n	80050c0 <_lseek_r+0x20>
 80050be:	6023      	str	r3, [r4, #0]
 80050c0:	bd70      	pop	{r4, r5, r6, pc}
 80050c2:	46c0      	nop			@ (mov r8, r8)
 80050c4:	200008a0 	.word	0x200008a0

080050c8 <_read_r>:
 80050c8:	b570      	push	{r4, r5, r6, lr}
 80050ca:	0004      	movs	r4, r0
 80050cc:	0008      	movs	r0, r1
 80050ce:	0011      	movs	r1, r2
 80050d0:	001a      	movs	r2, r3
 80050d2:	2300      	movs	r3, #0
 80050d4:	4d05      	ldr	r5, [pc, #20]	@ (80050ec <_read_r+0x24>)
 80050d6:	602b      	str	r3, [r5, #0]
 80050d8:	f7fc f8bf 	bl	800125a <_read>
 80050dc:	1c43      	adds	r3, r0, #1
 80050de:	d103      	bne.n	80050e8 <_read_r+0x20>
 80050e0:	682b      	ldr	r3, [r5, #0]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d000      	beq.n	80050e8 <_read_r+0x20>
 80050e6:	6023      	str	r3, [r4, #0]
 80050e8:	bd70      	pop	{r4, r5, r6, pc}
 80050ea:	46c0      	nop			@ (mov r8, r8)
 80050ec:	200008a0 	.word	0x200008a0

080050f0 <_write_r>:
 80050f0:	b570      	push	{r4, r5, r6, lr}
 80050f2:	0004      	movs	r4, r0
 80050f4:	0008      	movs	r0, r1
 80050f6:	0011      	movs	r1, r2
 80050f8:	001a      	movs	r2, r3
 80050fa:	2300      	movs	r3, #0
 80050fc:	4d05      	ldr	r5, [pc, #20]	@ (8005114 <_write_r+0x24>)
 80050fe:	602b      	str	r3, [r5, #0]
 8005100:	f7fc f8b8 	bl	8001274 <_write>
 8005104:	1c43      	adds	r3, r0, #1
 8005106:	d103      	bne.n	8005110 <_write_r+0x20>
 8005108:	682b      	ldr	r3, [r5, #0]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d000      	beq.n	8005110 <_write_r+0x20>
 800510e:	6023      	str	r3, [r4, #0]
 8005110:	bd70      	pop	{r4, r5, r6, pc}
 8005112:	46c0      	nop			@ (mov r8, r8)
 8005114:	200008a0 	.word	0x200008a0

08005118 <__errno>:
 8005118:	4b01      	ldr	r3, [pc, #4]	@ (8005120 <__errno+0x8>)
 800511a:	6818      	ldr	r0, [r3, #0]
 800511c:	4770      	bx	lr
 800511e:	46c0      	nop			@ (mov r8, r8)
 8005120:	20000018 	.word	0x20000018

08005124 <__libc_init_array>:
 8005124:	b570      	push	{r4, r5, r6, lr}
 8005126:	2600      	movs	r6, #0
 8005128:	4c0c      	ldr	r4, [pc, #48]	@ (800515c <__libc_init_array+0x38>)
 800512a:	4d0d      	ldr	r5, [pc, #52]	@ (8005160 <__libc_init_array+0x3c>)
 800512c:	1b64      	subs	r4, r4, r5
 800512e:	10a4      	asrs	r4, r4, #2
 8005130:	42a6      	cmp	r6, r4
 8005132:	d109      	bne.n	8005148 <__libc_init_array+0x24>
 8005134:	2600      	movs	r6, #0
 8005136:	f000 fed7 	bl	8005ee8 <_init>
 800513a:	4c0a      	ldr	r4, [pc, #40]	@ (8005164 <__libc_init_array+0x40>)
 800513c:	4d0a      	ldr	r5, [pc, #40]	@ (8005168 <__libc_init_array+0x44>)
 800513e:	1b64      	subs	r4, r4, r5
 8005140:	10a4      	asrs	r4, r4, #2
 8005142:	42a6      	cmp	r6, r4
 8005144:	d105      	bne.n	8005152 <__libc_init_array+0x2e>
 8005146:	bd70      	pop	{r4, r5, r6, pc}
 8005148:	00b3      	lsls	r3, r6, #2
 800514a:	58eb      	ldr	r3, [r5, r3]
 800514c:	4798      	blx	r3
 800514e:	3601      	adds	r6, #1
 8005150:	e7ee      	b.n	8005130 <__libc_init_array+0xc>
 8005152:	00b3      	lsls	r3, r6, #2
 8005154:	58eb      	ldr	r3, [r5, r3]
 8005156:	4798      	blx	r3
 8005158:	3601      	adds	r6, #1
 800515a:	e7f2      	b.n	8005142 <__libc_init_array+0x1e>
 800515c:	0800744c 	.word	0x0800744c
 8005160:	0800744c 	.word	0x0800744c
 8005164:	08007450 	.word	0x08007450
 8005168:	0800744c 	.word	0x0800744c

0800516c <__retarget_lock_init_recursive>:
 800516c:	4770      	bx	lr

0800516e <__retarget_lock_acquire_recursive>:
 800516e:	4770      	bx	lr

08005170 <__retarget_lock_release_recursive>:
 8005170:	4770      	bx	lr

08005172 <memcpy>:
 8005172:	2300      	movs	r3, #0
 8005174:	b510      	push	{r4, lr}
 8005176:	429a      	cmp	r2, r3
 8005178:	d100      	bne.n	800517c <memcpy+0xa>
 800517a:	bd10      	pop	{r4, pc}
 800517c:	5ccc      	ldrb	r4, [r1, r3]
 800517e:	54c4      	strb	r4, [r0, r3]
 8005180:	3301      	adds	r3, #1
 8005182:	e7f8      	b.n	8005176 <memcpy+0x4>

08005184 <_free_r>:
 8005184:	b570      	push	{r4, r5, r6, lr}
 8005186:	0005      	movs	r5, r0
 8005188:	1e0c      	subs	r4, r1, #0
 800518a:	d010      	beq.n	80051ae <_free_r+0x2a>
 800518c:	3c04      	subs	r4, #4
 800518e:	6823      	ldr	r3, [r4, #0]
 8005190:	2b00      	cmp	r3, #0
 8005192:	da00      	bge.n	8005196 <_free_r+0x12>
 8005194:	18e4      	adds	r4, r4, r3
 8005196:	0028      	movs	r0, r5
 8005198:	f000 f8e0 	bl	800535c <__malloc_lock>
 800519c:	4a1d      	ldr	r2, [pc, #116]	@ (8005214 <_free_r+0x90>)
 800519e:	6813      	ldr	r3, [r2, #0]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d105      	bne.n	80051b0 <_free_r+0x2c>
 80051a4:	6063      	str	r3, [r4, #4]
 80051a6:	6014      	str	r4, [r2, #0]
 80051a8:	0028      	movs	r0, r5
 80051aa:	f000 f8df 	bl	800536c <__malloc_unlock>
 80051ae:	bd70      	pop	{r4, r5, r6, pc}
 80051b0:	42a3      	cmp	r3, r4
 80051b2:	d908      	bls.n	80051c6 <_free_r+0x42>
 80051b4:	6820      	ldr	r0, [r4, #0]
 80051b6:	1821      	adds	r1, r4, r0
 80051b8:	428b      	cmp	r3, r1
 80051ba:	d1f3      	bne.n	80051a4 <_free_r+0x20>
 80051bc:	6819      	ldr	r1, [r3, #0]
 80051be:	685b      	ldr	r3, [r3, #4]
 80051c0:	1809      	adds	r1, r1, r0
 80051c2:	6021      	str	r1, [r4, #0]
 80051c4:	e7ee      	b.n	80051a4 <_free_r+0x20>
 80051c6:	001a      	movs	r2, r3
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d001      	beq.n	80051d2 <_free_r+0x4e>
 80051ce:	42a3      	cmp	r3, r4
 80051d0:	d9f9      	bls.n	80051c6 <_free_r+0x42>
 80051d2:	6811      	ldr	r1, [r2, #0]
 80051d4:	1850      	adds	r0, r2, r1
 80051d6:	42a0      	cmp	r0, r4
 80051d8:	d10b      	bne.n	80051f2 <_free_r+0x6e>
 80051da:	6820      	ldr	r0, [r4, #0]
 80051dc:	1809      	adds	r1, r1, r0
 80051de:	1850      	adds	r0, r2, r1
 80051e0:	6011      	str	r1, [r2, #0]
 80051e2:	4283      	cmp	r3, r0
 80051e4:	d1e0      	bne.n	80051a8 <_free_r+0x24>
 80051e6:	6818      	ldr	r0, [r3, #0]
 80051e8:	685b      	ldr	r3, [r3, #4]
 80051ea:	1841      	adds	r1, r0, r1
 80051ec:	6011      	str	r1, [r2, #0]
 80051ee:	6053      	str	r3, [r2, #4]
 80051f0:	e7da      	b.n	80051a8 <_free_r+0x24>
 80051f2:	42a0      	cmp	r0, r4
 80051f4:	d902      	bls.n	80051fc <_free_r+0x78>
 80051f6:	230c      	movs	r3, #12
 80051f8:	602b      	str	r3, [r5, #0]
 80051fa:	e7d5      	b.n	80051a8 <_free_r+0x24>
 80051fc:	6820      	ldr	r0, [r4, #0]
 80051fe:	1821      	adds	r1, r4, r0
 8005200:	428b      	cmp	r3, r1
 8005202:	d103      	bne.n	800520c <_free_r+0x88>
 8005204:	6819      	ldr	r1, [r3, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	1809      	adds	r1, r1, r0
 800520a:	6021      	str	r1, [r4, #0]
 800520c:	6063      	str	r3, [r4, #4]
 800520e:	6054      	str	r4, [r2, #4]
 8005210:	e7ca      	b.n	80051a8 <_free_r+0x24>
 8005212:	46c0      	nop			@ (mov r8, r8)
 8005214:	200008ac 	.word	0x200008ac

08005218 <sbrk_aligned>:
 8005218:	b570      	push	{r4, r5, r6, lr}
 800521a:	4e0f      	ldr	r6, [pc, #60]	@ (8005258 <sbrk_aligned+0x40>)
 800521c:	000d      	movs	r5, r1
 800521e:	6831      	ldr	r1, [r6, #0]
 8005220:	0004      	movs	r4, r0
 8005222:	2900      	cmp	r1, #0
 8005224:	d102      	bne.n	800522c <sbrk_aligned+0x14>
 8005226:	f000 fe09 	bl	8005e3c <_sbrk_r>
 800522a:	6030      	str	r0, [r6, #0]
 800522c:	0029      	movs	r1, r5
 800522e:	0020      	movs	r0, r4
 8005230:	f000 fe04 	bl	8005e3c <_sbrk_r>
 8005234:	1c43      	adds	r3, r0, #1
 8005236:	d103      	bne.n	8005240 <sbrk_aligned+0x28>
 8005238:	2501      	movs	r5, #1
 800523a:	426d      	negs	r5, r5
 800523c:	0028      	movs	r0, r5
 800523e:	bd70      	pop	{r4, r5, r6, pc}
 8005240:	2303      	movs	r3, #3
 8005242:	1cc5      	adds	r5, r0, #3
 8005244:	439d      	bics	r5, r3
 8005246:	42a8      	cmp	r0, r5
 8005248:	d0f8      	beq.n	800523c <sbrk_aligned+0x24>
 800524a:	1a29      	subs	r1, r5, r0
 800524c:	0020      	movs	r0, r4
 800524e:	f000 fdf5 	bl	8005e3c <_sbrk_r>
 8005252:	3001      	adds	r0, #1
 8005254:	d1f2      	bne.n	800523c <sbrk_aligned+0x24>
 8005256:	e7ef      	b.n	8005238 <sbrk_aligned+0x20>
 8005258:	200008a8 	.word	0x200008a8

0800525c <_malloc_r>:
 800525c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800525e:	2203      	movs	r2, #3
 8005260:	1ccb      	adds	r3, r1, #3
 8005262:	4393      	bics	r3, r2
 8005264:	3308      	adds	r3, #8
 8005266:	0005      	movs	r5, r0
 8005268:	001f      	movs	r7, r3
 800526a:	2b0c      	cmp	r3, #12
 800526c:	d234      	bcs.n	80052d8 <_malloc_r+0x7c>
 800526e:	270c      	movs	r7, #12
 8005270:	42b9      	cmp	r1, r7
 8005272:	d833      	bhi.n	80052dc <_malloc_r+0x80>
 8005274:	0028      	movs	r0, r5
 8005276:	f000 f871 	bl	800535c <__malloc_lock>
 800527a:	4e37      	ldr	r6, [pc, #220]	@ (8005358 <_malloc_r+0xfc>)
 800527c:	6833      	ldr	r3, [r6, #0]
 800527e:	001c      	movs	r4, r3
 8005280:	2c00      	cmp	r4, #0
 8005282:	d12f      	bne.n	80052e4 <_malloc_r+0x88>
 8005284:	0039      	movs	r1, r7
 8005286:	0028      	movs	r0, r5
 8005288:	f7ff ffc6 	bl	8005218 <sbrk_aligned>
 800528c:	0004      	movs	r4, r0
 800528e:	1c43      	adds	r3, r0, #1
 8005290:	d15f      	bne.n	8005352 <_malloc_r+0xf6>
 8005292:	6834      	ldr	r4, [r6, #0]
 8005294:	9400      	str	r4, [sp, #0]
 8005296:	9b00      	ldr	r3, [sp, #0]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d14a      	bne.n	8005332 <_malloc_r+0xd6>
 800529c:	2c00      	cmp	r4, #0
 800529e:	d052      	beq.n	8005346 <_malloc_r+0xea>
 80052a0:	6823      	ldr	r3, [r4, #0]
 80052a2:	0028      	movs	r0, r5
 80052a4:	18e3      	adds	r3, r4, r3
 80052a6:	9900      	ldr	r1, [sp, #0]
 80052a8:	9301      	str	r3, [sp, #4]
 80052aa:	f000 fdc7 	bl	8005e3c <_sbrk_r>
 80052ae:	9b01      	ldr	r3, [sp, #4]
 80052b0:	4283      	cmp	r3, r0
 80052b2:	d148      	bne.n	8005346 <_malloc_r+0xea>
 80052b4:	6823      	ldr	r3, [r4, #0]
 80052b6:	0028      	movs	r0, r5
 80052b8:	1aff      	subs	r7, r7, r3
 80052ba:	0039      	movs	r1, r7
 80052bc:	f7ff ffac 	bl	8005218 <sbrk_aligned>
 80052c0:	3001      	adds	r0, #1
 80052c2:	d040      	beq.n	8005346 <_malloc_r+0xea>
 80052c4:	6823      	ldr	r3, [r4, #0]
 80052c6:	19db      	adds	r3, r3, r7
 80052c8:	6023      	str	r3, [r4, #0]
 80052ca:	6833      	ldr	r3, [r6, #0]
 80052cc:	685a      	ldr	r2, [r3, #4]
 80052ce:	2a00      	cmp	r2, #0
 80052d0:	d133      	bne.n	800533a <_malloc_r+0xde>
 80052d2:	9b00      	ldr	r3, [sp, #0]
 80052d4:	6033      	str	r3, [r6, #0]
 80052d6:	e019      	b.n	800530c <_malloc_r+0xb0>
 80052d8:	2b00      	cmp	r3, #0
 80052da:	dac9      	bge.n	8005270 <_malloc_r+0x14>
 80052dc:	230c      	movs	r3, #12
 80052de:	602b      	str	r3, [r5, #0]
 80052e0:	2000      	movs	r0, #0
 80052e2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80052e4:	6821      	ldr	r1, [r4, #0]
 80052e6:	1bc9      	subs	r1, r1, r7
 80052e8:	d420      	bmi.n	800532c <_malloc_r+0xd0>
 80052ea:	290b      	cmp	r1, #11
 80052ec:	d90a      	bls.n	8005304 <_malloc_r+0xa8>
 80052ee:	19e2      	adds	r2, r4, r7
 80052f0:	6027      	str	r7, [r4, #0]
 80052f2:	42a3      	cmp	r3, r4
 80052f4:	d104      	bne.n	8005300 <_malloc_r+0xa4>
 80052f6:	6032      	str	r2, [r6, #0]
 80052f8:	6863      	ldr	r3, [r4, #4]
 80052fa:	6011      	str	r1, [r2, #0]
 80052fc:	6053      	str	r3, [r2, #4]
 80052fe:	e005      	b.n	800530c <_malloc_r+0xb0>
 8005300:	605a      	str	r2, [r3, #4]
 8005302:	e7f9      	b.n	80052f8 <_malloc_r+0x9c>
 8005304:	6862      	ldr	r2, [r4, #4]
 8005306:	42a3      	cmp	r3, r4
 8005308:	d10e      	bne.n	8005328 <_malloc_r+0xcc>
 800530a:	6032      	str	r2, [r6, #0]
 800530c:	0028      	movs	r0, r5
 800530e:	f000 f82d 	bl	800536c <__malloc_unlock>
 8005312:	0020      	movs	r0, r4
 8005314:	2207      	movs	r2, #7
 8005316:	300b      	adds	r0, #11
 8005318:	1d23      	adds	r3, r4, #4
 800531a:	4390      	bics	r0, r2
 800531c:	1ac2      	subs	r2, r0, r3
 800531e:	4298      	cmp	r0, r3
 8005320:	d0df      	beq.n	80052e2 <_malloc_r+0x86>
 8005322:	1a1b      	subs	r3, r3, r0
 8005324:	50a3      	str	r3, [r4, r2]
 8005326:	e7dc      	b.n	80052e2 <_malloc_r+0x86>
 8005328:	605a      	str	r2, [r3, #4]
 800532a:	e7ef      	b.n	800530c <_malloc_r+0xb0>
 800532c:	0023      	movs	r3, r4
 800532e:	6864      	ldr	r4, [r4, #4]
 8005330:	e7a6      	b.n	8005280 <_malloc_r+0x24>
 8005332:	9c00      	ldr	r4, [sp, #0]
 8005334:	6863      	ldr	r3, [r4, #4]
 8005336:	9300      	str	r3, [sp, #0]
 8005338:	e7ad      	b.n	8005296 <_malloc_r+0x3a>
 800533a:	001a      	movs	r2, r3
 800533c:	685b      	ldr	r3, [r3, #4]
 800533e:	42a3      	cmp	r3, r4
 8005340:	d1fb      	bne.n	800533a <_malloc_r+0xde>
 8005342:	2300      	movs	r3, #0
 8005344:	e7da      	b.n	80052fc <_malloc_r+0xa0>
 8005346:	230c      	movs	r3, #12
 8005348:	0028      	movs	r0, r5
 800534a:	602b      	str	r3, [r5, #0]
 800534c:	f000 f80e 	bl	800536c <__malloc_unlock>
 8005350:	e7c6      	b.n	80052e0 <_malloc_r+0x84>
 8005352:	6007      	str	r7, [r0, #0]
 8005354:	e7da      	b.n	800530c <_malloc_r+0xb0>
 8005356:	46c0      	nop			@ (mov r8, r8)
 8005358:	200008ac 	.word	0x200008ac

0800535c <__malloc_lock>:
 800535c:	b510      	push	{r4, lr}
 800535e:	4802      	ldr	r0, [pc, #8]	@ (8005368 <__malloc_lock+0xc>)
 8005360:	f7ff ff05 	bl	800516e <__retarget_lock_acquire_recursive>
 8005364:	bd10      	pop	{r4, pc}
 8005366:	46c0      	nop			@ (mov r8, r8)
 8005368:	200008a4 	.word	0x200008a4

0800536c <__malloc_unlock>:
 800536c:	b510      	push	{r4, lr}
 800536e:	4802      	ldr	r0, [pc, #8]	@ (8005378 <__malloc_unlock+0xc>)
 8005370:	f7ff fefe 	bl	8005170 <__retarget_lock_release_recursive>
 8005374:	bd10      	pop	{r4, pc}
 8005376:	46c0      	nop			@ (mov r8, r8)
 8005378:	200008a4 	.word	0x200008a4

0800537c <__ssputs_r>:
 800537c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800537e:	688e      	ldr	r6, [r1, #8]
 8005380:	b085      	sub	sp, #20
 8005382:	001f      	movs	r7, r3
 8005384:	000c      	movs	r4, r1
 8005386:	680b      	ldr	r3, [r1, #0]
 8005388:	9002      	str	r0, [sp, #8]
 800538a:	9203      	str	r2, [sp, #12]
 800538c:	42be      	cmp	r6, r7
 800538e:	d830      	bhi.n	80053f2 <__ssputs_r+0x76>
 8005390:	210c      	movs	r1, #12
 8005392:	5e62      	ldrsh	r2, [r4, r1]
 8005394:	2190      	movs	r1, #144	@ 0x90
 8005396:	00c9      	lsls	r1, r1, #3
 8005398:	420a      	tst	r2, r1
 800539a:	d028      	beq.n	80053ee <__ssputs_r+0x72>
 800539c:	2003      	movs	r0, #3
 800539e:	6921      	ldr	r1, [r4, #16]
 80053a0:	1a5b      	subs	r3, r3, r1
 80053a2:	9301      	str	r3, [sp, #4]
 80053a4:	6963      	ldr	r3, [r4, #20]
 80053a6:	4343      	muls	r3, r0
 80053a8:	9801      	ldr	r0, [sp, #4]
 80053aa:	0fdd      	lsrs	r5, r3, #31
 80053ac:	18ed      	adds	r5, r5, r3
 80053ae:	1c7b      	adds	r3, r7, #1
 80053b0:	181b      	adds	r3, r3, r0
 80053b2:	106d      	asrs	r5, r5, #1
 80053b4:	42ab      	cmp	r3, r5
 80053b6:	d900      	bls.n	80053ba <__ssputs_r+0x3e>
 80053b8:	001d      	movs	r5, r3
 80053ba:	0552      	lsls	r2, r2, #21
 80053bc:	d528      	bpl.n	8005410 <__ssputs_r+0x94>
 80053be:	0029      	movs	r1, r5
 80053c0:	9802      	ldr	r0, [sp, #8]
 80053c2:	f7ff ff4b 	bl	800525c <_malloc_r>
 80053c6:	1e06      	subs	r6, r0, #0
 80053c8:	d02c      	beq.n	8005424 <__ssputs_r+0xa8>
 80053ca:	9a01      	ldr	r2, [sp, #4]
 80053cc:	6921      	ldr	r1, [r4, #16]
 80053ce:	f7ff fed0 	bl	8005172 <memcpy>
 80053d2:	89a2      	ldrh	r2, [r4, #12]
 80053d4:	4b18      	ldr	r3, [pc, #96]	@ (8005438 <__ssputs_r+0xbc>)
 80053d6:	401a      	ands	r2, r3
 80053d8:	2380      	movs	r3, #128	@ 0x80
 80053da:	4313      	orrs	r3, r2
 80053dc:	81a3      	strh	r3, [r4, #12]
 80053de:	9b01      	ldr	r3, [sp, #4]
 80053e0:	6126      	str	r6, [r4, #16]
 80053e2:	18f6      	adds	r6, r6, r3
 80053e4:	6026      	str	r6, [r4, #0]
 80053e6:	003e      	movs	r6, r7
 80053e8:	6165      	str	r5, [r4, #20]
 80053ea:	1aed      	subs	r5, r5, r3
 80053ec:	60a5      	str	r5, [r4, #8]
 80053ee:	42be      	cmp	r6, r7
 80053f0:	d900      	bls.n	80053f4 <__ssputs_r+0x78>
 80053f2:	003e      	movs	r6, r7
 80053f4:	0032      	movs	r2, r6
 80053f6:	9903      	ldr	r1, [sp, #12]
 80053f8:	6820      	ldr	r0, [r4, #0]
 80053fa:	f7ff fe25 	bl	8005048 <memmove>
 80053fe:	2000      	movs	r0, #0
 8005400:	68a3      	ldr	r3, [r4, #8]
 8005402:	1b9b      	subs	r3, r3, r6
 8005404:	60a3      	str	r3, [r4, #8]
 8005406:	6823      	ldr	r3, [r4, #0]
 8005408:	199b      	adds	r3, r3, r6
 800540a:	6023      	str	r3, [r4, #0]
 800540c:	b005      	add	sp, #20
 800540e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005410:	002a      	movs	r2, r5
 8005412:	9802      	ldr	r0, [sp, #8]
 8005414:	f000 fd2f 	bl	8005e76 <_realloc_r>
 8005418:	1e06      	subs	r6, r0, #0
 800541a:	d1e0      	bne.n	80053de <__ssputs_r+0x62>
 800541c:	6921      	ldr	r1, [r4, #16]
 800541e:	9802      	ldr	r0, [sp, #8]
 8005420:	f7ff feb0 	bl	8005184 <_free_r>
 8005424:	230c      	movs	r3, #12
 8005426:	2001      	movs	r0, #1
 8005428:	9a02      	ldr	r2, [sp, #8]
 800542a:	4240      	negs	r0, r0
 800542c:	6013      	str	r3, [r2, #0]
 800542e:	89a2      	ldrh	r2, [r4, #12]
 8005430:	3334      	adds	r3, #52	@ 0x34
 8005432:	4313      	orrs	r3, r2
 8005434:	81a3      	strh	r3, [r4, #12]
 8005436:	e7e9      	b.n	800540c <__ssputs_r+0x90>
 8005438:	fffffb7f 	.word	0xfffffb7f

0800543c <_svfiprintf_r>:
 800543c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800543e:	b0a1      	sub	sp, #132	@ 0x84
 8005440:	9003      	str	r0, [sp, #12]
 8005442:	001d      	movs	r5, r3
 8005444:	898b      	ldrh	r3, [r1, #12]
 8005446:	000f      	movs	r7, r1
 8005448:	0016      	movs	r6, r2
 800544a:	061b      	lsls	r3, r3, #24
 800544c:	d511      	bpl.n	8005472 <_svfiprintf_r+0x36>
 800544e:	690b      	ldr	r3, [r1, #16]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d10e      	bne.n	8005472 <_svfiprintf_r+0x36>
 8005454:	2140      	movs	r1, #64	@ 0x40
 8005456:	f7ff ff01 	bl	800525c <_malloc_r>
 800545a:	6038      	str	r0, [r7, #0]
 800545c:	6138      	str	r0, [r7, #16]
 800545e:	2800      	cmp	r0, #0
 8005460:	d105      	bne.n	800546e <_svfiprintf_r+0x32>
 8005462:	230c      	movs	r3, #12
 8005464:	9a03      	ldr	r2, [sp, #12]
 8005466:	6013      	str	r3, [r2, #0]
 8005468:	2001      	movs	r0, #1
 800546a:	4240      	negs	r0, r0
 800546c:	e0cf      	b.n	800560e <_svfiprintf_r+0x1d2>
 800546e:	2340      	movs	r3, #64	@ 0x40
 8005470:	617b      	str	r3, [r7, #20]
 8005472:	2300      	movs	r3, #0
 8005474:	ac08      	add	r4, sp, #32
 8005476:	6163      	str	r3, [r4, #20]
 8005478:	3320      	adds	r3, #32
 800547a:	7663      	strb	r3, [r4, #25]
 800547c:	3310      	adds	r3, #16
 800547e:	76a3      	strb	r3, [r4, #26]
 8005480:	9507      	str	r5, [sp, #28]
 8005482:	0035      	movs	r5, r6
 8005484:	782b      	ldrb	r3, [r5, #0]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d001      	beq.n	800548e <_svfiprintf_r+0x52>
 800548a:	2b25      	cmp	r3, #37	@ 0x25
 800548c:	d148      	bne.n	8005520 <_svfiprintf_r+0xe4>
 800548e:	1bab      	subs	r3, r5, r6
 8005490:	9305      	str	r3, [sp, #20]
 8005492:	42b5      	cmp	r5, r6
 8005494:	d00b      	beq.n	80054ae <_svfiprintf_r+0x72>
 8005496:	0032      	movs	r2, r6
 8005498:	0039      	movs	r1, r7
 800549a:	9803      	ldr	r0, [sp, #12]
 800549c:	f7ff ff6e 	bl	800537c <__ssputs_r>
 80054a0:	3001      	adds	r0, #1
 80054a2:	d100      	bne.n	80054a6 <_svfiprintf_r+0x6a>
 80054a4:	e0ae      	b.n	8005604 <_svfiprintf_r+0x1c8>
 80054a6:	6963      	ldr	r3, [r4, #20]
 80054a8:	9a05      	ldr	r2, [sp, #20]
 80054aa:	189b      	adds	r3, r3, r2
 80054ac:	6163      	str	r3, [r4, #20]
 80054ae:	782b      	ldrb	r3, [r5, #0]
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d100      	bne.n	80054b6 <_svfiprintf_r+0x7a>
 80054b4:	e0a6      	b.n	8005604 <_svfiprintf_r+0x1c8>
 80054b6:	2201      	movs	r2, #1
 80054b8:	2300      	movs	r3, #0
 80054ba:	4252      	negs	r2, r2
 80054bc:	6062      	str	r2, [r4, #4]
 80054be:	a904      	add	r1, sp, #16
 80054c0:	3254      	adds	r2, #84	@ 0x54
 80054c2:	1852      	adds	r2, r2, r1
 80054c4:	1c6e      	adds	r6, r5, #1
 80054c6:	6023      	str	r3, [r4, #0]
 80054c8:	60e3      	str	r3, [r4, #12]
 80054ca:	60a3      	str	r3, [r4, #8]
 80054cc:	7013      	strb	r3, [r2, #0]
 80054ce:	65a3      	str	r3, [r4, #88]	@ 0x58
 80054d0:	4b54      	ldr	r3, [pc, #336]	@ (8005624 <_svfiprintf_r+0x1e8>)
 80054d2:	2205      	movs	r2, #5
 80054d4:	0018      	movs	r0, r3
 80054d6:	7831      	ldrb	r1, [r6, #0]
 80054d8:	9305      	str	r3, [sp, #20]
 80054da:	f000 fcc1 	bl	8005e60 <memchr>
 80054de:	1c75      	adds	r5, r6, #1
 80054e0:	2800      	cmp	r0, #0
 80054e2:	d11f      	bne.n	8005524 <_svfiprintf_r+0xe8>
 80054e4:	6822      	ldr	r2, [r4, #0]
 80054e6:	06d3      	lsls	r3, r2, #27
 80054e8:	d504      	bpl.n	80054f4 <_svfiprintf_r+0xb8>
 80054ea:	2353      	movs	r3, #83	@ 0x53
 80054ec:	a904      	add	r1, sp, #16
 80054ee:	185b      	adds	r3, r3, r1
 80054f0:	2120      	movs	r1, #32
 80054f2:	7019      	strb	r1, [r3, #0]
 80054f4:	0713      	lsls	r3, r2, #28
 80054f6:	d504      	bpl.n	8005502 <_svfiprintf_r+0xc6>
 80054f8:	2353      	movs	r3, #83	@ 0x53
 80054fa:	a904      	add	r1, sp, #16
 80054fc:	185b      	adds	r3, r3, r1
 80054fe:	212b      	movs	r1, #43	@ 0x2b
 8005500:	7019      	strb	r1, [r3, #0]
 8005502:	7833      	ldrb	r3, [r6, #0]
 8005504:	2b2a      	cmp	r3, #42	@ 0x2a
 8005506:	d016      	beq.n	8005536 <_svfiprintf_r+0xfa>
 8005508:	0035      	movs	r5, r6
 800550a:	2100      	movs	r1, #0
 800550c:	200a      	movs	r0, #10
 800550e:	68e3      	ldr	r3, [r4, #12]
 8005510:	782a      	ldrb	r2, [r5, #0]
 8005512:	1c6e      	adds	r6, r5, #1
 8005514:	3a30      	subs	r2, #48	@ 0x30
 8005516:	2a09      	cmp	r2, #9
 8005518:	d950      	bls.n	80055bc <_svfiprintf_r+0x180>
 800551a:	2900      	cmp	r1, #0
 800551c:	d111      	bne.n	8005542 <_svfiprintf_r+0x106>
 800551e:	e017      	b.n	8005550 <_svfiprintf_r+0x114>
 8005520:	3501      	adds	r5, #1
 8005522:	e7af      	b.n	8005484 <_svfiprintf_r+0x48>
 8005524:	9b05      	ldr	r3, [sp, #20]
 8005526:	6822      	ldr	r2, [r4, #0]
 8005528:	1ac0      	subs	r0, r0, r3
 800552a:	2301      	movs	r3, #1
 800552c:	4083      	lsls	r3, r0
 800552e:	4313      	orrs	r3, r2
 8005530:	002e      	movs	r6, r5
 8005532:	6023      	str	r3, [r4, #0]
 8005534:	e7cc      	b.n	80054d0 <_svfiprintf_r+0x94>
 8005536:	9b07      	ldr	r3, [sp, #28]
 8005538:	1d19      	adds	r1, r3, #4
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	9107      	str	r1, [sp, #28]
 800553e:	2b00      	cmp	r3, #0
 8005540:	db01      	blt.n	8005546 <_svfiprintf_r+0x10a>
 8005542:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005544:	e004      	b.n	8005550 <_svfiprintf_r+0x114>
 8005546:	425b      	negs	r3, r3
 8005548:	60e3      	str	r3, [r4, #12]
 800554a:	2302      	movs	r3, #2
 800554c:	4313      	orrs	r3, r2
 800554e:	6023      	str	r3, [r4, #0]
 8005550:	782b      	ldrb	r3, [r5, #0]
 8005552:	2b2e      	cmp	r3, #46	@ 0x2e
 8005554:	d10c      	bne.n	8005570 <_svfiprintf_r+0x134>
 8005556:	786b      	ldrb	r3, [r5, #1]
 8005558:	2b2a      	cmp	r3, #42	@ 0x2a
 800555a:	d134      	bne.n	80055c6 <_svfiprintf_r+0x18a>
 800555c:	9b07      	ldr	r3, [sp, #28]
 800555e:	3502      	adds	r5, #2
 8005560:	1d1a      	adds	r2, r3, #4
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	9207      	str	r2, [sp, #28]
 8005566:	2b00      	cmp	r3, #0
 8005568:	da01      	bge.n	800556e <_svfiprintf_r+0x132>
 800556a:	2301      	movs	r3, #1
 800556c:	425b      	negs	r3, r3
 800556e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005570:	4e2d      	ldr	r6, [pc, #180]	@ (8005628 <_svfiprintf_r+0x1ec>)
 8005572:	2203      	movs	r2, #3
 8005574:	0030      	movs	r0, r6
 8005576:	7829      	ldrb	r1, [r5, #0]
 8005578:	f000 fc72 	bl	8005e60 <memchr>
 800557c:	2800      	cmp	r0, #0
 800557e:	d006      	beq.n	800558e <_svfiprintf_r+0x152>
 8005580:	2340      	movs	r3, #64	@ 0x40
 8005582:	1b80      	subs	r0, r0, r6
 8005584:	4083      	lsls	r3, r0
 8005586:	6822      	ldr	r2, [r4, #0]
 8005588:	3501      	adds	r5, #1
 800558a:	4313      	orrs	r3, r2
 800558c:	6023      	str	r3, [r4, #0]
 800558e:	7829      	ldrb	r1, [r5, #0]
 8005590:	2206      	movs	r2, #6
 8005592:	4826      	ldr	r0, [pc, #152]	@ (800562c <_svfiprintf_r+0x1f0>)
 8005594:	1c6e      	adds	r6, r5, #1
 8005596:	7621      	strb	r1, [r4, #24]
 8005598:	f000 fc62 	bl	8005e60 <memchr>
 800559c:	2800      	cmp	r0, #0
 800559e:	d038      	beq.n	8005612 <_svfiprintf_r+0x1d6>
 80055a0:	4b23      	ldr	r3, [pc, #140]	@ (8005630 <_svfiprintf_r+0x1f4>)
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d122      	bne.n	80055ec <_svfiprintf_r+0x1b0>
 80055a6:	2207      	movs	r2, #7
 80055a8:	9b07      	ldr	r3, [sp, #28]
 80055aa:	3307      	adds	r3, #7
 80055ac:	4393      	bics	r3, r2
 80055ae:	3308      	adds	r3, #8
 80055b0:	9307      	str	r3, [sp, #28]
 80055b2:	6963      	ldr	r3, [r4, #20]
 80055b4:	9a04      	ldr	r2, [sp, #16]
 80055b6:	189b      	adds	r3, r3, r2
 80055b8:	6163      	str	r3, [r4, #20]
 80055ba:	e762      	b.n	8005482 <_svfiprintf_r+0x46>
 80055bc:	4343      	muls	r3, r0
 80055be:	0035      	movs	r5, r6
 80055c0:	2101      	movs	r1, #1
 80055c2:	189b      	adds	r3, r3, r2
 80055c4:	e7a4      	b.n	8005510 <_svfiprintf_r+0xd4>
 80055c6:	2300      	movs	r3, #0
 80055c8:	200a      	movs	r0, #10
 80055ca:	0019      	movs	r1, r3
 80055cc:	3501      	adds	r5, #1
 80055ce:	6063      	str	r3, [r4, #4]
 80055d0:	782a      	ldrb	r2, [r5, #0]
 80055d2:	1c6e      	adds	r6, r5, #1
 80055d4:	3a30      	subs	r2, #48	@ 0x30
 80055d6:	2a09      	cmp	r2, #9
 80055d8:	d903      	bls.n	80055e2 <_svfiprintf_r+0x1a6>
 80055da:	2b00      	cmp	r3, #0
 80055dc:	d0c8      	beq.n	8005570 <_svfiprintf_r+0x134>
 80055de:	9109      	str	r1, [sp, #36]	@ 0x24
 80055e0:	e7c6      	b.n	8005570 <_svfiprintf_r+0x134>
 80055e2:	4341      	muls	r1, r0
 80055e4:	0035      	movs	r5, r6
 80055e6:	2301      	movs	r3, #1
 80055e8:	1889      	adds	r1, r1, r2
 80055ea:	e7f1      	b.n	80055d0 <_svfiprintf_r+0x194>
 80055ec:	aa07      	add	r2, sp, #28
 80055ee:	9200      	str	r2, [sp, #0]
 80055f0:	0021      	movs	r1, r4
 80055f2:	003a      	movs	r2, r7
 80055f4:	4b0f      	ldr	r3, [pc, #60]	@ (8005634 <_svfiprintf_r+0x1f8>)
 80055f6:	9803      	ldr	r0, [sp, #12]
 80055f8:	e000      	b.n	80055fc <_svfiprintf_r+0x1c0>
 80055fa:	bf00      	nop
 80055fc:	9004      	str	r0, [sp, #16]
 80055fe:	9b04      	ldr	r3, [sp, #16]
 8005600:	3301      	adds	r3, #1
 8005602:	d1d6      	bne.n	80055b2 <_svfiprintf_r+0x176>
 8005604:	89bb      	ldrh	r3, [r7, #12]
 8005606:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005608:	065b      	lsls	r3, r3, #25
 800560a:	d500      	bpl.n	800560e <_svfiprintf_r+0x1d2>
 800560c:	e72c      	b.n	8005468 <_svfiprintf_r+0x2c>
 800560e:	b021      	add	sp, #132	@ 0x84
 8005610:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005612:	aa07      	add	r2, sp, #28
 8005614:	9200      	str	r2, [sp, #0]
 8005616:	0021      	movs	r1, r4
 8005618:	003a      	movs	r2, r7
 800561a:	4b06      	ldr	r3, [pc, #24]	@ (8005634 <_svfiprintf_r+0x1f8>)
 800561c:	9803      	ldr	r0, [sp, #12]
 800561e:	f000 f9bf 	bl	80059a0 <_printf_i>
 8005622:	e7eb      	b.n	80055fc <_svfiprintf_r+0x1c0>
 8005624:	08005fcc 	.word	0x08005fcc
 8005628:	08005fd2 	.word	0x08005fd2
 800562c:	08005fd6 	.word	0x08005fd6
 8005630:	00000000 	.word	0x00000000
 8005634:	0800537d 	.word	0x0800537d

08005638 <__sfputc_r>:
 8005638:	6893      	ldr	r3, [r2, #8]
 800563a:	b510      	push	{r4, lr}
 800563c:	3b01      	subs	r3, #1
 800563e:	6093      	str	r3, [r2, #8]
 8005640:	2b00      	cmp	r3, #0
 8005642:	da04      	bge.n	800564e <__sfputc_r+0x16>
 8005644:	6994      	ldr	r4, [r2, #24]
 8005646:	42a3      	cmp	r3, r4
 8005648:	db07      	blt.n	800565a <__sfputc_r+0x22>
 800564a:	290a      	cmp	r1, #10
 800564c:	d005      	beq.n	800565a <__sfputc_r+0x22>
 800564e:	6813      	ldr	r3, [r2, #0]
 8005650:	1c58      	adds	r0, r3, #1
 8005652:	6010      	str	r0, [r2, #0]
 8005654:	7019      	strb	r1, [r3, #0]
 8005656:	0008      	movs	r0, r1
 8005658:	bd10      	pop	{r4, pc}
 800565a:	f7ff fc55 	bl	8004f08 <__swbuf_r>
 800565e:	0001      	movs	r1, r0
 8005660:	e7f9      	b.n	8005656 <__sfputc_r+0x1e>

08005662 <__sfputs_r>:
 8005662:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005664:	0006      	movs	r6, r0
 8005666:	000f      	movs	r7, r1
 8005668:	0014      	movs	r4, r2
 800566a:	18d5      	adds	r5, r2, r3
 800566c:	42ac      	cmp	r4, r5
 800566e:	d101      	bne.n	8005674 <__sfputs_r+0x12>
 8005670:	2000      	movs	r0, #0
 8005672:	e007      	b.n	8005684 <__sfputs_r+0x22>
 8005674:	7821      	ldrb	r1, [r4, #0]
 8005676:	003a      	movs	r2, r7
 8005678:	0030      	movs	r0, r6
 800567a:	f7ff ffdd 	bl	8005638 <__sfputc_r>
 800567e:	3401      	adds	r4, #1
 8005680:	1c43      	adds	r3, r0, #1
 8005682:	d1f3      	bne.n	800566c <__sfputs_r+0xa>
 8005684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005688 <_vfiprintf_r>:
 8005688:	b5f0      	push	{r4, r5, r6, r7, lr}
 800568a:	b0a1      	sub	sp, #132	@ 0x84
 800568c:	000f      	movs	r7, r1
 800568e:	0015      	movs	r5, r2
 8005690:	001e      	movs	r6, r3
 8005692:	9003      	str	r0, [sp, #12]
 8005694:	2800      	cmp	r0, #0
 8005696:	d004      	beq.n	80056a2 <_vfiprintf_r+0x1a>
 8005698:	6a03      	ldr	r3, [r0, #32]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d101      	bne.n	80056a2 <_vfiprintf_r+0x1a>
 800569e:	f7ff fb21 	bl	8004ce4 <__sinit>
 80056a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056a4:	07db      	lsls	r3, r3, #31
 80056a6:	d405      	bmi.n	80056b4 <_vfiprintf_r+0x2c>
 80056a8:	89bb      	ldrh	r3, [r7, #12]
 80056aa:	059b      	lsls	r3, r3, #22
 80056ac:	d402      	bmi.n	80056b4 <_vfiprintf_r+0x2c>
 80056ae:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80056b0:	f7ff fd5d 	bl	800516e <__retarget_lock_acquire_recursive>
 80056b4:	89bb      	ldrh	r3, [r7, #12]
 80056b6:	071b      	lsls	r3, r3, #28
 80056b8:	d502      	bpl.n	80056c0 <_vfiprintf_r+0x38>
 80056ba:	693b      	ldr	r3, [r7, #16]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d113      	bne.n	80056e8 <_vfiprintf_r+0x60>
 80056c0:	0039      	movs	r1, r7
 80056c2:	9803      	ldr	r0, [sp, #12]
 80056c4:	f7ff fc62 	bl	8004f8c <__swsetup_r>
 80056c8:	2800      	cmp	r0, #0
 80056ca:	d00d      	beq.n	80056e8 <_vfiprintf_r+0x60>
 80056cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80056ce:	07db      	lsls	r3, r3, #31
 80056d0:	d503      	bpl.n	80056da <_vfiprintf_r+0x52>
 80056d2:	2001      	movs	r0, #1
 80056d4:	4240      	negs	r0, r0
 80056d6:	b021      	add	sp, #132	@ 0x84
 80056d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80056da:	89bb      	ldrh	r3, [r7, #12]
 80056dc:	059b      	lsls	r3, r3, #22
 80056de:	d4f8      	bmi.n	80056d2 <_vfiprintf_r+0x4a>
 80056e0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80056e2:	f7ff fd45 	bl	8005170 <__retarget_lock_release_recursive>
 80056e6:	e7f4      	b.n	80056d2 <_vfiprintf_r+0x4a>
 80056e8:	2300      	movs	r3, #0
 80056ea:	ac08      	add	r4, sp, #32
 80056ec:	6163      	str	r3, [r4, #20]
 80056ee:	3320      	adds	r3, #32
 80056f0:	7663      	strb	r3, [r4, #25]
 80056f2:	3310      	adds	r3, #16
 80056f4:	76a3      	strb	r3, [r4, #26]
 80056f6:	9607      	str	r6, [sp, #28]
 80056f8:	002e      	movs	r6, r5
 80056fa:	7833      	ldrb	r3, [r6, #0]
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d001      	beq.n	8005704 <_vfiprintf_r+0x7c>
 8005700:	2b25      	cmp	r3, #37	@ 0x25
 8005702:	d148      	bne.n	8005796 <_vfiprintf_r+0x10e>
 8005704:	1b73      	subs	r3, r6, r5
 8005706:	9305      	str	r3, [sp, #20]
 8005708:	42ae      	cmp	r6, r5
 800570a:	d00b      	beq.n	8005724 <_vfiprintf_r+0x9c>
 800570c:	002a      	movs	r2, r5
 800570e:	0039      	movs	r1, r7
 8005710:	9803      	ldr	r0, [sp, #12]
 8005712:	f7ff ffa6 	bl	8005662 <__sfputs_r>
 8005716:	3001      	adds	r0, #1
 8005718:	d100      	bne.n	800571c <_vfiprintf_r+0x94>
 800571a:	e0ae      	b.n	800587a <_vfiprintf_r+0x1f2>
 800571c:	6963      	ldr	r3, [r4, #20]
 800571e:	9a05      	ldr	r2, [sp, #20]
 8005720:	189b      	adds	r3, r3, r2
 8005722:	6163      	str	r3, [r4, #20]
 8005724:	7833      	ldrb	r3, [r6, #0]
 8005726:	2b00      	cmp	r3, #0
 8005728:	d100      	bne.n	800572c <_vfiprintf_r+0xa4>
 800572a:	e0a6      	b.n	800587a <_vfiprintf_r+0x1f2>
 800572c:	2201      	movs	r2, #1
 800572e:	2300      	movs	r3, #0
 8005730:	4252      	negs	r2, r2
 8005732:	6062      	str	r2, [r4, #4]
 8005734:	a904      	add	r1, sp, #16
 8005736:	3254      	adds	r2, #84	@ 0x54
 8005738:	1852      	adds	r2, r2, r1
 800573a:	1c75      	adds	r5, r6, #1
 800573c:	6023      	str	r3, [r4, #0]
 800573e:	60e3      	str	r3, [r4, #12]
 8005740:	60a3      	str	r3, [r4, #8]
 8005742:	7013      	strb	r3, [r2, #0]
 8005744:	65a3      	str	r3, [r4, #88]	@ 0x58
 8005746:	4b59      	ldr	r3, [pc, #356]	@ (80058ac <_vfiprintf_r+0x224>)
 8005748:	2205      	movs	r2, #5
 800574a:	0018      	movs	r0, r3
 800574c:	7829      	ldrb	r1, [r5, #0]
 800574e:	9305      	str	r3, [sp, #20]
 8005750:	f000 fb86 	bl	8005e60 <memchr>
 8005754:	1c6e      	adds	r6, r5, #1
 8005756:	2800      	cmp	r0, #0
 8005758:	d11f      	bne.n	800579a <_vfiprintf_r+0x112>
 800575a:	6822      	ldr	r2, [r4, #0]
 800575c:	06d3      	lsls	r3, r2, #27
 800575e:	d504      	bpl.n	800576a <_vfiprintf_r+0xe2>
 8005760:	2353      	movs	r3, #83	@ 0x53
 8005762:	a904      	add	r1, sp, #16
 8005764:	185b      	adds	r3, r3, r1
 8005766:	2120      	movs	r1, #32
 8005768:	7019      	strb	r1, [r3, #0]
 800576a:	0713      	lsls	r3, r2, #28
 800576c:	d504      	bpl.n	8005778 <_vfiprintf_r+0xf0>
 800576e:	2353      	movs	r3, #83	@ 0x53
 8005770:	a904      	add	r1, sp, #16
 8005772:	185b      	adds	r3, r3, r1
 8005774:	212b      	movs	r1, #43	@ 0x2b
 8005776:	7019      	strb	r1, [r3, #0]
 8005778:	782b      	ldrb	r3, [r5, #0]
 800577a:	2b2a      	cmp	r3, #42	@ 0x2a
 800577c:	d016      	beq.n	80057ac <_vfiprintf_r+0x124>
 800577e:	002e      	movs	r6, r5
 8005780:	2100      	movs	r1, #0
 8005782:	200a      	movs	r0, #10
 8005784:	68e3      	ldr	r3, [r4, #12]
 8005786:	7832      	ldrb	r2, [r6, #0]
 8005788:	1c75      	adds	r5, r6, #1
 800578a:	3a30      	subs	r2, #48	@ 0x30
 800578c:	2a09      	cmp	r2, #9
 800578e:	d950      	bls.n	8005832 <_vfiprintf_r+0x1aa>
 8005790:	2900      	cmp	r1, #0
 8005792:	d111      	bne.n	80057b8 <_vfiprintf_r+0x130>
 8005794:	e017      	b.n	80057c6 <_vfiprintf_r+0x13e>
 8005796:	3601      	adds	r6, #1
 8005798:	e7af      	b.n	80056fa <_vfiprintf_r+0x72>
 800579a:	9b05      	ldr	r3, [sp, #20]
 800579c:	6822      	ldr	r2, [r4, #0]
 800579e:	1ac0      	subs	r0, r0, r3
 80057a0:	2301      	movs	r3, #1
 80057a2:	4083      	lsls	r3, r0
 80057a4:	4313      	orrs	r3, r2
 80057a6:	0035      	movs	r5, r6
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	e7cc      	b.n	8005746 <_vfiprintf_r+0xbe>
 80057ac:	9b07      	ldr	r3, [sp, #28]
 80057ae:	1d19      	adds	r1, r3, #4
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	9107      	str	r1, [sp, #28]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	db01      	blt.n	80057bc <_vfiprintf_r+0x134>
 80057b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80057ba:	e004      	b.n	80057c6 <_vfiprintf_r+0x13e>
 80057bc:	425b      	negs	r3, r3
 80057be:	60e3      	str	r3, [r4, #12]
 80057c0:	2302      	movs	r3, #2
 80057c2:	4313      	orrs	r3, r2
 80057c4:	6023      	str	r3, [r4, #0]
 80057c6:	7833      	ldrb	r3, [r6, #0]
 80057c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80057ca:	d10c      	bne.n	80057e6 <_vfiprintf_r+0x15e>
 80057cc:	7873      	ldrb	r3, [r6, #1]
 80057ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80057d0:	d134      	bne.n	800583c <_vfiprintf_r+0x1b4>
 80057d2:	9b07      	ldr	r3, [sp, #28]
 80057d4:	3602      	adds	r6, #2
 80057d6:	1d1a      	adds	r2, r3, #4
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	9207      	str	r2, [sp, #28]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	da01      	bge.n	80057e4 <_vfiprintf_r+0x15c>
 80057e0:	2301      	movs	r3, #1
 80057e2:	425b      	negs	r3, r3
 80057e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80057e6:	4d32      	ldr	r5, [pc, #200]	@ (80058b0 <_vfiprintf_r+0x228>)
 80057e8:	2203      	movs	r2, #3
 80057ea:	0028      	movs	r0, r5
 80057ec:	7831      	ldrb	r1, [r6, #0]
 80057ee:	f000 fb37 	bl	8005e60 <memchr>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	d006      	beq.n	8005804 <_vfiprintf_r+0x17c>
 80057f6:	2340      	movs	r3, #64	@ 0x40
 80057f8:	1b40      	subs	r0, r0, r5
 80057fa:	4083      	lsls	r3, r0
 80057fc:	6822      	ldr	r2, [r4, #0]
 80057fe:	3601      	adds	r6, #1
 8005800:	4313      	orrs	r3, r2
 8005802:	6023      	str	r3, [r4, #0]
 8005804:	7831      	ldrb	r1, [r6, #0]
 8005806:	2206      	movs	r2, #6
 8005808:	482a      	ldr	r0, [pc, #168]	@ (80058b4 <_vfiprintf_r+0x22c>)
 800580a:	1c75      	adds	r5, r6, #1
 800580c:	7621      	strb	r1, [r4, #24]
 800580e:	f000 fb27 	bl	8005e60 <memchr>
 8005812:	2800      	cmp	r0, #0
 8005814:	d040      	beq.n	8005898 <_vfiprintf_r+0x210>
 8005816:	4b28      	ldr	r3, [pc, #160]	@ (80058b8 <_vfiprintf_r+0x230>)
 8005818:	2b00      	cmp	r3, #0
 800581a:	d122      	bne.n	8005862 <_vfiprintf_r+0x1da>
 800581c:	2207      	movs	r2, #7
 800581e:	9b07      	ldr	r3, [sp, #28]
 8005820:	3307      	adds	r3, #7
 8005822:	4393      	bics	r3, r2
 8005824:	3308      	adds	r3, #8
 8005826:	9307      	str	r3, [sp, #28]
 8005828:	6963      	ldr	r3, [r4, #20]
 800582a:	9a04      	ldr	r2, [sp, #16]
 800582c:	189b      	adds	r3, r3, r2
 800582e:	6163      	str	r3, [r4, #20]
 8005830:	e762      	b.n	80056f8 <_vfiprintf_r+0x70>
 8005832:	4343      	muls	r3, r0
 8005834:	002e      	movs	r6, r5
 8005836:	2101      	movs	r1, #1
 8005838:	189b      	adds	r3, r3, r2
 800583a:	e7a4      	b.n	8005786 <_vfiprintf_r+0xfe>
 800583c:	2300      	movs	r3, #0
 800583e:	200a      	movs	r0, #10
 8005840:	0019      	movs	r1, r3
 8005842:	3601      	adds	r6, #1
 8005844:	6063      	str	r3, [r4, #4]
 8005846:	7832      	ldrb	r2, [r6, #0]
 8005848:	1c75      	adds	r5, r6, #1
 800584a:	3a30      	subs	r2, #48	@ 0x30
 800584c:	2a09      	cmp	r2, #9
 800584e:	d903      	bls.n	8005858 <_vfiprintf_r+0x1d0>
 8005850:	2b00      	cmp	r3, #0
 8005852:	d0c8      	beq.n	80057e6 <_vfiprintf_r+0x15e>
 8005854:	9109      	str	r1, [sp, #36]	@ 0x24
 8005856:	e7c6      	b.n	80057e6 <_vfiprintf_r+0x15e>
 8005858:	4341      	muls	r1, r0
 800585a:	002e      	movs	r6, r5
 800585c:	2301      	movs	r3, #1
 800585e:	1889      	adds	r1, r1, r2
 8005860:	e7f1      	b.n	8005846 <_vfiprintf_r+0x1be>
 8005862:	aa07      	add	r2, sp, #28
 8005864:	9200      	str	r2, [sp, #0]
 8005866:	0021      	movs	r1, r4
 8005868:	003a      	movs	r2, r7
 800586a:	4b14      	ldr	r3, [pc, #80]	@ (80058bc <_vfiprintf_r+0x234>)
 800586c:	9803      	ldr	r0, [sp, #12]
 800586e:	e000      	b.n	8005872 <_vfiprintf_r+0x1ea>
 8005870:	bf00      	nop
 8005872:	9004      	str	r0, [sp, #16]
 8005874:	9b04      	ldr	r3, [sp, #16]
 8005876:	3301      	adds	r3, #1
 8005878:	d1d6      	bne.n	8005828 <_vfiprintf_r+0x1a0>
 800587a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800587c:	07db      	lsls	r3, r3, #31
 800587e:	d405      	bmi.n	800588c <_vfiprintf_r+0x204>
 8005880:	89bb      	ldrh	r3, [r7, #12]
 8005882:	059b      	lsls	r3, r3, #22
 8005884:	d402      	bmi.n	800588c <_vfiprintf_r+0x204>
 8005886:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005888:	f7ff fc72 	bl	8005170 <__retarget_lock_release_recursive>
 800588c:	89bb      	ldrh	r3, [r7, #12]
 800588e:	065b      	lsls	r3, r3, #25
 8005890:	d500      	bpl.n	8005894 <_vfiprintf_r+0x20c>
 8005892:	e71e      	b.n	80056d2 <_vfiprintf_r+0x4a>
 8005894:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8005896:	e71e      	b.n	80056d6 <_vfiprintf_r+0x4e>
 8005898:	aa07      	add	r2, sp, #28
 800589a:	9200      	str	r2, [sp, #0]
 800589c:	0021      	movs	r1, r4
 800589e:	003a      	movs	r2, r7
 80058a0:	4b06      	ldr	r3, [pc, #24]	@ (80058bc <_vfiprintf_r+0x234>)
 80058a2:	9803      	ldr	r0, [sp, #12]
 80058a4:	f000 f87c 	bl	80059a0 <_printf_i>
 80058a8:	e7e3      	b.n	8005872 <_vfiprintf_r+0x1ea>
 80058aa:	46c0      	nop			@ (mov r8, r8)
 80058ac:	08005fcc 	.word	0x08005fcc
 80058b0:	08005fd2 	.word	0x08005fd2
 80058b4:	08005fd6 	.word	0x08005fd6
 80058b8:	00000000 	.word	0x00000000
 80058bc:	08005663 	.word	0x08005663

080058c0 <_printf_common>:
 80058c0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058c2:	0016      	movs	r6, r2
 80058c4:	9301      	str	r3, [sp, #4]
 80058c6:	688a      	ldr	r2, [r1, #8]
 80058c8:	690b      	ldr	r3, [r1, #16]
 80058ca:	000c      	movs	r4, r1
 80058cc:	9000      	str	r0, [sp, #0]
 80058ce:	4293      	cmp	r3, r2
 80058d0:	da00      	bge.n	80058d4 <_printf_common+0x14>
 80058d2:	0013      	movs	r3, r2
 80058d4:	0022      	movs	r2, r4
 80058d6:	6033      	str	r3, [r6, #0]
 80058d8:	3243      	adds	r2, #67	@ 0x43
 80058da:	7812      	ldrb	r2, [r2, #0]
 80058dc:	2a00      	cmp	r2, #0
 80058de:	d001      	beq.n	80058e4 <_printf_common+0x24>
 80058e0:	3301      	adds	r3, #1
 80058e2:	6033      	str	r3, [r6, #0]
 80058e4:	6823      	ldr	r3, [r4, #0]
 80058e6:	069b      	lsls	r3, r3, #26
 80058e8:	d502      	bpl.n	80058f0 <_printf_common+0x30>
 80058ea:	6833      	ldr	r3, [r6, #0]
 80058ec:	3302      	adds	r3, #2
 80058ee:	6033      	str	r3, [r6, #0]
 80058f0:	6822      	ldr	r2, [r4, #0]
 80058f2:	2306      	movs	r3, #6
 80058f4:	0015      	movs	r5, r2
 80058f6:	401d      	ands	r5, r3
 80058f8:	421a      	tst	r2, r3
 80058fa:	d027      	beq.n	800594c <_printf_common+0x8c>
 80058fc:	0023      	movs	r3, r4
 80058fe:	3343      	adds	r3, #67	@ 0x43
 8005900:	781b      	ldrb	r3, [r3, #0]
 8005902:	1e5a      	subs	r2, r3, #1
 8005904:	4193      	sbcs	r3, r2
 8005906:	6822      	ldr	r2, [r4, #0]
 8005908:	0692      	lsls	r2, r2, #26
 800590a:	d430      	bmi.n	800596e <_printf_common+0xae>
 800590c:	0022      	movs	r2, r4
 800590e:	9901      	ldr	r1, [sp, #4]
 8005910:	9800      	ldr	r0, [sp, #0]
 8005912:	9d08      	ldr	r5, [sp, #32]
 8005914:	3243      	adds	r2, #67	@ 0x43
 8005916:	47a8      	blx	r5
 8005918:	3001      	adds	r0, #1
 800591a:	d025      	beq.n	8005968 <_printf_common+0xa8>
 800591c:	2206      	movs	r2, #6
 800591e:	6823      	ldr	r3, [r4, #0]
 8005920:	2500      	movs	r5, #0
 8005922:	4013      	ands	r3, r2
 8005924:	2b04      	cmp	r3, #4
 8005926:	d105      	bne.n	8005934 <_printf_common+0x74>
 8005928:	6833      	ldr	r3, [r6, #0]
 800592a:	68e5      	ldr	r5, [r4, #12]
 800592c:	1aed      	subs	r5, r5, r3
 800592e:	43eb      	mvns	r3, r5
 8005930:	17db      	asrs	r3, r3, #31
 8005932:	401d      	ands	r5, r3
 8005934:	68a3      	ldr	r3, [r4, #8]
 8005936:	6922      	ldr	r2, [r4, #16]
 8005938:	4293      	cmp	r3, r2
 800593a:	dd01      	ble.n	8005940 <_printf_common+0x80>
 800593c:	1a9b      	subs	r3, r3, r2
 800593e:	18ed      	adds	r5, r5, r3
 8005940:	2600      	movs	r6, #0
 8005942:	42b5      	cmp	r5, r6
 8005944:	d120      	bne.n	8005988 <_printf_common+0xc8>
 8005946:	2000      	movs	r0, #0
 8005948:	e010      	b.n	800596c <_printf_common+0xac>
 800594a:	3501      	adds	r5, #1
 800594c:	68e3      	ldr	r3, [r4, #12]
 800594e:	6832      	ldr	r2, [r6, #0]
 8005950:	1a9b      	subs	r3, r3, r2
 8005952:	42ab      	cmp	r3, r5
 8005954:	ddd2      	ble.n	80058fc <_printf_common+0x3c>
 8005956:	0022      	movs	r2, r4
 8005958:	2301      	movs	r3, #1
 800595a:	9901      	ldr	r1, [sp, #4]
 800595c:	9800      	ldr	r0, [sp, #0]
 800595e:	9f08      	ldr	r7, [sp, #32]
 8005960:	3219      	adds	r2, #25
 8005962:	47b8      	blx	r7
 8005964:	3001      	adds	r0, #1
 8005966:	d1f0      	bne.n	800594a <_printf_common+0x8a>
 8005968:	2001      	movs	r0, #1
 800596a:	4240      	negs	r0, r0
 800596c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800596e:	2030      	movs	r0, #48	@ 0x30
 8005970:	18e1      	adds	r1, r4, r3
 8005972:	3143      	adds	r1, #67	@ 0x43
 8005974:	7008      	strb	r0, [r1, #0]
 8005976:	0021      	movs	r1, r4
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	3145      	adds	r1, #69	@ 0x45
 800597c:	7809      	ldrb	r1, [r1, #0]
 800597e:	18a2      	adds	r2, r4, r2
 8005980:	3243      	adds	r2, #67	@ 0x43
 8005982:	3302      	adds	r3, #2
 8005984:	7011      	strb	r1, [r2, #0]
 8005986:	e7c1      	b.n	800590c <_printf_common+0x4c>
 8005988:	0022      	movs	r2, r4
 800598a:	2301      	movs	r3, #1
 800598c:	9901      	ldr	r1, [sp, #4]
 800598e:	9800      	ldr	r0, [sp, #0]
 8005990:	9f08      	ldr	r7, [sp, #32]
 8005992:	321a      	adds	r2, #26
 8005994:	47b8      	blx	r7
 8005996:	3001      	adds	r0, #1
 8005998:	d0e6      	beq.n	8005968 <_printf_common+0xa8>
 800599a:	3601      	adds	r6, #1
 800599c:	e7d1      	b.n	8005942 <_printf_common+0x82>
	...

080059a0 <_printf_i>:
 80059a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80059a2:	b08b      	sub	sp, #44	@ 0x2c
 80059a4:	9206      	str	r2, [sp, #24]
 80059a6:	000a      	movs	r2, r1
 80059a8:	3243      	adds	r2, #67	@ 0x43
 80059aa:	9307      	str	r3, [sp, #28]
 80059ac:	9005      	str	r0, [sp, #20]
 80059ae:	9203      	str	r2, [sp, #12]
 80059b0:	7e0a      	ldrb	r2, [r1, #24]
 80059b2:	000c      	movs	r4, r1
 80059b4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80059b6:	2a78      	cmp	r2, #120	@ 0x78
 80059b8:	d809      	bhi.n	80059ce <_printf_i+0x2e>
 80059ba:	2a62      	cmp	r2, #98	@ 0x62
 80059bc:	d80b      	bhi.n	80059d6 <_printf_i+0x36>
 80059be:	2a00      	cmp	r2, #0
 80059c0:	d100      	bne.n	80059c4 <_printf_i+0x24>
 80059c2:	e0ba      	b.n	8005b3a <_printf_i+0x19a>
 80059c4:	497a      	ldr	r1, [pc, #488]	@ (8005bb0 <_printf_i+0x210>)
 80059c6:	9104      	str	r1, [sp, #16]
 80059c8:	2a58      	cmp	r2, #88	@ 0x58
 80059ca:	d100      	bne.n	80059ce <_printf_i+0x2e>
 80059cc:	e08e      	b.n	8005aec <_printf_i+0x14c>
 80059ce:	0025      	movs	r5, r4
 80059d0:	3542      	adds	r5, #66	@ 0x42
 80059d2:	702a      	strb	r2, [r5, #0]
 80059d4:	e022      	b.n	8005a1c <_printf_i+0x7c>
 80059d6:	0010      	movs	r0, r2
 80059d8:	3863      	subs	r0, #99	@ 0x63
 80059da:	2815      	cmp	r0, #21
 80059dc:	d8f7      	bhi.n	80059ce <_printf_i+0x2e>
 80059de:	f7fa fb9d 	bl	800011c <__gnu_thumb1_case_shi>
 80059e2:	0016      	.short	0x0016
 80059e4:	fff6001f 	.word	0xfff6001f
 80059e8:	fff6fff6 	.word	0xfff6fff6
 80059ec:	001ffff6 	.word	0x001ffff6
 80059f0:	fff6fff6 	.word	0xfff6fff6
 80059f4:	fff6fff6 	.word	0xfff6fff6
 80059f8:	0036009f 	.word	0x0036009f
 80059fc:	fff6007e 	.word	0xfff6007e
 8005a00:	00b0fff6 	.word	0x00b0fff6
 8005a04:	0036fff6 	.word	0x0036fff6
 8005a08:	fff6fff6 	.word	0xfff6fff6
 8005a0c:	0082      	.short	0x0082
 8005a0e:	0025      	movs	r5, r4
 8005a10:	681a      	ldr	r2, [r3, #0]
 8005a12:	3542      	adds	r5, #66	@ 0x42
 8005a14:	1d11      	adds	r1, r2, #4
 8005a16:	6019      	str	r1, [r3, #0]
 8005a18:	6813      	ldr	r3, [r2, #0]
 8005a1a:	702b      	strb	r3, [r5, #0]
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e09e      	b.n	8005b5e <_printf_i+0x1be>
 8005a20:	6818      	ldr	r0, [r3, #0]
 8005a22:	6809      	ldr	r1, [r1, #0]
 8005a24:	1d02      	adds	r2, r0, #4
 8005a26:	060d      	lsls	r5, r1, #24
 8005a28:	d50b      	bpl.n	8005a42 <_printf_i+0xa2>
 8005a2a:	6806      	ldr	r6, [r0, #0]
 8005a2c:	601a      	str	r2, [r3, #0]
 8005a2e:	2e00      	cmp	r6, #0
 8005a30:	da03      	bge.n	8005a3a <_printf_i+0x9a>
 8005a32:	232d      	movs	r3, #45	@ 0x2d
 8005a34:	9a03      	ldr	r2, [sp, #12]
 8005a36:	4276      	negs	r6, r6
 8005a38:	7013      	strb	r3, [r2, #0]
 8005a3a:	4b5d      	ldr	r3, [pc, #372]	@ (8005bb0 <_printf_i+0x210>)
 8005a3c:	270a      	movs	r7, #10
 8005a3e:	9304      	str	r3, [sp, #16]
 8005a40:	e018      	b.n	8005a74 <_printf_i+0xd4>
 8005a42:	6806      	ldr	r6, [r0, #0]
 8005a44:	601a      	str	r2, [r3, #0]
 8005a46:	0649      	lsls	r1, r1, #25
 8005a48:	d5f1      	bpl.n	8005a2e <_printf_i+0x8e>
 8005a4a:	b236      	sxth	r6, r6
 8005a4c:	e7ef      	b.n	8005a2e <_printf_i+0x8e>
 8005a4e:	6808      	ldr	r0, [r1, #0]
 8005a50:	6819      	ldr	r1, [r3, #0]
 8005a52:	c940      	ldmia	r1!, {r6}
 8005a54:	0605      	lsls	r5, r0, #24
 8005a56:	d402      	bmi.n	8005a5e <_printf_i+0xbe>
 8005a58:	0640      	lsls	r0, r0, #25
 8005a5a:	d500      	bpl.n	8005a5e <_printf_i+0xbe>
 8005a5c:	b2b6      	uxth	r6, r6
 8005a5e:	6019      	str	r1, [r3, #0]
 8005a60:	4b53      	ldr	r3, [pc, #332]	@ (8005bb0 <_printf_i+0x210>)
 8005a62:	270a      	movs	r7, #10
 8005a64:	9304      	str	r3, [sp, #16]
 8005a66:	2a6f      	cmp	r2, #111	@ 0x6f
 8005a68:	d100      	bne.n	8005a6c <_printf_i+0xcc>
 8005a6a:	3f02      	subs	r7, #2
 8005a6c:	0023      	movs	r3, r4
 8005a6e:	2200      	movs	r2, #0
 8005a70:	3343      	adds	r3, #67	@ 0x43
 8005a72:	701a      	strb	r2, [r3, #0]
 8005a74:	6863      	ldr	r3, [r4, #4]
 8005a76:	60a3      	str	r3, [r4, #8]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	db06      	blt.n	8005a8a <_printf_i+0xea>
 8005a7c:	2104      	movs	r1, #4
 8005a7e:	6822      	ldr	r2, [r4, #0]
 8005a80:	9d03      	ldr	r5, [sp, #12]
 8005a82:	438a      	bics	r2, r1
 8005a84:	6022      	str	r2, [r4, #0]
 8005a86:	4333      	orrs	r3, r6
 8005a88:	d00c      	beq.n	8005aa4 <_printf_i+0x104>
 8005a8a:	9d03      	ldr	r5, [sp, #12]
 8005a8c:	0030      	movs	r0, r6
 8005a8e:	0039      	movs	r1, r7
 8005a90:	f7fa fbd4 	bl	800023c <__aeabi_uidivmod>
 8005a94:	9b04      	ldr	r3, [sp, #16]
 8005a96:	3d01      	subs	r5, #1
 8005a98:	5c5b      	ldrb	r3, [r3, r1]
 8005a9a:	702b      	strb	r3, [r5, #0]
 8005a9c:	0033      	movs	r3, r6
 8005a9e:	0006      	movs	r6, r0
 8005aa0:	429f      	cmp	r7, r3
 8005aa2:	d9f3      	bls.n	8005a8c <_printf_i+0xec>
 8005aa4:	2f08      	cmp	r7, #8
 8005aa6:	d109      	bne.n	8005abc <_printf_i+0x11c>
 8005aa8:	6823      	ldr	r3, [r4, #0]
 8005aaa:	07db      	lsls	r3, r3, #31
 8005aac:	d506      	bpl.n	8005abc <_printf_i+0x11c>
 8005aae:	6862      	ldr	r2, [r4, #4]
 8005ab0:	6923      	ldr	r3, [r4, #16]
 8005ab2:	429a      	cmp	r2, r3
 8005ab4:	dc02      	bgt.n	8005abc <_printf_i+0x11c>
 8005ab6:	2330      	movs	r3, #48	@ 0x30
 8005ab8:	3d01      	subs	r5, #1
 8005aba:	702b      	strb	r3, [r5, #0]
 8005abc:	9b03      	ldr	r3, [sp, #12]
 8005abe:	1b5b      	subs	r3, r3, r5
 8005ac0:	6123      	str	r3, [r4, #16]
 8005ac2:	9b07      	ldr	r3, [sp, #28]
 8005ac4:	0021      	movs	r1, r4
 8005ac6:	9300      	str	r3, [sp, #0]
 8005ac8:	9805      	ldr	r0, [sp, #20]
 8005aca:	9b06      	ldr	r3, [sp, #24]
 8005acc:	aa09      	add	r2, sp, #36	@ 0x24
 8005ace:	f7ff fef7 	bl	80058c0 <_printf_common>
 8005ad2:	3001      	adds	r0, #1
 8005ad4:	d148      	bne.n	8005b68 <_printf_i+0x1c8>
 8005ad6:	2001      	movs	r0, #1
 8005ad8:	4240      	negs	r0, r0
 8005ada:	b00b      	add	sp, #44	@ 0x2c
 8005adc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ade:	2220      	movs	r2, #32
 8005ae0:	6809      	ldr	r1, [r1, #0]
 8005ae2:	430a      	orrs	r2, r1
 8005ae4:	6022      	str	r2, [r4, #0]
 8005ae6:	2278      	movs	r2, #120	@ 0x78
 8005ae8:	4932      	ldr	r1, [pc, #200]	@ (8005bb4 <_printf_i+0x214>)
 8005aea:	9104      	str	r1, [sp, #16]
 8005aec:	0021      	movs	r1, r4
 8005aee:	3145      	adds	r1, #69	@ 0x45
 8005af0:	700a      	strb	r2, [r1, #0]
 8005af2:	6819      	ldr	r1, [r3, #0]
 8005af4:	6822      	ldr	r2, [r4, #0]
 8005af6:	c940      	ldmia	r1!, {r6}
 8005af8:	0610      	lsls	r0, r2, #24
 8005afa:	d402      	bmi.n	8005b02 <_printf_i+0x162>
 8005afc:	0650      	lsls	r0, r2, #25
 8005afe:	d500      	bpl.n	8005b02 <_printf_i+0x162>
 8005b00:	b2b6      	uxth	r6, r6
 8005b02:	6019      	str	r1, [r3, #0]
 8005b04:	07d3      	lsls	r3, r2, #31
 8005b06:	d502      	bpl.n	8005b0e <_printf_i+0x16e>
 8005b08:	2320      	movs	r3, #32
 8005b0a:	4313      	orrs	r3, r2
 8005b0c:	6023      	str	r3, [r4, #0]
 8005b0e:	2e00      	cmp	r6, #0
 8005b10:	d001      	beq.n	8005b16 <_printf_i+0x176>
 8005b12:	2710      	movs	r7, #16
 8005b14:	e7aa      	b.n	8005a6c <_printf_i+0xcc>
 8005b16:	2220      	movs	r2, #32
 8005b18:	6823      	ldr	r3, [r4, #0]
 8005b1a:	4393      	bics	r3, r2
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	e7f8      	b.n	8005b12 <_printf_i+0x172>
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	680d      	ldr	r5, [r1, #0]
 8005b24:	1d10      	adds	r0, r2, #4
 8005b26:	6949      	ldr	r1, [r1, #20]
 8005b28:	6018      	str	r0, [r3, #0]
 8005b2a:	6813      	ldr	r3, [r2, #0]
 8005b2c:	062e      	lsls	r6, r5, #24
 8005b2e:	d501      	bpl.n	8005b34 <_printf_i+0x194>
 8005b30:	6019      	str	r1, [r3, #0]
 8005b32:	e002      	b.n	8005b3a <_printf_i+0x19a>
 8005b34:	066d      	lsls	r5, r5, #25
 8005b36:	d5fb      	bpl.n	8005b30 <_printf_i+0x190>
 8005b38:	8019      	strh	r1, [r3, #0]
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	9d03      	ldr	r5, [sp, #12]
 8005b3e:	6123      	str	r3, [r4, #16]
 8005b40:	e7bf      	b.n	8005ac2 <_printf_i+0x122>
 8005b42:	681a      	ldr	r2, [r3, #0]
 8005b44:	1d11      	adds	r1, r2, #4
 8005b46:	6019      	str	r1, [r3, #0]
 8005b48:	6815      	ldr	r5, [r2, #0]
 8005b4a:	2100      	movs	r1, #0
 8005b4c:	0028      	movs	r0, r5
 8005b4e:	6862      	ldr	r2, [r4, #4]
 8005b50:	f000 f986 	bl	8005e60 <memchr>
 8005b54:	2800      	cmp	r0, #0
 8005b56:	d001      	beq.n	8005b5c <_printf_i+0x1bc>
 8005b58:	1b40      	subs	r0, r0, r5
 8005b5a:	6060      	str	r0, [r4, #4]
 8005b5c:	6863      	ldr	r3, [r4, #4]
 8005b5e:	6123      	str	r3, [r4, #16]
 8005b60:	2300      	movs	r3, #0
 8005b62:	9a03      	ldr	r2, [sp, #12]
 8005b64:	7013      	strb	r3, [r2, #0]
 8005b66:	e7ac      	b.n	8005ac2 <_printf_i+0x122>
 8005b68:	002a      	movs	r2, r5
 8005b6a:	6923      	ldr	r3, [r4, #16]
 8005b6c:	9906      	ldr	r1, [sp, #24]
 8005b6e:	9805      	ldr	r0, [sp, #20]
 8005b70:	9d07      	ldr	r5, [sp, #28]
 8005b72:	47a8      	blx	r5
 8005b74:	3001      	adds	r0, #1
 8005b76:	d0ae      	beq.n	8005ad6 <_printf_i+0x136>
 8005b78:	6823      	ldr	r3, [r4, #0]
 8005b7a:	079b      	lsls	r3, r3, #30
 8005b7c:	d415      	bmi.n	8005baa <_printf_i+0x20a>
 8005b7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b80:	68e0      	ldr	r0, [r4, #12]
 8005b82:	4298      	cmp	r0, r3
 8005b84:	daa9      	bge.n	8005ada <_printf_i+0x13a>
 8005b86:	0018      	movs	r0, r3
 8005b88:	e7a7      	b.n	8005ada <_printf_i+0x13a>
 8005b8a:	0022      	movs	r2, r4
 8005b8c:	2301      	movs	r3, #1
 8005b8e:	9906      	ldr	r1, [sp, #24]
 8005b90:	9805      	ldr	r0, [sp, #20]
 8005b92:	9e07      	ldr	r6, [sp, #28]
 8005b94:	3219      	adds	r2, #25
 8005b96:	47b0      	blx	r6
 8005b98:	3001      	adds	r0, #1
 8005b9a:	d09c      	beq.n	8005ad6 <_printf_i+0x136>
 8005b9c:	3501      	adds	r5, #1
 8005b9e:	68e3      	ldr	r3, [r4, #12]
 8005ba0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005ba2:	1a9b      	subs	r3, r3, r2
 8005ba4:	42ab      	cmp	r3, r5
 8005ba6:	dcf0      	bgt.n	8005b8a <_printf_i+0x1ea>
 8005ba8:	e7e9      	b.n	8005b7e <_printf_i+0x1de>
 8005baa:	2500      	movs	r5, #0
 8005bac:	e7f7      	b.n	8005b9e <_printf_i+0x1fe>
 8005bae:	46c0      	nop			@ (mov r8, r8)
 8005bb0:	08005fdd 	.word	0x08005fdd
 8005bb4:	08005fee 	.word	0x08005fee

08005bb8 <__sflush_r>:
 8005bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005bba:	220c      	movs	r2, #12
 8005bbc:	5e8b      	ldrsh	r3, [r1, r2]
 8005bbe:	0005      	movs	r5, r0
 8005bc0:	000c      	movs	r4, r1
 8005bc2:	071a      	lsls	r2, r3, #28
 8005bc4:	d456      	bmi.n	8005c74 <__sflush_r+0xbc>
 8005bc6:	684a      	ldr	r2, [r1, #4]
 8005bc8:	2a00      	cmp	r2, #0
 8005bca:	dc02      	bgt.n	8005bd2 <__sflush_r+0x1a>
 8005bcc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8005bce:	2a00      	cmp	r2, #0
 8005bd0:	dd4e      	ble.n	8005c70 <__sflush_r+0xb8>
 8005bd2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005bd4:	2f00      	cmp	r7, #0
 8005bd6:	d04b      	beq.n	8005c70 <__sflush_r+0xb8>
 8005bd8:	2200      	movs	r2, #0
 8005bda:	2080      	movs	r0, #128	@ 0x80
 8005bdc:	682e      	ldr	r6, [r5, #0]
 8005bde:	602a      	str	r2, [r5, #0]
 8005be0:	001a      	movs	r2, r3
 8005be2:	0140      	lsls	r0, r0, #5
 8005be4:	6a21      	ldr	r1, [r4, #32]
 8005be6:	4002      	ands	r2, r0
 8005be8:	4203      	tst	r3, r0
 8005bea:	d033      	beq.n	8005c54 <__sflush_r+0x9c>
 8005bec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005bee:	89a3      	ldrh	r3, [r4, #12]
 8005bf0:	075b      	lsls	r3, r3, #29
 8005bf2:	d506      	bpl.n	8005c02 <__sflush_r+0x4a>
 8005bf4:	6863      	ldr	r3, [r4, #4]
 8005bf6:	1ad2      	subs	r2, r2, r3
 8005bf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d001      	beq.n	8005c02 <__sflush_r+0x4a>
 8005bfe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005c00:	1ad2      	subs	r2, r2, r3
 8005c02:	2300      	movs	r3, #0
 8005c04:	0028      	movs	r0, r5
 8005c06:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8005c08:	6a21      	ldr	r1, [r4, #32]
 8005c0a:	47b8      	blx	r7
 8005c0c:	89a2      	ldrh	r2, [r4, #12]
 8005c0e:	1c43      	adds	r3, r0, #1
 8005c10:	d106      	bne.n	8005c20 <__sflush_r+0x68>
 8005c12:	6829      	ldr	r1, [r5, #0]
 8005c14:	291d      	cmp	r1, #29
 8005c16:	d846      	bhi.n	8005ca6 <__sflush_r+0xee>
 8005c18:	4b29      	ldr	r3, [pc, #164]	@ (8005cc0 <__sflush_r+0x108>)
 8005c1a:	40cb      	lsrs	r3, r1
 8005c1c:	07db      	lsls	r3, r3, #31
 8005c1e:	d542      	bpl.n	8005ca6 <__sflush_r+0xee>
 8005c20:	2300      	movs	r3, #0
 8005c22:	6063      	str	r3, [r4, #4]
 8005c24:	6923      	ldr	r3, [r4, #16]
 8005c26:	6023      	str	r3, [r4, #0]
 8005c28:	04d2      	lsls	r2, r2, #19
 8005c2a:	d505      	bpl.n	8005c38 <__sflush_r+0x80>
 8005c2c:	1c43      	adds	r3, r0, #1
 8005c2e:	d102      	bne.n	8005c36 <__sflush_r+0x7e>
 8005c30:	682b      	ldr	r3, [r5, #0]
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d100      	bne.n	8005c38 <__sflush_r+0x80>
 8005c36:	6560      	str	r0, [r4, #84]	@ 0x54
 8005c38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005c3a:	602e      	str	r6, [r5, #0]
 8005c3c:	2900      	cmp	r1, #0
 8005c3e:	d017      	beq.n	8005c70 <__sflush_r+0xb8>
 8005c40:	0023      	movs	r3, r4
 8005c42:	3344      	adds	r3, #68	@ 0x44
 8005c44:	4299      	cmp	r1, r3
 8005c46:	d002      	beq.n	8005c4e <__sflush_r+0x96>
 8005c48:	0028      	movs	r0, r5
 8005c4a:	f7ff fa9b 	bl	8005184 <_free_r>
 8005c4e:	2300      	movs	r3, #0
 8005c50:	6363      	str	r3, [r4, #52]	@ 0x34
 8005c52:	e00d      	b.n	8005c70 <__sflush_r+0xb8>
 8005c54:	2301      	movs	r3, #1
 8005c56:	0028      	movs	r0, r5
 8005c58:	47b8      	blx	r7
 8005c5a:	0002      	movs	r2, r0
 8005c5c:	1c43      	adds	r3, r0, #1
 8005c5e:	d1c6      	bne.n	8005bee <__sflush_r+0x36>
 8005c60:	682b      	ldr	r3, [r5, #0]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d0c3      	beq.n	8005bee <__sflush_r+0x36>
 8005c66:	2b1d      	cmp	r3, #29
 8005c68:	d001      	beq.n	8005c6e <__sflush_r+0xb6>
 8005c6a:	2b16      	cmp	r3, #22
 8005c6c:	d11a      	bne.n	8005ca4 <__sflush_r+0xec>
 8005c6e:	602e      	str	r6, [r5, #0]
 8005c70:	2000      	movs	r0, #0
 8005c72:	e01e      	b.n	8005cb2 <__sflush_r+0xfa>
 8005c74:	690e      	ldr	r6, [r1, #16]
 8005c76:	2e00      	cmp	r6, #0
 8005c78:	d0fa      	beq.n	8005c70 <__sflush_r+0xb8>
 8005c7a:	680f      	ldr	r7, [r1, #0]
 8005c7c:	600e      	str	r6, [r1, #0]
 8005c7e:	1bba      	subs	r2, r7, r6
 8005c80:	9201      	str	r2, [sp, #4]
 8005c82:	2200      	movs	r2, #0
 8005c84:	079b      	lsls	r3, r3, #30
 8005c86:	d100      	bne.n	8005c8a <__sflush_r+0xd2>
 8005c88:	694a      	ldr	r2, [r1, #20]
 8005c8a:	60a2      	str	r2, [r4, #8]
 8005c8c:	9b01      	ldr	r3, [sp, #4]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	ddee      	ble.n	8005c70 <__sflush_r+0xb8>
 8005c92:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8005c94:	0032      	movs	r2, r6
 8005c96:	001f      	movs	r7, r3
 8005c98:	0028      	movs	r0, r5
 8005c9a:	9b01      	ldr	r3, [sp, #4]
 8005c9c:	6a21      	ldr	r1, [r4, #32]
 8005c9e:	47b8      	blx	r7
 8005ca0:	2800      	cmp	r0, #0
 8005ca2:	dc07      	bgt.n	8005cb4 <__sflush_r+0xfc>
 8005ca4:	89a2      	ldrh	r2, [r4, #12]
 8005ca6:	2340      	movs	r3, #64	@ 0x40
 8005ca8:	2001      	movs	r0, #1
 8005caa:	4313      	orrs	r3, r2
 8005cac:	b21b      	sxth	r3, r3
 8005cae:	81a3      	strh	r3, [r4, #12]
 8005cb0:	4240      	negs	r0, r0
 8005cb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005cb4:	9b01      	ldr	r3, [sp, #4]
 8005cb6:	1836      	adds	r6, r6, r0
 8005cb8:	1a1b      	subs	r3, r3, r0
 8005cba:	9301      	str	r3, [sp, #4]
 8005cbc:	e7e6      	b.n	8005c8c <__sflush_r+0xd4>
 8005cbe:	46c0      	nop			@ (mov r8, r8)
 8005cc0:	20400001 	.word	0x20400001

08005cc4 <_fflush_r>:
 8005cc4:	690b      	ldr	r3, [r1, #16]
 8005cc6:	b570      	push	{r4, r5, r6, lr}
 8005cc8:	0005      	movs	r5, r0
 8005cca:	000c      	movs	r4, r1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d102      	bne.n	8005cd6 <_fflush_r+0x12>
 8005cd0:	2500      	movs	r5, #0
 8005cd2:	0028      	movs	r0, r5
 8005cd4:	bd70      	pop	{r4, r5, r6, pc}
 8005cd6:	2800      	cmp	r0, #0
 8005cd8:	d004      	beq.n	8005ce4 <_fflush_r+0x20>
 8005cda:	6a03      	ldr	r3, [r0, #32]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d101      	bne.n	8005ce4 <_fflush_r+0x20>
 8005ce0:	f7ff f800 	bl	8004ce4 <__sinit>
 8005ce4:	220c      	movs	r2, #12
 8005ce6:	5ea3      	ldrsh	r3, [r4, r2]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d0f1      	beq.n	8005cd0 <_fflush_r+0xc>
 8005cec:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005cee:	07d2      	lsls	r2, r2, #31
 8005cf0:	d404      	bmi.n	8005cfc <_fflush_r+0x38>
 8005cf2:	059b      	lsls	r3, r3, #22
 8005cf4:	d402      	bmi.n	8005cfc <_fflush_r+0x38>
 8005cf6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005cf8:	f7ff fa39 	bl	800516e <__retarget_lock_acquire_recursive>
 8005cfc:	0028      	movs	r0, r5
 8005cfe:	0021      	movs	r1, r4
 8005d00:	f7ff ff5a 	bl	8005bb8 <__sflush_r>
 8005d04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005d06:	0005      	movs	r5, r0
 8005d08:	07db      	lsls	r3, r3, #31
 8005d0a:	d4e2      	bmi.n	8005cd2 <_fflush_r+0xe>
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	059b      	lsls	r3, r3, #22
 8005d10:	d4df      	bmi.n	8005cd2 <_fflush_r+0xe>
 8005d12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005d14:	f7ff fa2c 	bl	8005170 <__retarget_lock_release_recursive>
 8005d18:	e7db      	b.n	8005cd2 <_fflush_r+0xe>
	...

08005d1c <__swhatbuf_r>:
 8005d1c:	b570      	push	{r4, r5, r6, lr}
 8005d1e:	000e      	movs	r6, r1
 8005d20:	001d      	movs	r5, r3
 8005d22:	230e      	movs	r3, #14
 8005d24:	5ec9      	ldrsh	r1, [r1, r3]
 8005d26:	0014      	movs	r4, r2
 8005d28:	b096      	sub	sp, #88	@ 0x58
 8005d2a:	2900      	cmp	r1, #0
 8005d2c:	da0c      	bge.n	8005d48 <__swhatbuf_r+0x2c>
 8005d2e:	89b2      	ldrh	r2, [r6, #12]
 8005d30:	2380      	movs	r3, #128	@ 0x80
 8005d32:	0011      	movs	r1, r2
 8005d34:	4019      	ands	r1, r3
 8005d36:	421a      	tst	r2, r3
 8005d38:	d114      	bne.n	8005d64 <__swhatbuf_r+0x48>
 8005d3a:	2380      	movs	r3, #128	@ 0x80
 8005d3c:	00db      	lsls	r3, r3, #3
 8005d3e:	2000      	movs	r0, #0
 8005d40:	6029      	str	r1, [r5, #0]
 8005d42:	6023      	str	r3, [r4, #0]
 8005d44:	b016      	add	sp, #88	@ 0x58
 8005d46:	bd70      	pop	{r4, r5, r6, pc}
 8005d48:	466a      	mov	r2, sp
 8005d4a:	f000 f853 	bl	8005df4 <_fstat_r>
 8005d4e:	2800      	cmp	r0, #0
 8005d50:	dbed      	blt.n	8005d2e <__swhatbuf_r+0x12>
 8005d52:	23f0      	movs	r3, #240	@ 0xf0
 8005d54:	9901      	ldr	r1, [sp, #4]
 8005d56:	021b      	lsls	r3, r3, #8
 8005d58:	4019      	ands	r1, r3
 8005d5a:	4b04      	ldr	r3, [pc, #16]	@ (8005d6c <__swhatbuf_r+0x50>)
 8005d5c:	18c9      	adds	r1, r1, r3
 8005d5e:	424b      	negs	r3, r1
 8005d60:	4159      	adcs	r1, r3
 8005d62:	e7ea      	b.n	8005d3a <__swhatbuf_r+0x1e>
 8005d64:	2100      	movs	r1, #0
 8005d66:	2340      	movs	r3, #64	@ 0x40
 8005d68:	e7e9      	b.n	8005d3e <__swhatbuf_r+0x22>
 8005d6a:	46c0      	nop			@ (mov r8, r8)
 8005d6c:	ffffe000 	.word	0xffffe000

08005d70 <__smakebuf_r>:
 8005d70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005d72:	2602      	movs	r6, #2
 8005d74:	898b      	ldrh	r3, [r1, #12]
 8005d76:	0005      	movs	r5, r0
 8005d78:	000c      	movs	r4, r1
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	4233      	tst	r3, r6
 8005d7e:	d007      	beq.n	8005d90 <__smakebuf_r+0x20>
 8005d80:	0023      	movs	r3, r4
 8005d82:	3347      	adds	r3, #71	@ 0x47
 8005d84:	6023      	str	r3, [r4, #0]
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	2301      	movs	r3, #1
 8005d8a:	6163      	str	r3, [r4, #20]
 8005d8c:	b005      	add	sp, #20
 8005d8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005d90:	ab03      	add	r3, sp, #12
 8005d92:	aa02      	add	r2, sp, #8
 8005d94:	f7ff ffc2 	bl	8005d1c <__swhatbuf_r>
 8005d98:	9f02      	ldr	r7, [sp, #8]
 8005d9a:	9001      	str	r0, [sp, #4]
 8005d9c:	0039      	movs	r1, r7
 8005d9e:	0028      	movs	r0, r5
 8005da0:	f7ff fa5c 	bl	800525c <_malloc_r>
 8005da4:	2800      	cmp	r0, #0
 8005da6:	d108      	bne.n	8005dba <__smakebuf_r+0x4a>
 8005da8:	220c      	movs	r2, #12
 8005daa:	5ea3      	ldrsh	r3, [r4, r2]
 8005dac:	059a      	lsls	r2, r3, #22
 8005dae:	d4ed      	bmi.n	8005d8c <__smakebuf_r+0x1c>
 8005db0:	2203      	movs	r2, #3
 8005db2:	4393      	bics	r3, r2
 8005db4:	431e      	orrs	r6, r3
 8005db6:	81a6      	strh	r6, [r4, #12]
 8005db8:	e7e2      	b.n	8005d80 <__smakebuf_r+0x10>
 8005dba:	2380      	movs	r3, #128	@ 0x80
 8005dbc:	89a2      	ldrh	r2, [r4, #12]
 8005dbe:	6020      	str	r0, [r4, #0]
 8005dc0:	4313      	orrs	r3, r2
 8005dc2:	81a3      	strh	r3, [r4, #12]
 8005dc4:	9b03      	ldr	r3, [sp, #12]
 8005dc6:	6120      	str	r0, [r4, #16]
 8005dc8:	6167      	str	r7, [r4, #20]
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00c      	beq.n	8005de8 <__smakebuf_r+0x78>
 8005dce:	0028      	movs	r0, r5
 8005dd0:	230e      	movs	r3, #14
 8005dd2:	5ee1      	ldrsh	r1, [r4, r3]
 8005dd4:	f000 f820 	bl	8005e18 <_isatty_r>
 8005dd8:	2800      	cmp	r0, #0
 8005dda:	d005      	beq.n	8005de8 <__smakebuf_r+0x78>
 8005ddc:	2303      	movs	r3, #3
 8005dde:	89a2      	ldrh	r2, [r4, #12]
 8005de0:	439a      	bics	r2, r3
 8005de2:	3b02      	subs	r3, #2
 8005de4:	4313      	orrs	r3, r2
 8005de6:	81a3      	strh	r3, [r4, #12]
 8005de8:	89a3      	ldrh	r3, [r4, #12]
 8005dea:	9a01      	ldr	r2, [sp, #4]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	81a3      	strh	r3, [r4, #12]
 8005df0:	e7cc      	b.n	8005d8c <__smakebuf_r+0x1c>
	...

08005df4 <_fstat_r>:
 8005df4:	2300      	movs	r3, #0
 8005df6:	b570      	push	{r4, r5, r6, lr}
 8005df8:	4d06      	ldr	r5, [pc, #24]	@ (8005e14 <_fstat_r+0x20>)
 8005dfa:	0004      	movs	r4, r0
 8005dfc:	0008      	movs	r0, r1
 8005dfe:	0011      	movs	r1, r2
 8005e00:	602b      	str	r3, [r5, #0]
 8005e02:	f7fb fa42 	bl	800128a <_fstat>
 8005e06:	1c43      	adds	r3, r0, #1
 8005e08:	d103      	bne.n	8005e12 <_fstat_r+0x1e>
 8005e0a:	682b      	ldr	r3, [r5, #0]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	d000      	beq.n	8005e12 <_fstat_r+0x1e>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	200008a0 	.word	0x200008a0

08005e18 <_isatty_r>:
 8005e18:	2300      	movs	r3, #0
 8005e1a:	b570      	push	{r4, r5, r6, lr}
 8005e1c:	4d06      	ldr	r5, [pc, #24]	@ (8005e38 <_isatty_r+0x20>)
 8005e1e:	0004      	movs	r4, r0
 8005e20:	0008      	movs	r0, r1
 8005e22:	602b      	str	r3, [r5, #0]
 8005e24:	f7fb fa36 	bl	8001294 <_isatty>
 8005e28:	1c43      	adds	r3, r0, #1
 8005e2a:	d103      	bne.n	8005e34 <_isatty_r+0x1c>
 8005e2c:	682b      	ldr	r3, [r5, #0]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d000      	beq.n	8005e34 <_isatty_r+0x1c>
 8005e32:	6023      	str	r3, [r4, #0]
 8005e34:	bd70      	pop	{r4, r5, r6, pc}
 8005e36:	46c0      	nop			@ (mov r8, r8)
 8005e38:	200008a0 	.word	0x200008a0

08005e3c <_sbrk_r>:
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	b570      	push	{r4, r5, r6, lr}
 8005e40:	4d06      	ldr	r5, [pc, #24]	@ (8005e5c <_sbrk_r+0x20>)
 8005e42:	0004      	movs	r4, r0
 8005e44:	0008      	movs	r0, r1
 8005e46:	602b      	str	r3, [r5, #0]
 8005e48:	f7fb fa28 	bl	800129c <_sbrk>
 8005e4c:	1c43      	adds	r3, r0, #1
 8005e4e:	d103      	bne.n	8005e58 <_sbrk_r+0x1c>
 8005e50:	682b      	ldr	r3, [r5, #0]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d000      	beq.n	8005e58 <_sbrk_r+0x1c>
 8005e56:	6023      	str	r3, [r4, #0]
 8005e58:	bd70      	pop	{r4, r5, r6, pc}
 8005e5a:	46c0      	nop			@ (mov r8, r8)
 8005e5c:	200008a0 	.word	0x200008a0

08005e60 <memchr>:
 8005e60:	b2c9      	uxtb	r1, r1
 8005e62:	1882      	adds	r2, r0, r2
 8005e64:	4290      	cmp	r0, r2
 8005e66:	d101      	bne.n	8005e6c <memchr+0xc>
 8005e68:	2000      	movs	r0, #0
 8005e6a:	4770      	bx	lr
 8005e6c:	7803      	ldrb	r3, [r0, #0]
 8005e6e:	428b      	cmp	r3, r1
 8005e70:	d0fb      	beq.n	8005e6a <memchr+0xa>
 8005e72:	3001      	adds	r0, #1
 8005e74:	e7f6      	b.n	8005e64 <memchr+0x4>

08005e76 <_realloc_r>:
 8005e76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005e78:	0006      	movs	r6, r0
 8005e7a:	000c      	movs	r4, r1
 8005e7c:	0015      	movs	r5, r2
 8005e7e:	2900      	cmp	r1, #0
 8005e80:	d105      	bne.n	8005e8e <_realloc_r+0x18>
 8005e82:	0011      	movs	r1, r2
 8005e84:	f7ff f9ea 	bl	800525c <_malloc_r>
 8005e88:	0004      	movs	r4, r0
 8005e8a:	0020      	movs	r0, r4
 8005e8c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8005e8e:	2a00      	cmp	r2, #0
 8005e90:	d103      	bne.n	8005e9a <_realloc_r+0x24>
 8005e92:	f7ff f977 	bl	8005184 <_free_r>
 8005e96:	002c      	movs	r4, r5
 8005e98:	e7f7      	b.n	8005e8a <_realloc_r+0x14>
 8005e9a:	f000 f81c 	bl	8005ed6 <_malloc_usable_size_r>
 8005e9e:	0007      	movs	r7, r0
 8005ea0:	4285      	cmp	r5, r0
 8005ea2:	d802      	bhi.n	8005eaa <_realloc_r+0x34>
 8005ea4:	0843      	lsrs	r3, r0, #1
 8005ea6:	42ab      	cmp	r3, r5
 8005ea8:	d3ef      	bcc.n	8005e8a <_realloc_r+0x14>
 8005eaa:	0029      	movs	r1, r5
 8005eac:	0030      	movs	r0, r6
 8005eae:	f7ff f9d5 	bl	800525c <_malloc_r>
 8005eb2:	9001      	str	r0, [sp, #4]
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d101      	bne.n	8005ebc <_realloc_r+0x46>
 8005eb8:	9c01      	ldr	r4, [sp, #4]
 8005eba:	e7e6      	b.n	8005e8a <_realloc_r+0x14>
 8005ebc:	002a      	movs	r2, r5
 8005ebe:	42bd      	cmp	r5, r7
 8005ec0:	d900      	bls.n	8005ec4 <_realloc_r+0x4e>
 8005ec2:	003a      	movs	r2, r7
 8005ec4:	0021      	movs	r1, r4
 8005ec6:	9801      	ldr	r0, [sp, #4]
 8005ec8:	f7ff f953 	bl	8005172 <memcpy>
 8005ecc:	0021      	movs	r1, r4
 8005ece:	0030      	movs	r0, r6
 8005ed0:	f7ff f958 	bl	8005184 <_free_r>
 8005ed4:	e7f0      	b.n	8005eb8 <_realloc_r+0x42>

08005ed6 <_malloc_usable_size_r>:
 8005ed6:	1f0b      	subs	r3, r1, #4
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	1f18      	subs	r0, r3, #4
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	da01      	bge.n	8005ee4 <_malloc_usable_size_r+0xe>
 8005ee0:	580b      	ldr	r3, [r1, r0]
 8005ee2:	18c0      	adds	r0, r0, r3
 8005ee4:	4770      	bx	lr
	...

08005ee8 <_init>:
 8005ee8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005eea:	46c0      	nop			@ (mov r8, r8)
 8005eec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005eee:	bc08      	pop	{r3}
 8005ef0:	469e      	mov	lr, r3
 8005ef2:	4770      	bx	lr

08005ef4 <_fini>:
 8005ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005ef6:	46c0      	nop			@ (mov r8, r8)
 8005ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005efa:	bc08      	pop	{r3}
 8005efc:	469e      	mov	lr, r3
 8005efe:	4770      	bx	lr
