
TIMER_BASE_US.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000159c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  080016a8  080016a8  000116a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080016cc  080016cc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  080016cc  080016cc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080016cc  080016cc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080016cc  080016cc  000116cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080016d0  080016d0  000116d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080016d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  080016e0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  080016e0  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000076af  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001301  00000000  00000000  000276e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008b0  00000000  00000000  000289e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000808  00000000  00000000  00029298  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00012f15  00000000  00000000  00029aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005f08  00000000  00000000  0003c9b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006ada4  00000000  00000000  000428bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ad661  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002380  00000000  00000000  000ad6dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001690 	.word	0x08001690

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001690 	.word	0x08001690

0800014c <main>:

/* TIMER3 can be used for basic timer
 * See STM32 cross-series timer overview document for more details */
TIM_HandleTypeDef htimer3;

int main(void){
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0

	HAL_Init();
 8000150:	f000 f988 	bl	8000464 <HAL_Init>
	SystemClock_Config(SYS_CLOCK_FREQ_64_MHZ);
 8000154:	2040      	movs	r0, #64	; 0x40
 8000156:	f000 f80b 	bl	8000170 <SystemClock_Config>
	GPIO_Init();
 800015a:	f000 f88d 	bl	8000278 <GPIO_Init>
	TIMER3_Init();
 800015e:	f000 f8b5 	bl	80002cc <TIMER3_Init>

	//Lets start timer in IT mode
	HAL_TIM_Base_Start_IT(&htimer3);
 8000162:	4802      	ldr	r0, [pc, #8]	; (800016c <main+0x20>)
 8000164:	f001 f8b7 	bl	80012d6 <HAL_TIM_Base_Start_IT>

  	while(1);
 8000168:	e7fe      	b.n	8000168 <main+0x1c>
 800016a:	bf00      	nop
 800016c:	20000028 	.word	0x20000028

08000170 <SystemClock_Config>:

  	return 0;
}

/* For Cortex-M3 (STM32F1xx)*/
void SystemClock_Config(uint8_t clock_freq){
 8000170:	b580      	push	{r7, lr}
 8000172:	b092      	sub	sp, #72	; 0x48
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef osc_init;
	RCC_ClkInitTypeDef clk_init;

	uint32_t FLatency = 0;
 800017a:	2300      	movs	r3, #0
 800017c:	647b      	str	r3, [r7, #68]	; 0x44

	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800017e:	2302      	movs	r3, #2
 8000180:	61fb      	str	r3, [r7, #28]
	osc_init.HSIState = RCC_HSI_ON;
 8000182:	2301      	movs	r3, #1
 8000184:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000186:	2310      	movs	r3, #16
 8000188:	633b      	str	r3, [r7, #48]	; 0x30
	osc_init.PLL.PLLState = RCC_PLL_ON;
 800018a:	2302      	movs	r3, #2
 800018c:	63bb      	str	r3, [r7, #56]	; 0x38
	osc_init.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800018e:	2300      	movs	r3, #0
 8000190:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch(clock_freq){
 8000192:	79fb      	ldrb	r3, [r7, #7]
 8000194:	2b30      	cmp	r3, #48	; 0x30
 8000196:	d016      	beq.n	80001c6 <SystemClock_Config+0x56>
 8000198:	2b40      	cmp	r3, #64	; 0x40
 800019a:	d026      	beq.n	80001ea <SystemClock_Config+0x7a>
 800019c:	2b14      	cmp	r3, #20
 800019e:	d000      	beq.n	80001a2 <SystemClock_Config+0x32>

			break;

		default:

			return;
 80001a0:	e057      	b.n	8000252 <SystemClock_Config+0xe2>
			osc_init.PLL.PLLMUL = RCC_CFGR_PLLMULL5;
 80001a2:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80001a6:	643b      	str	r3, [r7, #64]	; 0x40
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80001a8:	230f      	movs	r3, #15
 80001aa:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001ac:	2302      	movs	r3, #2
 80001ae:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001b0:	2300      	movs	r3, #0
 80001b2:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80001b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001b8:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80001ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001be:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_LATENCY_0;
 80001c0:	2300      	movs	r3, #0
 80001c2:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 80001c4:	e023      	b.n	800020e <SystemClock_Config+0x9e>
			osc_init.PLL.PLLMUL = RCC_CFGR_PLLMULL12;
 80001c6:	f44f 1320 	mov.w	r3, #2621440	; 0x280000
 80001ca:	643b      	str	r3, [r7, #64]	; 0x40
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80001cc:	230f      	movs	r3, #15
 80001ce:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001d0:	2302      	movs	r3, #2
 80001d2:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001d4:	2300      	movs	r3, #0
 80001d6:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80001d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001dc:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 80001de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80001e2:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_LATENCY_1;
 80001e4:	2301      	movs	r3, #1
 80001e6:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 80001e8:	e011      	b.n	800020e <SystemClock_Config+0x9e>
			osc_init.PLL.PLLMUL = RCC_CFGR_PLLMULL16;
 80001ea:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80001ee:	643b      	str	r3, [r7, #64]	; 0x40
			clk_init.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK |
 80001f0:	230f      	movs	r3, #15
 80001f2:	60bb      	str	r3, [r7, #8]
			clk_init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80001f4:	2302      	movs	r3, #2
 80001f6:	60fb      	str	r3, [r7, #12]
			clk_init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f8:	2300      	movs	r3, #0
 80001fa:	613b      	str	r3, [r7, #16]
			clk_init.APB1CLKDivider = RCC_HCLK_DIV2;
 80001fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000200:	617b      	str	r3, [r7, #20]
			clk_init.APB2CLKDivider = RCC_HCLK_DIV2;
 8000202:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000206:	61bb      	str	r3, [r7, #24]
			FLatency = FLASH_LATENCY_2;
 8000208:	2302      	movs	r3, #2
 800020a:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 800020c:	bf00      	nop

	}

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK){
 800020e:	f107 031c 	add.w	r3, r7, #28
 8000212:	4618      	mov	r0, r3
 8000214:	f000 fc40 	bl	8000a98 <HAL_RCC_OscConfig>
 8000218:	4603      	mov	r3, r0
 800021a:	2b00      	cmp	r3, #0
 800021c:	d001      	beq.n	8000222 <SystemClock_Config+0xb2>
		Error_Handler();
 800021e:	f000 f86f 	bl	8000300 <Error_Handler>
	}

	if(HAL_RCC_ClockConfig(&clk_init, FLatency) != HAL_OK){
 8000222:	f107 0308 	add.w	r3, r7, #8
 8000226:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8000228:	4618      	mov	r0, r3
 800022a:	f000 feb5 	bl	8000f98 <HAL_RCC_ClockConfig>
 800022e:	4603      	mov	r3, r0
 8000230:	2b00      	cmp	r3, #0
 8000232:	d001      	beq.n	8000238 <SystemClock_Config+0xc8>
		Error_Handler();
 8000234:	f000 f864 	bl	8000300 <Error_Handler>
	}

	//Systick configuration
  	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000238:	f000 fffa 	bl	8001230 <HAL_RCC_GetHCLKFreq>
 800023c:	4602      	mov	r2, r0
 800023e:	4b06      	ldr	r3, [pc, #24]	; (8000258 <SystemClock_Config+0xe8>)
 8000240:	fba3 2302 	umull	r2, r3, r3, r2
 8000244:	099b      	lsrs	r3, r3, #6
 8000246:	4618      	mov	r0, r3
 8000248:	f000 fa6f 	bl	800072a <HAL_SYSTICK_Config>
  	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800024c:	2004      	movs	r0, #4
 800024e:	f000 fa79 	bl	8000744 <HAL_SYSTICK_CLKSourceConfig>

}
 8000252:	3748      	adds	r7, #72	; 0x48
 8000254:	46bd      	mov	sp, r7
 8000256:	bd80      	pop	{r7, pc}
 8000258:	10624dd3 	.word	0x10624dd3

0800025c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 800025c:	b580      	push	{r7, lr}
 800025e:	b082      	sub	sp, #8
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 8000264:	2104      	movs	r1, #4
 8000266:	4803      	ldr	r0, [pc, #12]	; (8000274 <HAL_TIM_PeriodElapsedCallback+0x18>)
 8000268:	f000 fbfe 	bl	8000a68 <HAL_GPIO_TogglePin>

}
 800026c:	bf00      	nop
 800026e:	3708      	adds	r7, #8
 8000270:	46bd      	mov	sp, r7
 8000272:	bd80      	pop	{r7, pc}
 8000274:	40010800 	.word	0x40010800

08000278 <GPIO_Init>:

void GPIO_Init(void){
 8000278:	b580      	push	{r7, lr}
 800027a:	b086      	sub	sp, #24
 800027c:	af00      	add	r7, sp, #0

	GPIO_InitTypeDef ledgpio;

	/* GPIOA clock enable */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800027e:	4b11      	ldr	r3, [pc, #68]	; (80002c4 <GPIO_Init+0x4c>)
 8000280:	699b      	ldr	r3, [r3, #24]
 8000282:	4a10      	ldr	r2, [pc, #64]	; (80002c4 <GPIO_Init+0x4c>)
 8000284:	f043 0304 	orr.w	r3, r3, #4
 8000288:	6193      	str	r3, [r2, #24]
 800028a:	4b0e      	ldr	r3, [pc, #56]	; (80002c4 <GPIO_Init+0x4c>)
 800028c:	699b      	ldr	r3, [r3, #24]
 800028e:	f003 0304 	and.w	r3, r3, #4
 8000292:	607b      	str	r3, [r7, #4]
 8000294:	687b      	ldr	r3, [r7, #4]

    /* High Level GPIO Initialization */
	ledgpio.Pin = GPIO_PIN_2;
 8000296:	2304      	movs	r3, #4
 8000298:	60bb      	str	r3, [r7, #8]
	ledgpio.Mode = GPIO_MODE_OUTPUT_PP;
 800029a:	2301      	movs	r3, #1
 800029c:	60fb      	str	r3, [r7, #12]
	ledgpio.Pull = GPIO_NOPULL;
 800029e:	2300      	movs	r3, #0
 80002a0:	613b      	str	r3, [r7, #16]
	ledgpio.Speed = GPIO_SPEED_FREQ_LOW;
 80002a2:	2302      	movs	r3, #2
 80002a4:	617b      	str	r3, [r7, #20]

	/* Init GPIO */
	HAL_GPIO_Init(GPIOA, &ledgpio);
 80002a6:	f107 0308 	add.w	r3, r7, #8
 80002aa:	4619      	mov	r1, r3
 80002ac:	4806      	ldr	r0, [pc, #24]	; (80002c8 <GPIO_Init+0x50>)
 80002ae:	f000 fa71 	bl	8000794 <HAL_GPIO_Init>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 80002b2:	2200      	movs	r2, #0
 80002b4:	2104      	movs	r1, #4
 80002b6:	4804      	ldr	r0, [pc, #16]	; (80002c8 <GPIO_Init+0x50>)
 80002b8:	f000 fbbe 	bl	8000a38 <HAL_GPIO_WritePin>
}
 80002bc:	bf00      	nop
 80002be:	3718      	adds	r7, #24
 80002c0:	46bd      	mov	sp, r7
 80002c2:	bd80      	pop	{r7, pc}
 80002c4:	40021000 	.word	0x40021000
 80002c8:	40010800 	.word	0x40010800

080002cc <TIMER3_Init>:

void TIMER3_Init(void){
 80002cc:	b580      	push	{r7, lr}
 80002ce:	af00      	add	r7, sp, #0
 	 * This math results in 1600000 and should be placed in TIMx_ARR register, but this value is greater than 65535;
 	 * That's why you should increase or decrease the prescaler value.
 	 * */

	/* Create a time base for 10us with SYSCLK = 48MHz */
	htimer3.Instance = TIM3;
 80002d0:	4b09      	ldr	r3, [pc, #36]	; (80002f8 <TIMER3_Init+0x2c>)
 80002d2:	4a0a      	ldr	r2, [pc, #40]	; (80002fc <TIMER3_Init+0x30>)
 80002d4:	601a      	str	r2, [r3, #0]
	htimer3.Init.Prescaler = 16;
 80002d6:	4b08      	ldr	r3, [pc, #32]	; (80002f8 <TIMER3_Init+0x2c>)
 80002d8:	2210      	movs	r2, #16
 80002da:	605a      	str	r2, [r3, #4]
	htimer3.Init.Period = 40-1;	// The update event happens after one time gap or one time period
 80002dc:	4b06      	ldr	r3, [pc, #24]	; (80002f8 <TIMER3_Init+0x2c>)
 80002de:	2227      	movs	r2, #39	; 0x27
 80002e0:	60da      	str	r2, [r3, #12]

	if(HAL_TIM_Base_Init(&htimer3) != HAL_OK){
 80002e2:	4805      	ldr	r0, [pc, #20]	; (80002f8 <TIMER3_Init+0x2c>)
 80002e4:	f000 ffcc 	bl	8001280 <HAL_TIM_Base_Init>
 80002e8:	4603      	mov	r3, r0
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	d001      	beq.n	80002f2 <TIMER3_Init+0x26>
		Error_Handler();
 80002ee:	f000 f807 	bl	8000300 <Error_Handler>
	}

}
 80002f2:	bf00      	nop
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	20000028 	.word	0x20000028
 80002fc:	40000400 	.word	0x40000400

08000300 <Error_Handler>:

void Error_Handler(void){
 8000300:	b480      	push	{r7}
 8000302:	af00      	add	r7, sp, #0

}
 8000304:	bf00      	nop
 8000306:	46bd      	mov	sp, r7
 8000308:	bc80      	pop	{r7}
 800030a:	4770      	bx	lr

0800030c <HAL_MspInit>:
#include "stm32f1xx_hal_tim.h"

//Uncomment the #define HAL_TIM_MODULE_ENABLED in stm32f1xx_hal_conf.h
#include "stm32f1xx_hal_conf.h"

void HAL_MspInit(void){
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0

	//1. Set up the priority grouping of the arm cortex mx processor
	// This line is not required because priority grouping will be 4 by default
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000310:	2003      	movs	r0, #3
 8000312:	f000 f9d5 	bl	80006c0 <HAL_NVIC_SetPriorityGrouping>

	//2. Enable the required system exceptions of the arm cortex mx processor
	SCB->SHCSR |= 0x7 << 16; //usage fault, memory fault and bus fault system exceptions
 8000316:	4b0d      	ldr	r3, [pc, #52]	; (800034c <HAL_MspInit+0x40>)
 8000318:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800031a:	4a0c      	ldr	r2, [pc, #48]	; (800034c <HAL_MspInit+0x40>)
 800031c:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000320:	6253      	str	r3, [r2, #36]	; 0x24

	//3. configure the priority for the system exceptions
	HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8000322:	2200      	movs	r2, #0
 8000324:	2100      	movs	r1, #0
 8000326:	f06f 000b 	mvn.w	r0, #11
 800032a:	f000 f9d4 	bl	80006d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800032e:	2200      	movs	r2, #0
 8000330:	2100      	movs	r1, #0
 8000332:	f06f 000a 	mvn.w	r0, #10
 8000336:	f000 f9ce 	bl	80006d6 <HAL_NVIC_SetPriority>
	HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800033a:	2200      	movs	r2, #0
 800033c:	2100      	movs	r1, #0
 800033e:	f06f 0009 	mvn.w	r0, #9
 8000342:	f000 f9c8 	bl	80006d6 <HAL_NVIC_SetPriority>

}
 8000346:	bf00      	nop
 8000348:	bd80      	pop	{r7, pc}
 800034a:	bf00      	nop
 800034c:	e000ed00 	.word	0xe000ed00

08000350 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htimer){
 8000350:	b580      	push	{r7, lr}
 8000352:	b084      	sub	sp, #16
 8000354:	af00      	add	r7, sp, #0
 8000356:	6078      	str	r0, [r7, #4]

	//1. enable the clock for the TIM6 peripheral
	__HAL_RCC_TIM3_CLK_ENABLE();
 8000358:	4b0b      	ldr	r3, [pc, #44]	; (8000388 <HAL_TIM_Base_MspInit+0x38>)
 800035a:	69db      	ldr	r3, [r3, #28]
 800035c:	4a0a      	ldr	r2, [pc, #40]	; (8000388 <HAL_TIM_Base_MspInit+0x38>)
 800035e:	f043 0302 	orr.w	r3, r3, #2
 8000362:	61d3      	str	r3, [r2, #28]
 8000364:	4b08      	ldr	r3, [pc, #32]	; (8000388 <HAL_TIM_Base_MspInit+0x38>)
 8000366:	69db      	ldr	r3, [r3, #28]
 8000368:	f003 0302 	and.w	r3, r3, #2
 800036c:	60fb      	str	r3, [r7, #12]
 800036e:	68fb      	ldr	r3, [r7, #12]

	//2. Enable the IRQ of TIM6
	HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000370:	201d      	movs	r0, #29
 8000372:	f000 f9cc 	bl	800070e <HAL_NVIC_EnableIRQ>

	//3. setup the priority for TIM6_DAC_IRQn
	HAL_NVIC_SetPriority(TIM3_IRQn, 15, 0);
 8000376:	2200      	movs	r2, #0
 8000378:	210f      	movs	r1, #15
 800037a:	201d      	movs	r0, #29
 800037c:	f000 f9ab 	bl	80006d6 <HAL_NVIC_SetPriority>

}
 8000380:	bf00      	nop
 8000382:	3710      	adds	r7, #16
 8000384:	46bd      	mov	sp, r7
 8000386:	bd80      	pop	{r7, pc}
 8000388:	40021000 	.word	0x40021000

0800038c <SysTick_Handler>:
#include "main.h"
#include "stm32f1xx_it.h"

extern TIM_HandleTypeDef htimer3;

void SysTick_Handler(void){
 800038c:	b580      	push	{r7, lr}
 800038e:	af00      	add	r7, sp, #0

	HAL_IncTick();
 8000390:	f000 f8ae 	bl	80004f0 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000394:	f000 f9f2 	bl	800077c <HAL_SYSTICK_IRQHandler>

}
 8000398:	bf00      	nop
 800039a:	bd80      	pop	{r7, pc}

0800039c <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 800039c:	b580      	push	{r7, lr}
 800039e:	af00      	add	r7, sp, #0

	HAL_TIM_IRQHandler(&htimer3);
 80003a0:	4802      	ldr	r0, [pc, #8]	; (80003ac <TIM3_IRQHandler+0x10>)
 80003a2:	f000 ffbb 	bl	800131c <HAL_TIM_IRQHandler>

}
 80003a6:	bf00      	nop
 80003a8:	bd80      	pop	{r7, pc}
 80003aa:	bf00      	nop
 80003ac:	20000028 	.word	0x20000028

080003b0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80003b4:	4b15      	ldr	r3, [pc, #84]	; (800040c <SystemInit+0x5c>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a14      	ldr	r2, [pc, #80]	; (800040c <SystemInit+0x5c>)
 80003ba:	f043 0301 	orr.w	r3, r3, #1
 80003be:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80003c0:	4b12      	ldr	r3, [pc, #72]	; (800040c <SystemInit+0x5c>)
 80003c2:	685a      	ldr	r2, [r3, #4]
 80003c4:	4911      	ldr	r1, [pc, #68]	; (800040c <SystemInit+0x5c>)
 80003c6:	4b12      	ldr	r3, [pc, #72]	; (8000410 <SystemInit+0x60>)
 80003c8:	4013      	ands	r3, r2
 80003ca:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80003cc:	4b0f      	ldr	r3, [pc, #60]	; (800040c <SystemInit+0x5c>)
 80003ce:	681b      	ldr	r3, [r3, #0]
 80003d0:	4a0e      	ldr	r2, [pc, #56]	; (800040c <SystemInit+0x5c>)
 80003d2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80003d6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80003da:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80003dc:	4b0b      	ldr	r3, [pc, #44]	; (800040c <SystemInit+0x5c>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	4a0a      	ldr	r2, [pc, #40]	; (800040c <SystemInit+0x5c>)
 80003e2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80003e6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80003e8:	4b08      	ldr	r3, [pc, #32]	; (800040c <SystemInit+0x5c>)
 80003ea:	685b      	ldr	r3, [r3, #4]
 80003ec:	4a07      	ldr	r2, [pc, #28]	; (800040c <SystemInit+0x5c>)
 80003ee:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80003f2:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80003f4:	4b05      	ldr	r3, [pc, #20]	; (800040c <SystemInit+0x5c>)
 80003f6:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80003fa:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80003fc:	4b05      	ldr	r3, [pc, #20]	; (8000414 <SystemInit+0x64>)
 80003fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000402:	609a      	str	r2, [r3, #8]
#endif 
}
 8000404:	bf00      	nop
 8000406:	46bd      	mov	sp, r7
 8000408:	bc80      	pop	{r7}
 800040a:	4770      	bx	lr
 800040c:	40021000 	.word	0x40021000
 8000410:	f8ff0000 	.word	0xf8ff0000
 8000414:	e000ed00 	.word	0xe000ed00

08000418 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000418:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800041a:	e003      	b.n	8000424 <LoopCopyDataInit>

0800041c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800041c:	4b0b      	ldr	r3, [pc, #44]	; (800044c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800041e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000420:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000422:	3104      	adds	r1, #4

08000424 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000424:	480a      	ldr	r0, [pc, #40]	; (8000450 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000426:	4b0b      	ldr	r3, [pc, #44]	; (8000454 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000428:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800042a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800042c:	d3f6      	bcc.n	800041c <CopyDataInit>
  ldr r2, =_sbss
 800042e:	4a0a      	ldr	r2, [pc, #40]	; (8000458 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000430:	e002      	b.n	8000438 <LoopFillZerobss>

08000432 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000432:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000434:	f842 3b04 	str.w	r3, [r2], #4

08000438 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000438:	4b08      	ldr	r3, [pc, #32]	; (800045c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800043a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800043c:	d3f9      	bcc.n	8000432 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800043e:	f7ff ffb7 	bl	80003b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000442:	f001 f901 	bl	8001648 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000446:	f7ff fe81 	bl	800014c <main>
  bx lr
 800044a:	4770      	bx	lr
  ldr r3, =_sidata
 800044c:	080016d4 	.word	0x080016d4
  ldr r0, =_sdata
 8000450:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000454:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8000458:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 800045c:	2000006c 	.word	0x2000006c

08000460 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000460:	e7fe      	b.n	8000460 <ADC1_2_IRQHandler>
	...

08000464 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000468:	4b08      	ldr	r3, [pc, #32]	; (800048c <HAL_Init+0x28>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a07      	ldr	r2, [pc, #28]	; (800048c <HAL_Init+0x28>)
 800046e:	f043 0310 	orr.w	r3, r3, #16
 8000472:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000474:	2003      	movs	r0, #3
 8000476:	f000 f923 	bl	80006c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800047a:	2000      	movs	r0, #0
 800047c:	f000 f808 	bl	8000490 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000480:	f7ff ff44 	bl	800030c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000484:	2300      	movs	r3, #0
}
 8000486:	4618      	mov	r0, r3
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40022000 	.word	0x40022000

08000490 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000490:	b580      	push	{r7, lr}
 8000492:	b082      	sub	sp, #8
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000498:	4b12      	ldr	r3, [pc, #72]	; (80004e4 <HAL_InitTick+0x54>)
 800049a:	681a      	ldr	r2, [r3, #0]
 800049c:	4b12      	ldr	r3, [pc, #72]	; (80004e8 <HAL_InitTick+0x58>)
 800049e:	781b      	ldrb	r3, [r3, #0]
 80004a0:	4619      	mov	r1, r3
 80004a2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80004aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80004ae:	4618      	mov	r0, r3
 80004b0:	f000 f93b 	bl	800072a <HAL_SYSTICK_Config>
 80004b4:	4603      	mov	r3, r0
 80004b6:	2b00      	cmp	r3, #0
 80004b8:	d001      	beq.n	80004be <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80004ba:	2301      	movs	r3, #1
 80004bc:	e00e      	b.n	80004dc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80004be:	687b      	ldr	r3, [r7, #4]
 80004c0:	2b0f      	cmp	r3, #15
 80004c2:	d80a      	bhi.n	80004da <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80004c4:	2200      	movs	r2, #0
 80004c6:	6879      	ldr	r1, [r7, #4]
 80004c8:	f04f 30ff 	mov.w	r0, #4294967295
 80004cc:	f000 f903 	bl	80006d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80004d0:	4a06      	ldr	r2, [pc, #24]	; (80004ec <HAL_InitTick+0x5c>)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80004d6:	2300      	movs	r3, #0
 80004d8:	e000      	b.n	80004dc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80004da:	2301      	movs	r3, #1
}
 80004dc:	4618      	mov	r0, r3
 80004de:	3708      	adds	r7, #8
 80004e0:	46bd      	mov	sp, r7
 80004e2:	bd80      	pop	{r7, pc}
 80004e4:	20000000 	.word	0x20000000
 80004e8:	20000008 	.word	0x20000008
 80004ec:	20000004 	.word	0x20000004

080004f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80004f4:	4b05      	ldr	r3, [pc, #20]	; (800050c <HAL_IncTick+0x1c>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	461a      	mov	r2, r3
 80004fa:	4b05      	ldr	r3, [pc, #20]	; (8000510 <HAL_IncTick+0x20>)
 80004fc:	681b      	ldr	r3, [r3, #0]
 80004fe:	4413      	add	r3, r2
 8000500:	4a03      	ldr	r2, [pc, #12]	; (8000510 <HAL_IncTick+0x20>)
 8000502:	6013      	str	r3, [r2, #0]
}
 8000504:	bf00      	nop
 8000506:	46bd      	mov	sp, r7
 8000508:	bc80      	pop	{r7}
 800050a:	4770      	bx	lr
 800050c:	20000008 	.word	0x20000008
 8000510:	20000068 	.word	0x20000068

08000514 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0
  return uwTick;
 8000518:	4b02      	ldr	r3, [pc, #8]	; (8000524 <HAL_GetTick+0x10>)
 800051a:	681b      	ldr	r3, [r3, #0]
}
 800051c:	4618      	mov	r0, r3
 800051e:	46bd      	mov	sp, r7
 8000520:	bc80      	pop	{r7}
 8000522:	4770      	bx	lr
 8000524:	20000068 	.word	0x20000068

08000528 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000528:	b480      	push	{r7}
 800052a:	b085      	sub	sp, #20
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	f003 0307 	and.w	r3, r3, #7
 8000536:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000538:	4b0c      	ldr	r3, [pc, #48]	; (800056c <__NVIC_SetPriorityGrouping+0x44>)
 800053a:	68db      	ldr	r3, [r3, #12]
 800053c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800053e:	68ba      	ldr	r2, [r7, #8]
 8000540:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000544:	4013      	ands	r3, r2
 8000546:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000548:	68fb      	ldr	r3, [r7, #12]
 800054a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800054c:	68bb      	ldr	r3, [r7, #8]
 800054e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000550:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000554:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000558:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800055a:	4a04      	ldr	r2, [pc, #16]	; (800056c <__NVIC_SetPriorityGrouping+0x44>)
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	60d3      	str	r3, [r2, #12]
}
 8000560:	bf00      	nop
 8000562:	3714      	adds	r7, #20
 8000564:	46bd      	mov	sp, r7
 8000566:	bc80      	pop	{r7}
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	e000ed00 	.word	0xe000ed00

08000570 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000574:	4b04      	ldr	r3, [pc, #16]	; (8000588 <__NVIC_GetPriorityGrouping+0x18>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	0a1b      	lsrs	r3, r3, #8
 800057a:	f003 0307 	and.w	r3, r3, #7
}
 800057e:	4618      	mov	r0, r3
 8000580:	46bd      	mov	sp, r7
 8000582:	bc80      	pop	{r7}
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	e000ed00 	.word	0xe000ed00

0800058c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	4603      	mov	r3, r0
 8000594:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800059a:	2b00      	cmp	r3, #0
 800059c:	db0b      	blt.n	80005b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800059e:	79fb      	ldrb	r3, [r7, #7]
 80005a0:	f003 021f 	and.w	r2, r3, #31
 80005a4:	4906      	ldr	r1, [pc, #24]	; (80005c0 <__NVIC_EnableIRQ+0x34>)
 80005a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005aa:	095b      	lsrs	r3, r3, #5
 80005ac:	2001      	movs	r0, #1
 80005ae:	fa00 f202 	lsl.w	r2, r0, r2
 80005b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80005b6:	bf00      	nop
 80005b8:	370c      	adds	r7, #12
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr
 80005c0:	e000e100 	.word	0xe000e100

080005c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005c4:	b480      	push	{r7}
 80005c6:	b083      	sub	sp, #12
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	4603      	mov	r3, r0
 80005cc:	6039      	str	r1, [r7, #0]
 80005ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005d4:	2b00      	cmp	r3, #0
 80005d6:	db0a      	blt.n	80005ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005d8:	683b      	ldr	r3, [r7, #0]
 80005da:	b2da      	uxtb	r2, r3
 80005dc:	490c      	ldr	r1, [pc, #48]	; (8000610 <__NVIC_SetPriority+0x4c>)
 80005de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005e2:	0112      	lsls	r2, r2, #4
 80005e4:	b2d2      	uxtb	r2, r2
 80005e6:	440b      	add	r3, r1
 80005e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005ec:	e00a      	b.n	8000604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	b2da      	uxtb	r2, r3
 80005f2:	4908      	ldr	r1, [pc, #32]	; (8000614 <__NVIC_SetPriority+0x50>)
 80005f4:	79fb      	ldrb	r3, [r7, #7]
 80005f6:	f003 030f 	and.w	r3, r3, #15
 80005fa:	3b04      	subs	r3, #4
 80005fc:	0112      	lsls	r2, r2, #4
 80005fe:	b2d2      	uxtb	r2, r2
 8000600:	440b      	add	r3, r1
 8000602:	761a      	strb	r2, [r3, #24]
}
 8000604:	bf00      	nop
 8000606:	370c      	adds	r7, #12
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	e000e100 	.word	0xe000e100
 8000614:	e000ed00 	.word	0xe000ed00

08000618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000618:	b480      	push	{r7}
 800061a:	b089      	sub	sp, #36	; 0x24
 800061c:	af00      	add	r7, sp, #0
 800061e:	60f8      	str	r0, [r7, #12]
 8000620:	60b9      	str	r1, [r7, #8]
 8000622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000624:	68fb      	ldr	r3, [r7, #12]
 8000626:	f003 0307 	and.w	r3, r3, #7
 800062a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800062c:	69fb      	ldr	r3, [r7, #28]
 800062e:	f1c3 0307 	rsb	r3, r3, #7
 8000632:	2b04      	cmp	r3, #4
 8000634:	bf28      	it	cs
 8000636:	2304      	movcs	r3, #4
 8000638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800063a:	69fb      	ldr	r3, [r7, #28]
 800063c:	3304      	adds	r3, #4
 800063e:	2b06      	cmp	r3, #6
 8000640:	d902      	bls.n	8000648 <NVIC_EncodePriority+0x30>
 8000642:	69fb      	ldr	r3, [r7, #28]
 8000644:	3b03      	subs	r3, #3
 8000646:	e000      	b.n	800064a <NVIC_EncodePriority+0x32>
 8000648:	2300      	movs	r3, #0
 800064a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800064c:	f04f 32ff 	mov.w	r2, #4294967295
 8000650:	69bb      	ldr	r3, [r7, #24]
 8000652:	fa02 f303 	lsl.w	r3, r2, r3
 8000656:	43da      	mvns	r2, r3
 8000658:	68bb      	ldr	r3, [r7, #8]
 800065a:	401a      	ands	r2, r3
 800065c:	697b      	ldr	r3, [r7, #20]
 800065e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000660:	f04f 31ff 	mov.w	r1, #4294967295
 8000664:	697b      	ldr	r3, [r7, #20]
 8000666:	fa01 f303 	lsl.w	r3, r1, r3
 800066a:	43d9      	mvns	r1, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000670:	4313      	orrs	r3, r2
         );
}
 8000672:	4618      	mov	r0, r3
 8000674:	3724      	adds	r7, #36	; 0x24
 8000676:	46bd      	mov	sp, r7
 8000678:	bc80      	pop	{r7}
 800067a:	4770      	bx	lr

0800067c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	3b01      	subs	r3, #1
 8000688:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800068c:	d301      	bcc.n	8000692 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800068e:	2301      	movs	r3, #1
 8000690:	e00f      	b.n	80006b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000692:	4a0a      	ldr	r2, [pc, #40]	; (80006bc <SysTick_Config+0x40>)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800069a:	210f      	movs	r1, #15
 800069c:	f04f 30ff 	mov.w	r0, #4294967295
 80006a0:	f7ff ff90 	bl	80005c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006a4:	4b05      	ldr	r3, [pc, #20]	; (80006bc <SysTick_Config+0x40>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006aa:	4b04      	ldr	r3, [pc, #16]	; (80006bc <SysTick_Config+0x40>)
 80006ac:	2207      	movs	r2, #7
 80006ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80006b0:	2300      	movs	r3, #0
}
 80006b2:	4618      	mov	r0, r3
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	e000e010 	.word	0xe000e010

080006c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ff2d 	bl	8000528 <__NVIC_SetPriorityGrouping>
}
 80006ce:	bf00      	nop
 80006d0:	3708      	adds	r7, #8
 80006d2:	46bd      	mov	sp, r7
 80006d4:	bd80      	pop	{r7, pc}

080006d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80006d6:	b580      	push	{r7, lr}
 80006d8:	b086      	sub	sp, #24
 80006da:	af00      	add	r7, sp, #0
 80006dc:	4603      	mov	r3, r0
 80006de:	60b9      	str	r1, [r7, #8]
 80006e0:	607a      	str	r2, [r7, #4]
 80006e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80006e4:	2300      	movs	r3, #0
 80006e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80006e8:	f7ff ff42 	bl	8000570 <__NVIC_GetPriorityGrouping>
 80006ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	68b9      	ldr	r1, [r7, #8]
 80006f2:	6978      	ldr	r0, [r7, #20]
 80006f4:	f7ff ff90 	bl	8000618 <NVIC_EncodePriority>
 80006f8:	4602      	mov	r2, r0
 80006fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80006fe:	4611      	mov	r1, r2
 8000700:	4618      	mov	r0, r3
 8000702:	f7ff ff5f 	bl	80005c4 <__NVIC_SetPriority>
}
 8000706:	bf00      	nop
 8000708:	3718      	adds	r7, #24
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}

0800070e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800070e:	b580      	push	{r7, lr}
 8000710:	b082      	sub	sp, #8
 8000712:	af00      	add	r7, sp, #0
 8000714:	4603      	mov	r3, r0
 8000716:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000718:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800071c:	4618      	mov	r0, r3
 800071e:	f7ff ff35 	bl	800058c <__NVIC_EnableIRQ>
}
 8000722:	bf00      	nop
 8000724:	3708      	adds	r7, #8
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}

0800072a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800072a:	b580      	push	{r7, lr}
 800072c:	b082      	sub	sp, #8
 800072e:	af00      	add	r7, sp, #0
 8000730:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000732:	6878      	ldr	r0, [r7, #4]
 8000734:	f7ff ffa2 	bl	800067c <SysTick_Config>
 8000738:	4603      	mov	r3, r0
}
 800073a:	4618      	mov	r0, r3
 800073c:	3708      	adds	r7, #8
 800073e:	46bd      	mov	sp, r7
 8000740:	bd80      	pop	{r7, pc}
	...

08000744 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	2b04      	cmp	r3, #4
 8000750:	d106      	bne.n	8000760 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000752:	4b09      	ldr	r3, [pc, #36]	; (8000778 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	4a08      	ldr	r2, [pc, #32]	; (8000778 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000758:	f043 0304 	orr.w	r3, r3, #4
 800075c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800075e:	e005      	b.n	800076c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000760:	4b05      	ldr	r3, [pc, #20]	; (8000778 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a04      	ldr	r2, [pc, #16]	; (8000778 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000766:	f023 0304 	bic.w	r3, r3, #4
 800076a:	6013      	str	r3, [r2, #0]
}
 800076c:	bf00      	nop
 800076e:	370c      	adds	r7, #12
 8000770:	46bd      	mov	sp, r7
 8000772:	bc80      	pop	{r7}
 8000774:	4770      	bx	lr
 8000776:	bf00      	nop
 8000778:	e000e010 	.word	0xe000e010

0800077c <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 8000780:	f000 f802 	bl	8000788 <HAL_SYSTICK_Callback>
}
 8000784:	bf00      	nop
 8000786:	bd80      	pop	{r7, pc}

08000788 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8000788:	b480      	push	{r7}
 800078a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800078c:	bf00      	nop
 800078e:	46bd      	mov	sp, r7
 8000790:	bc80      	pop	{r7}
 8000792:	4770      	bx	lr

08000794 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000794:	b480      	push	{r7}
 8000796:	b08b      	sub	sp, #44	; 0x2c
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
 800079c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800079e:	2300      	movs	r3, #0
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007a2:	2300      	movs	r3, #0
 80007a4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007a6:	e121      	b.n	80009ec <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007a8:	2201      	movs	r2, #1
 80007aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80007ac:	fa02 f303 	lsl.w	r3, r2, r3
 80007b0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007b2:	683b      	ldr	r3, [r7, #0]
 80007b4:	681b      	ldr	r3, [r3, #0]
 80007b6:	69fa      	ldr	r2, [r7, #28]
 80007b8:	4013      	ands	r3, r2
 80007ba:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007bc:	69ba      	ldr	r2, [r7, #24]
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	429a      	cmp	r2, r3
 80007c2:	f040 8110 	bne.w	80009e6 <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	2b12      	cmp	r3, #18
 80007cc:	d034      	beq.n	8000838 <HAL_GPIO_Init+0xa4>
 80007ce:	2b12      	cmp	r3, #18
 80007d0:	d80d      	bhi.n	80007ee <HAL_GPIO_Init+0x5a>
 80007d2:	2b02      	cmp	r3, #2
 80007d4:	d02b      	beq.n	800082e <HAL_GPIO_Init+0x9a>
 80007d6:	2b02      	cmp	r3, #2
 80007d8:	d804      	bhi.n	80007e4 <HAL_GPIO_Init+0x50>
 80007da:	2b00      	cmp	r3, #0
 80007dc:	d031      	beq.n	8000842 <HAL_GPIO_Init+0xae>
 80007de:	2b01      	cmp	r3, #1
 80007e0:	d01c      	beq.n	800081c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80007e2:	e048      	b.n	8000876 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007e4:	2b03      	cmp	r3, #3
 80007e6:	d043      	beq.n	8000870 <HAL_GPIO_Init+0xdc>
 80007e8:	2b11      	cmp	r3, #17
 80007ea:	d01b      	beq.n	8000824 <HAL_GPIO_Init+0x90>
          break;
 80007ec:	e043      	b.n	8000876 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80007ee:	4a86      	ldr	r2, [pc, #536]	; (8000a08 <HAL_GPIO_Init+0x274>)
 80007f0:	4293      	cmp	r3, r2
 80007f2:	d026      	beq.n	8000842 <HAL_GPIO_Init+0xae>
 80007f4:	4a84      	ldr	r2, [pc, #528]	; (8000a08 <HAL_GPIO_Init+0x274>)
 80007f6:	4293      	cmp	r3, r2
 80007f8:	d806      	bhi.n	8000808 <HAL_GPIO_Init+0x74>
 80007fa:	4a84      	ldr	r2, [pc, #528]	; (8000a0c <HAL_GPIO_Init+0x278>)
 80007fc:	4293      	cmp	r3, r2
 80007fe:	d020      	beq.n	8000842 <HAL_GPIO_Init+0xae>
 8000800:	4a83      	ldr	r2, [pc, #524]	; (8000a10 <HAL_GPIO_Init+0x27c>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d01d      	beq.n	8000842 <HAL_GPIO_Init+0xae>
          break;
 8000806:	e036      	b.n	8000876 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000808:	4a82      	ldr	r2, [pc, #520]	; (8000a14 <HAL_GPIO_Init+0x280>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d019      	beq.n	8000842 <HAL_GPIO_Init+0xae>
 800080e:	4a82      	ldr	r2, [pc, #520]	; (8000a18 <HAL_GPIO_Init+0x284>)
 8000810:	4293      	cmp	r3, r2
 8000812:	d016      	beq.n	8000842 <HAL_GPIO_Init+0xae>
 8000814:	4a81      	ldr	r2, [pc, #516]	; (8000a1c <HAL_GPIO_Init+0x288>)
 8000816:	4293      	cmp	r3, r2
 8000818:	d013      	beq.n	8000842 <HAL_GPIO_Init+0xae>
          break;
 800081a:	e02c      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	68db      	ldr	r3, [r3, #12]
 8000820:	623b      	str	r3, [r7, #32]
          break;
 8000822:	e028      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	68db      	ldr	r3, [r3, #12]
 8000828:	3304      	adds	r3, #4
 800082a:	623b      	str	r3, [r7, #32]
          break;
 800082c:	e023      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800082e:	683b      	ldr	r3, [r7, #0]
 8000830:	68db      	ldr	r3, [r3, #12]
 8000832:	3308      	adds	r3, #8
 8000834:	623b      	str	r3, [r7, #32]
          break;
 8000836:	e01e      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000838:	683b      	ldr	r3, [r7, #0]
 800083a:	68db      	ldr	r3, [r3, #12]
 800083c:	330c      	adds	r3, #12
 800083e:	623b      	str	r3, [r7, #32]
          break;
 8000840:	e019      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	689b      	ldr	r3, [r3, #8]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d102      	bne.n	8000850 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800084a:	2304      	movs	r3, #4
 800084c:	623b      	str	r3, [r7, #32]
          break;
 800084e:	e012      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	689b      	ldr	r3, [r3, #8]
 8000854:	2b01      	cmp	r3, #1
 8000856:	d105      	bne.n	8000864 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000858:	2308      	movs	r3, #8
 800085a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	69fa      	ldr	r2, [r7, #28]
 8000860:	611a      	str	r2, [r3, #16]
          break;
 8000862:	e008      	b.n	8000876 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000864:	2308      	movs	r3, #8
 8000866:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	69fa      	ldr	r2, [r7, #28]
 800086c:	615a      	str	r2, [r3, #20]
          break;
 800086e:	e002      	b.n	8000876 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000870:	2300      	movs	r3, #0
 8000872:	623b      	str	r3, [r7, #32]
          break;
 8000874:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000876:	69bb      	ldr	r3, [r7, #24]
 8000878:	2bff      	cmp	r3, #255	; 0xff
 800087a:	d801      	bhi.n	8000880 <HAL_GPIO_Init+0xec>
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	e001      	b.n	8000884 <HAL_GPIO_Init+0xf0>
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3304      	adds	r3, #4
 8000884:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000886:	69bb      	ldr	r3, [r7, #24]
 8000888:	2bff      	cmp	r3, #255	; 0xff
 800088a:	d802      	bhi.n	8000892 <HAL_GPIO_Init+0xfe>
 800088c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800088e:	009b      	lsls	r3, r3, #2
 8000890:	e002      	b.n	8000898 <HAL_GPIO_Init+0x104>
 8000892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000894:	3b08      	subs	r3, #8
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800089a:	697b      	ldr	r3, [r7, #20]
 800089c:	681a      	ldr	r2, [r3, #0]
 800089e:	210f      	movs	r1, #15
 80008a0:	693b      	ldr	r3, [r7, #16]
 80008a2:	fa01 f303 	lsl.w	r3, r1, r3
 80008a6:	43db      	mvns	r3, r3
 80008a8:	401a      	ands	r2, r3
 80008aa:	6a39      	ldr	r1, [r7, #32]
 80008ac:	693b      	ldr	r3, [r7, #16]
 80008ae:	fa01 f303 	lsl.w	r3, r1, r3
 80008b2:	431a      	orrs	r2, r3
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	f000 8090 	beq.w	80009e6 <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80008c6:	4b56      	ldr	r3, [pc, #344]	; (8000a20 <HAL_GPIO_Init+0x28c>)
 80008c8:	699b      	ldr	r3, [r3, #24]
 80008ca:	4a55      	ldr	r2, [pc, #340]	; (8000a20 <HAL_GPIO_Init+0x28c>)
 80008cc:	f043 0301 	orr.w	r3, r3, #1
 80008d0:	6193      	str	r3, [r2, #24]
 80008d2:	4b53      	ldr	r3, [pc, #332]	; (8000a20 <HAL_GPIO_Init+0x28c>)
 80008d4:	699b      	ldr	r3, [r3, #24]
 80008d6:	f003 0301 	and.w	r3, r3, #1
 80008da:	60bb      	str	r3, [r7, #8]
 80008dc:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80008de:	4a51      	ldr	r2, [pc, #324]	; (8000a24 <HAL_GPIO_Init+0x290>)
 80008e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008e2:	089b      	lsrs	r3, r3, #2
 80008e4:	3302      	adds	r3, #2
 80008e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80008ea:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80008ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008ee:	f003 0303 	and.w	r3, r3, #3
 80008f2:	009b      	lsls	r3, r3, #2
 80008f4:	220f      	movs	r2, #15
 80008f6:	fa02 f303 	lsl.w	r3, r2, r3
 80008fa:	43db      	mvns	r3, r3
 80008fc:	68fa      	ldr	r2, [r7, #12]
 80008fe:	4013      	ands	r3, r2
 8000900:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000902:	687b      	ldr	r3, [r7, #4]
 8000904:	4a48      	ldr	r2, [pc, #288]	; (8000a28 <HAL_GPIO_Init+0x294>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d00d      	beq.n	8000926 <HAL_GPIO_Init+0x192>
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	4a47      	ldr	r2, [pc, #284]	; (8000a2c <HAL_GPIO_Init+0x298>)
 800090e:	4293      	cmp	r3, r2
 8000910:	d007      	beq.n	8000922 <HAL_GPIO_Init+0x18e>
 8000912:	687b      	ldr	r3, [r7, #4]
 8000914:	4a46      	ldr	r2, [pc, #280]	; (8000a30 <HAL_GPIO_Init+0x29c>)
 8000916:	4293      	cmp	r3, r2
 8000918:	d101      	bne.n	800091e <HAL_GPIO_Init+0x18a>
 800091a:	2302      	movs	r3, #2
 800091c:	e004      	b.n	8000928 <HAL_GPIO_Init+0x194>
 800091e:	2303      	movs	r3, #3
 8000920:	e002      	b.n	8000928 <HAL_GPIO_Init+0x194>
 8000922:	2301      	movs	r3, #1
 8000924:	e000      	b.n	8000928 <HAL_GPIO_Init+0x194>
 8000926:	2300      	movs	r3, #0
 8000928:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800092a:	f002 0203 	and.w	r2, r2, #3
 800092e:	0092      	lsls	r2, r2, #2
 8000930:	4093      	lsls	r3, r2
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	4313      	orrs	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000938:	493a      	ldr	r1, [pc, #232]	; (8000a24 <HAL_GPIO_Init+0x290>)
 800093a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800093c:	089b      	lsrs	r3, r3, #2
 800093e:	3302      	adds	r3, #2
 8000940:	68fa      	ldr	r2, [r7, #12]
 8000942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000946:	683b      	ldr	r3, [r7, #0]
 8000948:	685b      	ldr	r3, [r3, #4]
 800094a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800094e:	2b00      	cmp	r3, #0
 8000950:	d006      	beq.n	8000960 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000952:	4b38      	ldr	r3, [pc, #224]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	4937      	ldr	r1, [pc, #220]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 8000958:	69bb      	ldr	r3, [r7, #24]
 800095a:	4313      	orrs	r3, r2
 800095c:	600b      	str	r3, [r1, #0]
 800095e:	e006      	b.n	800096e <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000960:	4b34      	ldr	r3, [pc, #208]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	69bb      	ldr	r3, [r7, #24]
 8000966:	43db      	mvns	r3, r3
 8000968:	4932      	ldr	r1, [pc, #200]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 800096a:	4013      	ands	r3, r2
 800096c:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800096e:	683b      	ldr	r3, [r7, #0]
 8000970:	685b      	ldr	r3, [r3, #4]
 8000972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000976:	2b00      	cmp	r3, #0
 8000978:	d006      	beq.n	8000988 <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800097a:	4b2e      	ldr	r3, [pc, #184]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 800097c:	685a      	ldr	r2, [r3, #4]
 800097e:	492d      	ldr	r1, [pc, #180]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 8000980:	69bb      	ldr	r3, [r7, #24]
 8000982:	4313      	orrs	r3, r2
 8000984:	604b      	str	r3, [r1, #4]
 8000986:	e006      	b.n	8000996 <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000988:	4b2a      	ldr	r3, [pc, #168]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 800098a:	685a      	ldr	r2, [r3, #4]
 800098c:	69bb      	ldr	r3, [r7, #24]
 800098e:	43db      	mvns	r3, r3
 8000990:	4928      	ldr	r1, [pc, #160]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 8000992:	4013      	ands	r3, r2
 8000994:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	685b      	ldr	r3, [r3, #4]
 800099a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800099e:	2b00      	cmp	r3, #0
 80009a0:	d006      	beq.n	80009b0 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009a2:	4b24      	ldr	r3, [pc, #144]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009a4:	689a      	ldr	r2, [r3, #8]
 80009a6:	4923      	ldr	r1, [pc, #140]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009a8:	69bb      	ldr	r3, [r7, #24]
 80009aa:	4313      	orrs	r3, r2
 80009ac:	608b      	str	r3, [r1, #8]
 80009ae:	e006      	b.n	80009be <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009b0:	4b20      	ldr	r3, [pc, #128]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009b2:	689a      	ldr	r2, [r3, #8]
 80009b4:	69bb      	ldr	r3, [r7, #24]
 80009b6:	43db      	mvns	r3, r3
 80009b8:	491e      	ldr	r1, [pc, #120]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009ba:	4013      	ands	r3, r2
 80009bc:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d006      	beq.n	80009d8 <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009cc:	68da      	ldr	r2, [r3, #12]
 80009ce:	4919      	ldr	r1, [pc, #100]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009d0:	69bb      	ldr	r3, [r7, #24]
 80009d2:	4313      	orrs	r3, r2
 80009d4:	60cb      	str	r3, [r1, #12]
 80009d6:	e006      	b.n	80009e6 <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009d8:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009da:	68da      	ldr	r2, [r3, #12]
 80009dc:	69bb      	ldr	r3, [r7, #24]
 80009de:	43db      	mvns	r3, r3
 80009e0:	4914      	ldr	r1, [pc, #80]	; (8000a34 <HAL_GPIO_Init+0x2a0>)
 80009e2:	4013      	ands	r3, r2
 80009e4:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80009e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009e8:	3301      	adds	r3, #1
 80009ea:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009ec:	683b      	ldr	r3, [r7, #0]
 80009ee:	681a      	ldr	r2, [r3, #0]
 80009f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f2:	fa22 f303 	lsr.w	r3, r2, r3
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	f47f aed6 	bne.w	80007a8 <HAL_GPIO_Init+0x14>
  }
}
 80009fc:	bf00      	nop
 80009fe:	372c      	adds	r7, #44	; 0x2c
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bc80      	pop	{r7}
 8000a04:	4770      	bx	lr
 8000a06:	bf00      	nop
 8000a08:	10210000 	.word	0x10210000
 8000a0c:	10110000 	.word	0x10110000
 8000a10:	10120000 	.word	0x10120000
 8000a14:	10310000 	.word	0x10310000
 8000a18:	10320000 	.word	0x10320000
 8000a1c:	10220000 	.word	0x10220000
 8000a20:	40021000 	.word	0x40021000
 8000a24:	40010000 	.word	0x40010000
 8000a28:	40010800 	.word	0x40010800
 8000a2c:	40010c00 	.word	0x40010c00
 8000a30:	40011000 	.word	0x40011000
 8000a34:	40010400 	.word	0x40010400

08000a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	b083      	sub	sp, #12
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
 8000a40:	460b      	mov	r3, r1
 8000a42:	807b      	strh	r3, [r7, #2]
 8000a44:	4613      	mov	r3, r2
 8000a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000a48:	787b      	ldrb	r3, [r7, #1]
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d003      	beq.n	8000a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000a4e:	887a      	ldrh	r2, [r7, #2]
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000a54:	e003      	b.n	8000a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000a56:	887b      	ldrh	r3, [r7, #2]
 8000a58:	041a      	lsls	r2, r3, #16
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	611a      	str	r2, [r3, #16]
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bc80      	pop	{r7}
 8000a66:	4770      	bx	lr

08000a68 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	b083      	sub	sp, #12
 8000a6c:	af00      	add	r7, sp, #0
 8000a6e:	6078      	str	r0, [r7, #4]
 8000a70:	460b      	mov	r3, r1
 8000a72:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	68da      	ldr	r2, [r3, #12]
 8000a78:	887b      	ldrh	r3, [r7, #2]
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d003      	beq.n	8000a88 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000a80:	887a      	ldrh	r2, [r7, #2]
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	615a      	str	r2, [r3, #20]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000a86:	e002      	b.n	8000a8e <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000a88:	887a      	ldrh	r2, [r7, #2]
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	611a      	str	r2, [r3, #16]
}
 8000a8e:	bf00      	nop
 8000a90:	370c      	adds	r7, #12
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b086      	sub	sp, #24
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d101      	bne.n	8000aaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000aa6:	2301      	movs	r3, #1
 8000aa8:	e26c      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	f003 0301 	and.w	r3, r3, #1
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	f000 8087 	beq.w	8000bc6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ab8:	4b92      	ldr	r3, [pc, #584]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000aba:	685b      	ldr	r3, [r3, #4]
 8000abc:	f003 030c 	and.w	r3, r3, #12
 8000ac0:	2b04      	cmp	r3, #4
 8000ac2:	d00c      	beq.n	8000ade <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ac4:	4b8f      	ldr	r3, [pc, #572]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 030c 	and.w	r3, r3, #12
 8000acc:	2b08      	cmp	r3, #8
 8000ace:	d112      	bne.n	8000af6 <HAL_RCC_OscConfig+0x5e>
 8000ad0:	4b8c      	ldr	r3, [pc, #560]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ad8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000adc:	d10b      	bne.n	8000af6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000ade:	4b89      	ldr	r3, [pc, #548]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d06c      	beq.n	8000bc4 <HAL_RCC_OscConfig+0x12c>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	685b      	ldr	r3, [r3, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d168      	bne.n	8000bc4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000af2:	2301      	movs	r3, #1
 8000af4:	e246      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000afe:	d106      	bne.n	8000b0e <HAL_RCC_OscConfig+0x76>
 8000b00:	4b80      	ldr	r3, [pc, #512]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a7f      	ldr	r2, [pc, #508]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b06:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b0a:	6013      	str	r3, [r2, #0]
 8000b0c:	e02e      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d10c      	bne.n	8000b30 <HAL_RCC_OscConfig+0x98>
 8000b16:	4b7b      	ldr	r3, [pc, #492]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	4a7a      	ldr	r2, [pc, #488]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b1c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b20:	6013      	str	r3, [r2, #0]
 8000b22:	4b78      	ldr	r3, [pc, #480]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a77      	ldr	r2, [pc, #476]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b28:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b2c:	6013      	str	r3, [r2, #0]
 8000b2e:	e01d      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b38:	d10c      	bne.n	8000b54 <HAL_RCC_OscConfig+0xbc>
 8000b3a:	4b72      	ldr	r3, [pc, #456]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	4a71      	ldr	r2, [pc, #452]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b40:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000b44:	6013      	str	r3, [r2, #0]
 8000b46:	4b6f      	ldr	r3, [pc, #444]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a6e      	ldr	r2, [pc, #440]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b50:	6013      	str	r3, [r2, #0]
 8000b52:	e00b      	b.n	8000b6c <HAL_RCC_OscConfig+0xd4>
 8000b54:	4b6b      	ldr	r3, [pc, #428]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	4a6a      	ldr	r2, [pc, #424]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b5a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000b5e:	6013      	str	r3, [r2, #0]
 8000b60:	4b68      	ldr	r3, [pc, #416]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a67      	ldr	r2, [pc, #412]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000b6a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	685b      	ldr	r3, [r3, #4]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d013      	beq.n	8000b9c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b74:	f7ff fcce 	bl	8000514 <HAL_GetTick>
 8000b78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b7a:	e008      	b.n	8000b8e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b7c:	f7ff fcca 	bl	8000514 <HAL_GetTick>
 8000b80:	4602      	mov	r2, r0
 8000b82:	693b      	ldr	r3, [r7, #16]
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	2b64      	cmp	r3, #100	; 0x64
 8000b88:	d901      	bls.n	8000b8e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b8a:	2303      	movs	r3, #3
 8000b8c:	e1fa      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b8e:	4b5d      	ldr	r3, [pc, #372]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	d0f0      	beq.n	8000b7c <HAL_RCC_OscConfig+0xe4>
 8000b9a:	e014      	b.n	8000bc6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b9c:	f7ff fcba 	bl	8000514 <HAL_GetTick>
 8000ba0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ba2:	e008      	b.n	8000bb6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ba4:	f7ff fcb6 	bl	8000514 <HAL_GetTick>
 8000ba8:	4602      	mov	r2, r0
 8000baa:	693b      	ldr	r3, [r7, #16]
 8000bac:	1ad3      	subs	r3, r2, r3
 8000bae:	2b64      	cmp	r3, #100	; 0x64
 8000bb0:	d901      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	e1e6      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bb6:	4b53      	ldr	r3, [pc, #332]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d1f0      	bne.n	8000ba4 <HAL_RCC_OscConfig+0x10c>
 8000bc2:	e000      	b.n	8000bc6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bc4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f003 0302 	and.w	r3, r3, #2
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d063      	beq.n	8000c9a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bd2:	4b4c      	ldr	r3, [pc, #304]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	f003 030c 	and.w	r3, r3, #12
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d00b      	beq.n	8000bf6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bde:	4b49      	ldr	r3, [pc, #292]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b08      	cmp	r3, #8
 8000be8:	d11c      	bne.n	8000c24 <HAL_RCC_OscConfig+0x18c>
 8000bea:	4b46      	ldr	r3, [pc, #280]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d116      	bne.n	8000c24 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000bf6:	4b43      	ldr	r3, [pc, #268]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f003 0302 	and.w	r3, r3, #2
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d005      	beq.n	8000c0e <HAL_RCC_OscConfig+0x176>
 8000c02:	687b      	ldr	r3, [r7, #4]
 8000c04:	691b      	ldr	r3, [r3, #16]
 8000c06:	2b01      	cmp	r3, #1
 8000c08:	d001      	beq.n	8000c0e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c0a:	2301      	movs	r3, #1
 8000c0c:	e1ba      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c0e:	4b3d      	ldr	r3, [pc, #244]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	00db      	lsls	r3, r3, #3
 8000c1c:	4939      	ldr	r1, [pc, #228]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c1e:	4313      	orrs	r3, r2
 8000c20:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c22:	e03a      	b.n	8000c9a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	691b      	ldr	r3, [r3, #16]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d020      	beq.n	8000c6e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c2c:	4b36      	ldr	r3, [pc, #216]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000c2e:	2201      	movs	r2, #1
 8000c30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c32:	f7ff fc6f 	bl	8000514 <HAL_GetTick>
 8000c36:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c38:	e008      	b.n	8000c4c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c3a:	f7ff fc6b 	bl	8000514 <HAL_GetTick>
 8000c3e:	4602      	mov	r2, r0
 8000c40:	693b      	ldr	r3, [r7, #16]
 8000c42:	1ad3      	subs	r3, r2, r3
 8000c44:	2b02      	cmp	r3, #2
 8000c46:	d901      	bls.n	8000c4c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c48:	2303      	movs	r3, #3
 8000c4a:	e19b      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c4c:	4b2d      	ldr	r3, [pc, #180]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f003 0302 	and.w	r3, r3, #2
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d0f0      	beq.n	8000c3a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c58:	4b2a      	ldr	r3, [pc, #168]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	695b      	ldr	r3, [r3, #20]
 8000c64:	00db      	lsls	r3, r3, #3
 8000c66:	4927      	ldr	r1, [pc, #156]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	600b      	str	r3, [r1, #0]
 8000c6c:	e015      	b.n	8000c9a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c6e:	4b26      	ldr	r3, [pc, #152]	; (8000d08 <HAL_RCC_OscConfig+0x270>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c74:	f7ff fc4e 	bl	8000514 <HAL_GetTick>
 8000c78:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c7a:	e008      	b.n	8000c8e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c7c:	f7ff fc4a 	bl	8000514 <HAL_GetTick>
 8000c80:	4602      	mov	r2, r0
 8000c82:	693b      	ldr	r3, [r7, #16]
 8000c84:	1ad3      	subs	r3, r2, r3
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d901      	bls.n	8000c8e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c8a:	2303      	movs	r3, #3
 8000c8c:	e17a      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c8e:	4b1d      	ldr	r3, [pc, #116]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	f003 0302 	and.w	r3, r3, #2
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d1f0      	bne.n	8000c7c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0308 	and.w	r3, r3, #8
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d03a      	beq.n	8000d1c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	699b      	ldr	r3, [r3, #24]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d019      	beq.n	8000ce2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cae:	4b17      	ldr	r3, [pc, #92]	; (8000d0c <HAL_RCC_OscConfig+0x274>)
 8000cb0:	2201      	movs	r2, #1
 8000cb2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cb4:	f7ff fc2e 	bl	8000514 <HAL_GetTick>
 8000cb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cba:	e008      	b.n	8000cce <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cbc:	f7ff fc2a 	bl	8000514 <HAL_GetTick>
 8000cc0:	4602      	mov	r2, r0
 8000cc2:	693b      	ldr	r3, [r7, #16]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	2b02      	cmp	r3, #2
 8000cc8:	d901      	bls.n	8000cce <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cca:	2303      	movs	r3, #3
 8000ccc:	e15a      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cce:	4b0d      	ldr	r3, [pc, #52]	; (8000d04 <HAL_RCC_OscConfig+0x26c>)
 8000cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd2:	f003 0302 	and.w	r3, r3, #2
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d0f0      	beq.n	8000cbc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000cda:	2001      	movs	r0, #1
 8000cdc:	f000 fab2 	bl	8001244 <RCC_Delay>
 8000ce0:	e01c      	b.n	8000d1c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000ce2:	4b0a      	ldr	r3, [pc, #40]	; (8000d0c <HAL_RCC_OscConfig+0x274>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ce8:	f7ff fc14 	bl	8000514 <HAL_GetTick>
 8000cec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cee:	e00f      	b.n	8000d10 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cf0:	f7ff fc10 	bl	8000514 <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	693b      	ldr	r3, [r7, #16]
 8000cf8:	1ad3      	subs	r3, r2, r3
 8000cfa:	2b02      	cmp	r3, #2
 8000cfc:	d908      	bls.n	8000d10 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000cfe:	2303      	movs	r3, #3
 8000d00:	e140      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000
 8000d08:	42420000 	.word	0x42420000
 8000d0c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d10:	4b9e      	ldr	r3, [pc, #632]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d1e9      	bne.n	8000cf0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f003 0304 	and.w	r3, r3, #4
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f000 80a6 	beq.w	8000e76 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d2e:	4b97      	ldr	r3, [pc, #604]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d30:	69db      	ldr	r3, [r3, #28]
 8000d32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d10d      	bne.n	8000d56 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d3a:	4b94      	ldr	r3, [pc, #592]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	4a93      	ldr	r2, [pc, #588]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d44:	61d3      	str	r3, [r2, #28]
 8000d46:	4b91      	ldr	r3, [pc, #580]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d4e:	60bb      	str	r3, [r7, #8]
 8000d50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d52:	2301      	movs	r3, #1
 8000d54:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d56:	4b8e      	ldr	r3, [pc, #568]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d58:	681b      	ldr	r3, [r3, #0]
 8000d5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d118      	bne.n	8000d94 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d62:	4b8b      	ldr	r3, [pc, #556]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	4a8a      	ldr	r2, [pc, #552]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d6e:	f7ff fbd1 	bl	8000514 <HAL_GetTick>
 8000d72:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d74:	e008      	b.n	8000d88 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d76:	f7ff fbcd 	bl	8000514 <HAL_GetTick>
 8000d7a:	4602      	mov	r2, r0
 8000d7c:	693b      	ldr	r3, [r7, #16]
 8000d7e:	1ad3      	subs	r3, r2, r3
 8000d80:	2b64      	cmp	r3, #100	; 0x64
 8000d82:	d901      	bls.n	8000d88 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d84:	2303      	movs	r3, #3
 8000d86:	e0fd      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d88:	4b81      	ldr	r3, [pc, #516]	; (8000f90 <HAL_RCC_OscConfig+0x4f8>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d0f0      	beq.n	8000d76 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d106      	bne.n	8000daa <HAL_RCC_OscConfig+0x312>
 8000d9c:	4b7b      	ldr	r3, [pc, #492]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000d9e:	6a1b      	ldr	r3, [r3, #32]
 8000da0:	4a7a      	ldr	r2, [pc, #488]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000da2:	f043 0301 	orr.w	r3, r3, #1
 8000da6:	6213      	str	r3, [r2, #32]
 8000da8:	e02d      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	68db      	ldr	r3, [r3, #12]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d10c      	bne.n	8000dcc <HAL_RCC_OscConfig+0x334>
 8000db2:	4b76      	ldr	r3, [pc, #472]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000db4:	6a1b      	ldr	r3, [r3, #32]
 8000db6:	4a75      	ldr	r2, [pc, #468]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000db8:	f023 0301 	bic.w	r3, r3, #1
 8000dbc:	6213      	str	r3, [r2, #32]
 8000dbe:	4b73      	ldr	r3, [pc, #460]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	4a72      	ldr	r2, [pc, #456]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dc4:	f023 0304 	bic.w	r3, r3, #4
 8000dc8:	6213      	str	r3, [r2, #32]
 8000dca:	e01c      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	68db      	ldr	r3, [r3, #12]
 8000dd0:	2b05      	cmp	r3, #5
 8000dd2:	d10c      	bne.n	8000dee <HAL_RCC_OscConfig+0x356>
 8000dd4:	4b6d      	ldr	r3, [pc, #436]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dd6:	6a1b      	ldr	r3, [r3, #32]
 8000dd8:	4a6c      	ldr	r2, [pc, #432]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dda:	f043 0304 	orr.w	r3, r3, #4
 8000dde:	6213      	str	r3, [r2, #32]
 8000de0:	4b6a      	ldr	r3, [pc, #424]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000de2:	6a1b      	ldr	r3, [r3, #32]
 8000de4:	4a69      	ldr	r2, [pc, #420]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000de6:	f043 0301 	orr.w	r3, r3, #1
 8000dea:	6213      	str	r3, [r2, #32]
 8000dec:	e00b      	b.n	8000e06 <HAL_RCC_OscConfig+0x36e>
 8000dee:	4b67      	ldr	r3, [pc, #412]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000df0:	6a1b      	ldr	r3, [r3, #32]
 8000df2:	4a66      	ldr	r2, [pc, #408]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000df4:	f023 0301 	bic.w	r3, r3, #1
 8000df8:	6213      	str	r3, [r2, #32]
 8000dfa:	4b64      	ldr	r3, [pc, #400]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a63      	ldr	r2, [pc, #396]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e00:	f023 0304 	bic.w	r3, r3, #4
 8000e04:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	68db      	ldr	r3, [r3, #12]
 8000e0a:	2b00      	cmp	r3, #0
 8000e0c:	d015      	beq.n	8000e3a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e0e:	f7ff fb81 	bl	8000514 <HAL_GetTick>
 8000e12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e14:	e00a      	b.n	8000e2c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e16:	f7ff fb7d 	bl	8000514 <HAL_GetTick>
 8000e1a:	4602      	mov	r2, r0
 8000e1c:	693b      	ldr	r3, [r7, #16]
 8000e1e:	1ad3      	subs	r3, r2, r3
 8000e20:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e24:	4293      	cmp	r3, r2
 8000e26:	d901      	bls.n	8000e2c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e28:	2303      	movs	r3, #3
 8000e2a:	e0ab      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e2c:	4b57      	ldr	r3, [pc, #348]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e2e:	6a1b      	ldr	r3, [r3, #32]
 8000e30:	f003 0302 	and.w	r3, r3, #2
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d0ee      	beq.n	8000e16 <HAL_RCC_OscConfig+0x37e>
 8000e38:	e014      	b.n	8000e64 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e3a:	f7ff fb6b 	bl	8000514 <HAL_GetTick>
 8000e3e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e40:	e00a      	b.n	8000e58 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e42:	f7ff fb67 	bl	8000514 <HAL_GetTick>
 8000e46:	4602      	mov	r2, r0
 8000e48:	693b      	ldr	r3, [r7, #16]
 8000e4a:	1ad3      	subs	r3, r2, r3
 8000e4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e50:	4293      	cmp	r3, r2
 8000e52:	d901      	bls.n	8000e58 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e54:	2303      	movs	r3, #3
 8000e56:	e095      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e58:	4b4c      	ldr	r3, [pc, #304]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e5a:	6a1b      	ldr	r3, [r3, #32]
 8000e5c:	f003 0302 	and.w	r3, r3, #2
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d1ee      	bne.n	8000e42 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e64:	7dfb      	ldrb	r3, [r7, #23]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d105      	bne.n	8000e76 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e6a:	4b48      	ldr	r3, [pc, #288]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e6c:	69db      	ldr	r3, [r3, #28]
 8000e6e:	4a47      	ldr	r2, [pc, #284]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000e74:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	f000 8081 	beq.w	8000f82 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e80:	4b42      	ldr	r3, [pc, #264]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000e82:	685b      	ldr	r3, [r3, #4]
 8000e84:	f003 030c 	and.w	r3, r3, #12
 8000e88:	2b08      	cmp	r3, #8
 8000e8a:	d061      	beq.n	8000f50 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	69db      	ldr	r3, [r3, #28]
 8000e90:	2b02      	cmp	r3, #2
 8000e92:	d146      	bne.n	8000f22 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000e94:	4b3f      	ldr	r3, [pc, #252]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000e96:	2200      	movs	r2, #0
 8000e98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e9a:	f7ff fb3b 	bl	8000514 <HAL_GetTick>
 8000e9e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ea0:	e008      	b.n	8000eb4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000ea2:	f7ff fb37 	bl	8000514 <HAL_GetTick>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	693b      	ldr	r3, [r7, #16]
 8000eaa:	1ad3      	subs	r3, r2, r3
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d901      	bls.n	8000eb4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000eb0:	2303      	movs	r3, #3
 8000eb2:	e067      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eb4:	4b35      	ldr	r3, [pc, #212]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000eb6:	681b      	ldr	r3, [r3, #0]
 8000eb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d1f0      	bne.n	8000ea2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6a1b      	ldr	r3, [r3, #32]
 8000ec4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000ec8:	d108      	bne.n	8000edc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000eca:	4b30      	ldr	r3, [pc, #192]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	492d      	ldr	r1, [pc, #180]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ed8:	4313      	orrs	r3, r2
 8000eda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000edc:	4b2b      	ldr	r3, [pc, #172]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	6a19      	ldr	r1, [r3, #32]
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000eec:	430b      	orrs	r3, r1
 8000eee:	4927      	ldr	r1, [pc, #156]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000ef4:	4b27      	ldr	r3, [pc, #156]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000efa:	f7ff fb0b 	bl	8000514 <HAL_GetTick>
 8000efe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f00:	e008      	b.n	8000f14 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f02:	f7ff fb07 	bl	8000514 <HAL_GetTick>
 8000f06:	4602      	mov	r2, r0
 8000f08:	693b      	ldr	r3, [r7, #16]
 8000f0a:	1ad3      	subs	r3, r2, r3
 8000f0c:	2b02      	cmp	r3, #2
 8000f0e:	d901      	bls.n	8000f14 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f10:	2303      	movs	r3, #3
 8000f12:	e037      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f14:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d0f0      	beq.n	8000f02 <HAL_RCC_OscConfig+0x46a>
 8000f20:	e02f      	b.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f22:	4b1c      	ldr	r3, [pc, #112]	; (8000f94 <HAL_RCC_OscConfig+0x4fc>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f28:	f7ff faf4 	bl	8000514 <HAL_GetTick>
 8000f2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f2e:	e008      	b.n	8000f42 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f30:	f7ff faf0 	bl	8000514 <HAL_GetTick>
 8000f34:	4602      	mov	r2, r0
 8000f36:	693b      	ldr	r3, [r7, #16]
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	2b02      	cmp	r3, #2
 8000f3c:	d901      	bls.n	8000f42 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f3e:	2303      	movs	r3, #3
 8000f40:	e020      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f42:	4b12      	ldr	r3, [pc, #72]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d1f0      	bne.n	8000f30 <HAL_RCC_OscConfig+0x498>
 8000f4e:	e018      	b.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	69db      	ldr	r3, [r3, #28]
 8000f54:	2b01      	cmp	r3, #1
 8000f56:	d101      	bne.n	8000f5c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	e013      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f5c:	4b0b      	ldr	r3, [pc, #44]	; (8000f8c <HAL_RCC_OscConfig+0x4f4>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f62:	68fb      	ldr	r3, [r7, #12]
 8000f64:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	6a1b      	ldr	r3, [r3, #32]
 8000f6c:	429a      	cmp	r2, r3
 8000f6e:	d106      	bne.n	8000f7e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	d001      	beq.n	8000f82 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000f7e:	2301      	movs	r3, #1
 8000f80:	e000      	b.n	8000f84 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000f82:	2300      	movs	r3, #0
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	3718      	adds	r7, #24
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	40021000 	.word	0x40021000
 8000f90:	40007000 	.word	0x40007000
 8000f94:	42420060 	.word	0x42420060

08000f98 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]
 8000fa0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d101      	bne.n	8000fac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fa8:	2301      	movs	r3, #1
 8000faa:	e0d0      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fac:	4b6a      	ldr	r3, [pc, #424]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0307 	and.w	r3, r3, #7
 8000fb4:	683a      	ldr	r2, [r7, #0]
 8000fb6:	429a      	cmp	r2, r3
 8000fb8:	d910      	bls.n	8000fdc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fba:	4b67      	ldr	r3, [pc, #412]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	f023 0207 	bic.w	r2, r3, #7
 8000fc2:	4965      	ldr	r1, [pc, #404]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fca:	4b63      	ldr	r3, [pc, #396]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f003 0307 	and.w	r3, r3, #7
 8000fd2:	683a      	ldr	r2, [r7, #0]
 8000fd4:	429a      	cmp	r2, r3
 8000fd6:	d001      	beq.n	8000fdc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	e0b8      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	681b      	ldr	r3, [r3, #0]
 8000fe0:	f003 0302 	and.w	r3, r3, #2
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d020      	beq.n	800102a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f003 0304 	and.w	r3, r3, #4
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d005      	beq.n	8001000 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000ff4:	4b59      	ldr	r3, [pc, #356]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	4a58      	ldr	r2, [pc, #352]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8000ffa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000ffe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	f003 0308 	and.w	r3, r3, #8
 8001008:	2b00      	cmp	r3, #0
 800100a:	d005      	beq.n	8001018 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800100c:	4b53      	ldr	r3, [pc, #332]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	4a52      	ldr	r2, [pc, #328]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001012:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001016:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001018:	4b50      	ldr	r3, [pc, #320]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	689b      	ldr	r3, [r3, #8]
 8001024:	494d      	ldr	r1, [pc, #308]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001026:	4313      	orrs	r3, r2
 8001028:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0301 	and.w	r3, r3, #1
 8001032:	2b00      	cmp	r3, #0
 8001034:	d040      	beq.n	80010b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d107      	bne.n	800104e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800103e:	4b47      	ldr	r3, [pc, #284]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001046:	2b00      	cmp	r3, #0
 8001048:	d115      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800104a:	2301      	movs	r3, #1
 800104c:	e07f      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	2b02      	cmp	r3, #2
 8001054:	d107      	bne.n	8001066 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001056:	4b41      	ldr	r3, [pc, #260]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800105e:	2b00      	cmp	r3, #0
 8001060:	d109      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001062:	2301      	movs	r3, #1
 8001064:	e073      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001066:	4b3d      	ldr	r3, [pc, #244]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 0302 	and.w	r3, r3, #2
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e06b      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001076:	4b39      	ldr	r3, [pc, #228]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f023 0203 	bic.w	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	4936      	ldr	r1, [pc, #216]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001084:	4313      	orrs	r3, r2
 8001086:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001088:	f7ff fa44 	bl	8000514 <HAL_GetTick>
 800108c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800108e:	e00a      	b.n	80010a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001090:	f7ff fa40 	bl	8000514 <HAL_GetTick>
 8001094:	4602      	mov	r2, r0
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	f241 3288 	movw	r2, #5000	; 0x1388
 800109e:	4293      	cmp	r3, r2
 80010a0:	d901      	bls.n	80010a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010a2:	2303      	movs	r3, #3
 80010a4:	e053      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010a6:	4b2d      	ldr	r3, [pc, #180]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 80010a8:	685b      	ldr	r3, [r3, #4]
 80010aa:	f003 020c 	and.w	r2, r3, #12
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	429a      	cmp	r2, r3
 80010b6:	d1eb      	bne.n	8001090 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010b8:	4b27      	ldr	r3, [pc, #156]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0307 	and.w	r3, r3, #7
 80010c0:	683a      	ldr	r2, [r7, #0]
 80010c2:	429a      	cmp	r2, r3
 80010c4:	d210      	bcs.n	80010e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010c6:	4b24      	ldr	r3, [pc, #144]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f023 0207 	bic.w	r2, r3, #7
 80010ce:	4922      	ldr	r1, [pc, #136]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	4313      	orrs	r3, r2
 80010d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010d6:	4b20      	ldr	r3, [pc, #128]	; (8001158 <HAL_RCC_ClockConfig+0x1c0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0307 	and.w	r3, r3, #7
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	429a      	cmp	r2, r3
 80010e2:	d001      	beq.n	80010e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010e4:	2301      	movs	r3, #1
 80010e6:	e032      	b.n	800114e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f003 0304 	and.w	r3, r3, #4
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d008      	beq.n	8001106 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80010f4:	4b19      	ldr	r3, [pc, #100]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	68db      	ldr	r3, [r3, #12]
 8001100:	4916      	ldr	r1, [pc, #88]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001102:	4313      	orrs	r3, r2
 8001104:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	f003 0308 	and.w	r3, r3, #8
 800110e:	2b00      	cmp	r3, #0
 8001110:	d009      	beq.n	8001126 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001112:	4b12      	ldr	r3, [pc, #72]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	691b      	ldr	r3, [r3, #16]
 800111e:	00db      	lsls	r3, r3, #3
 8001120:	490e      	ldr	r1, [pc, #56]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 8001122:	4313      	orrs	r3, r2
 8001124:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001126:	f000 f821 	bl	800116c <HAL_RCC_GetSysClockFreq>
 800112a:	4601      	mov	r1, r0
 800112c:	4b0b      	ldr	r3, [pc, #44]	; (800115c <HAL_RCC_ClockConfig+0x1c4>)
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	091b      	lsrs	r3, r3, #4
 8001132:	f003 030f 	and.w	r3, r3, #15
 8001136:	4a0a      	ldr	r2, [pc, #40]	; (8001160 <HAL_RCC_ClockConfig+0x1c8>)
 8001138:	5cd3      	ldrb	r3, [r2, r3]
 800113a:	fa21 f303 	lsr.w	r3, r1, r3
 800113e:	4a09      	ldr	r2, [pc, #36]	; (8001164 <HAL_RCC_ClockConfig+0x1cc>)
 8001140:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <HAL_RCC_ClockConfig+0x1d0>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff f9a2 	bl	8000490 <HAL_InitTick>

  return HAL_OK;
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3710      	adds	r7, #16
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	40022000 	.word	0x40022000
 800115c:	40021000 	.word	0x40021000
 8001160:	080016bc 	.word	0x080016bc
 8001164:	20000000 	.word	0x20000000
 8001168:	20000004 	.word	0x20000004

0800116c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800116c:	b490      	push	{r4, r7}
 800116e:	b08a      	sub	sp, #40	; 0x28
 8001170:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001172:	4b2a      	ldr	r3, [pc, #168]	; (800121c <HAL_RCC_GetSysClockFreq+0xb0>)
 8001174:	1d3c      	adds	r4, r7, #4
 8001176:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001178:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800117c:	4b28      	ldr	r3, [pc, #160]	; (8001220 <HAL_RCC_GetSysClockFreq+0xb4>)
 800117e:	881b      	ldrh	r3, [r3, #0]
 8001180:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001182:	2300      	movs	r3, #0
 8001184:	61fb      	str	r3, [r7, #28]
 8001186:	2300      	movs	r3, #0
 8001188:	61bb      	str	r3, [r7, #24]
 800118a:	2300      	movs	r3, #0
 800118c:	627b      	str	r3, [r7, #36]	; 0x24
 800118e:	2300      	movs	r3, #0
 8001190:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001192:	2300      	movs	r3, #0
 8001194:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001196:	4b23      	ldr	r3, [pc, #140]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d002      	beq.n	80011ac <HAL_RCC_GetSysClockFreq+0x40>
 80011a6:	2b08      	cmp	r3, #8
 80011a8:	d003      	beq.n	80011b2 <HAL_RCC_GetSysClockFreq+0x46>
 80011aa:	e02d      	b.n	8001208 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011ac:	4b1e      	ldr	r3, [pc, #120]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ae:	623b      	str	r3, [r7, #32]
      break;
 80011b0:	e02d      	b.n	800120e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	0c9b      	lsrs	r3, r3, #18
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011be:	4413      	add	r3, r2
 80011c0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80011c4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011c6:	69fb      	ldr	r3, [r7, #28]
 80011c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d013      	beq.n	80011f8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011d0:	4b14      	ldr	r3, [pc, #80]	; (8001224 <HAL_RCC_GetSysClockFreq+0xb8>)
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	0c5b      	lsrs	r3, r3, #17
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80011de:	4413      	add	r3, r2
 80011e0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80011e4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011e6:	697b      	ldr	r3, [r7, #20]
 80011e8:	4a0f      	ldr	r2, [pc, #60]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 80011ea:	fb02 f203 	mul.w	r2, r2, r3
 80011ee:	69bb      	ldr	r3, [r7, #24]
 80011f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f4:	627b      	str	r3, [r7, #36]	; 0x24
 80011f6:	e004      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011f8:	697b      	ldr	r3, [r7, #20]
 80011fa:	4a0c      	ldr	r2, [pc, #48]	; (800122c <HAL_RCC_GetSysClockFreq+0xc0>)
 80011fc:	fb02 f303 	mul.w	r3, r2, r3
 8001200:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001202:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001204:	623b      	str	r3, [r7, #32]
      break;
 8001206:	e002      	b.n	800120e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001208:	4b07      	ldr	r3, [pc, #28]	; (8001228 <HAL_RCC_GetSysClockFreq+0xbc>)
 800120a:	623b      	str	r3, [r7, #32]
      break;
 800120c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800120e:	6a3b      	ldr	r3, [r7, #32]
}
 8001210:	4618      	mov	r0, r3
 8001212:	3728      	adds	r7, #40	; 0x28
 8001214:	46bd      	mov	sp, r7
 8001216:	bc90      	pop	{r4, r7}
 8001218:	4770      	bx	lr
 800121a:	bf00      	nop
 800121c:	080016a8 	.word	0x080016a8
 8001220:	080016b8 	.word	0x080016b8
 8001224:	40021000 	.word	0x40021000
 8001228:	007a1200 	.word	0x007a1200
 800122c:	003d0900 	.word	0x003d0900

08001230 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001230:	b480      	push	{r7}
 8001232:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001234:	4b02      	ldr	r3, [pc, #8]	; (8001240 <HAL_RCC_GetHCLKFreq+0x10>)
 8001236:	681b      	ldr	r3, [r3, #0]
}
 8001238:	4618      	mov	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	bc80      	pop	{r7}
 800123e:	4770      	bx	lr
 8001240:	20000000 	.word	0x20000000

08001244 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800124c:	4b0a      	ldr	r3, [pc, #40]	; (8001278 <RCC_Delay+0x34>)
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	4a0a      	ldr	r2, [pc, #40]	; (800127c <RCC_Delay+0x38>)
 8001252:	fba2 2303 	umull	r2, r3, r2, r3
 8001256:	0a5b      	lsrs	r3, r3, #9
 8001258:	687a      	ldr	r2, [r7, #4]
 800125a:	fb02 f303 	mul.w	r3, r2, r3
 800125e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001260:	bf00      	nop
  }
  while (Delay --);
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	1e5a      	subs	r2, r3, #1
 8001266:	60fa      	str	r2, [r7, #12]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d1f9      	bne.n	8001260 <RCC_Delay+0x1c>
}
 800126c:	bf00      	nop
 800126e:	3714      	adds	r7, #20
 8001270:	46bd      	mov	sp, r7
 8001272:	bc80      	pop	{r7}
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	20000000 	.word	0x20000000
 800127c:	10624dd3 	.word	0x10624dd3

08001280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b082      	sub	sp, #8
 8001284:	af00      	add	r7, sp, #0
 8001286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d101      	bne.n	8001292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800128e:	2301      	movs	r3, #1
 8001290:	e01d      	b.n	80012ce <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001298:	b2db      	uxtb	r3, r3
 800129a:	2b00      	cmp	r3, #0
 800129c:	d106      	bne.n	80012ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	2200      	movs	r2, #0
 80012a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff f852 	bl	8000350 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2202      	movs	r2, #2
 80012b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	3304      	adds	r3, #4
 80012bc:	4619      	mov	r1, r3
 80012be:	4610      	mov	r0, r2
 80012c0:	f000 f958 	bl	8001574 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2201      	movs	r2, #1
 80012c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	3708      	adds	r7, #8
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80012d6:	b480      	push	{r7}
 80012d8:	b085      	sub	sp, #20
 80012da:	af00      	add	r7, sp, #0
 80012dc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	68da      	ldr	r2, [r3, #12]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	689b      	ldr	r3, [r3, #8]
 80012f4:	f003 0307 	and.w	r3, r3, #7
 80012f8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	2b06      	cmp	r3, #6
 80012fe:	d007      	beq.n	8001310 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f042 0201 	orr.w	r2, r2, #1
 800130e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001310:	2300      	movs	r3, #0
}
 8001312:	4618      	mov	r0, r3
 8001314:	3714      	adds	r7, #20
 8001316:	46bd      	mov	sp, r7
 8001318:	bc80      	pop	{r7}
 800131a:	4770      	bx	lr

0800131c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b082      	sub	sp, #8
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	691b      	ldr	r3, [r3, #16]
 800132a:	f003 0302 	and.w	r3, r3, #2
 800132e:	2b02      	cmp	r3, #2
 8001330:	d122      	bne.n	8001378 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	f003 0302 	and.w	r3, r3, #2
 800133c:	2b02      	cmp	r3, #2
 800133e:	d11b      	bne.n	8001378 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f06f 0202 	mvn.w	r2, #2
 8001348:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	2201      	movs	r2, #1
 800134e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	699b      	ldr	r3, [r3, #24]
 8001356:	f003 0303 	and.w	r3, r3, #3
 800135a:	2b00      	cmp	r3, #0
 800135c:	d003      	beq.n	8001366 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800135e:	6878      	ldr	r0, [r7, #4]
 8001360:	f000 f8ed 	bl	800153e <HAL_TIM_IC_CaptureCallback>
 8001364:	e005      	b.n	8001372 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001366:	6878      	ldr	r0, [r7, #4]
 8001368:	f000 f8e0 	bl	800152c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800136c:	6878      	ldr	r0, [r7, #4]
 800136e:	f000 f8ef 	bl	8001550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2200      	movs	r2, #0
 8001376:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	691b      	ldr	r3, [r3, #16]
 800137e:	f003 0304 	and.w	r3, r3, #4
 8001382:	2b04      	cmp	r3, #4
 8001384:	d122      	bne.n	80013cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	68db      	ldr	r3, [r3, #12]
 800138c:	f003 0304 	and.w	r3, r3, #4
 8001390:	2b04      	cmp	r3, #4
 8001392:	d11b      	bne.n	80013cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f06f 0204 	mvn.w	r2, #4
 800139c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2202      	movs	r2, #2
 80013a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	699b      	ldr	r3, [r3, #24]
 80013aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d003      	beq.n	80013ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f000 f8c3 	bl	800153e <HAL_TIM_IC_CaptureCallback>
 80013b8:	e005      	b.n	80013c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f000 f8b6 	bl	800152c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80013c0:	6878      	ldr	r0, [r7, #4]
 80013c2:	f000 f8c5 	bl	8001550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2200      	movs	r2, #0
 80013ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	691b      	ldr	r3, [r3, #16]
 80013d2:	f003 0308 	and.w	r3, r3, #8
 80013d6:	2b08      	cmp	r3, #8
 80013d8:	d122      	bne.n	8001420 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	68db      	ldr	r3, [r3, #12]
 80013e0:	f003 0308 	and.w	r3, r3, #8
 80013e4:	2b08      	cmp	r3, #8
 80013e6:	d11b      	bne.n	8001420 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f06f 0208 	mvn.w	r2, #8
 80013f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	2204      	movs	r2, #4
 80013f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	f003 0303 	and.w	r3, r3, #3
 8001402:	2b00      	cmp	r3, #0
 8001404:	d003      	beq.n	800140e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f000 f899 	bl	800153e <HAL_TIM_IC_CaptureCallback>
 800140c:	e005      	b.n	800141a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800140e:	6878      	ldr	r0, [r7, #4]
 8001410:	f000 f88c 	bl	800152c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 f89b 	bl	8001550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2200      	movs	r2, #0
 800141e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	691b      	ldr	r3, [r3, #16]
 8001426:	f003 0310 	and.w	r3, r3, #16
 800142a:	2b10      	cmp	r3, #16
 800142c:	d122      	bne.n	8001474 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	f003 0310 	and.w	r3, r3, #16
 8001438:	2b10      	cmp	r3, #16
 800143a:	d11b      	bne.n	8001474 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	f06f 0210 	mvn.w	r2, #16
 8001444:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	2208      	movs	r2, #8
 800144a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	69db      	ldr	r3, [r3, #28]
 8001452:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800145a:	6878      	ldr	r0, [r7, #4]
 800145c:	f000 f86f 	bl	800153e <HAL_TIM_IC_CaptureCallback>
 8001460:	e005      	b.n	800146e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001462:	6878      	ldr	r0, [r7, #4]
 8001464:	f000 f862 	bl	800152c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f871 	bl	8001550 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2200      	movs	r2, #0
 8001472:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	691b      	ldr	r3, [r3, #16]
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	2b01      	cmp	r3, #1
 8001480:	d10e      	bne.n	80014a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	68db      	ldr	r3, [r3, #12]
 8001488:	f003 0301 	and.w	r3, r3, #1
 800148c:	2b01      	cmp	r3, #1
 800148e:	d107      	bne.n	80014a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f06f 0201 	mvn.w	r2, #1
 8001498:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800149a:	6878      	ldr	r0, [r7, #4]
 800149c:	f7fe fede 	bl	800025c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	691b      	ldr	r3, [r3, #16]
 80014a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014aa:	2b80      	cmp	r3, #128	; 0x80
 80014ac:	d10e      	bne.n	80014cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	68db      	ldr	r3, [r3, #12]
 80014b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80014b8:	2b80      	cmp	r3, #128	; 0x80
 80014ba:	d107      	bne.n	80014cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80014c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f8b5 	bl	8001636 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	691b      	ldr	r3, [r3, #16]
 80014d2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014d6:	2b40      	cmp	r3, #64	; 0x40
 80014d8:	d10e      	bne.n	80014f8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80014e4:	2b40      	cmp	r3, #64	; 0x40
 80014e6:	d107      	bne.n	80014f8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80014f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80014f2:	6878      	ldr	r0, [r7, #4]
 80014f4:	f000 f835 	bl	8001562 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	691b      	ldr	r3, [r3, #16]
 80014fe:	f003 0320 	and.w	r3, r3, #32
 8001502:	2b20      	cmp	r3, #32
 8001504:	d10e      	bne.n	8001524 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	f003 0320 	and.w	r3, r3, #32
 8001510:	2b20      	cmp	r3, #32
 8001512:	d107      	bne.n	8001524 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f06f 0220 	mvn.w	r2, #32
 800151c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800151e:	6878      	ldr	r0, [r7, #4]
 8001520:	f000 f880 	bl	8001624 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001524:	bf00      	nop
 8001526:	3708      	adds	r7, #8
 8001528:	46bd      	mov	sp, r7
 800152a:	bd80      	pop	{r7, pc}

0800152c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800152c:	b480      	push	{r7}
 800152e:	b083      	sub	sp, #12
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	bc80      	pop	{r7}
 800153c:	4770      	bx	lr

0800153e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800153e:	b480      	push	{r7}
 8001540:	b083      	sub	sp, #12
 8001542:	af00      	add	r7, sp, #0
 8001544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001546:	bf00      	nop
 8001548:	370c      	adds	r7, #12
 800154a:	46bd      	mov	sp, r7
 800154c:	bc80      	pop	{r7}
 800154e:	4770      	bx	lr

08001550 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001558:	bf00      	nop
 800155a:	370c      	adds	r7, #12
 800155c:	46bd      	mov	sp, r7
 800155e:	bc80      	pop	{r7}
 8001560:	4770      	bx	lr

08001562 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001562:	b480      	push	{r7}
 8001564:	b083      	sub	sp, #12
 8001566:	af00      	add	r7, sp, #0
 8001568:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800156a:	bf00      	nop
 800156c:	370c      	adds	r7, #12
 800156e:	46bd      	mov	sp, r7
 8001570:	bc80      	pop	{r7}
 8001572:	4770      	bx	lr

08001574 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	4a25      	ldr	r2, [pc, #148]	; (800161c <TIM_Base_SetConfig+0xa8>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d007      	beq.n	800159c <TIM_Base_SetConfig+0x28>
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001592:	d003      	beq.n	800159c <TIM_Base_SetConfig+0x28>
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	4a22      	ldr	r2, [pc, #136]	; (8001620 <TIM_Base_SetConfig+0xac>)
 8001598:	4293      	cmp	r3, r2
 800159a:	d108      	bne.n	80015ae <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80015a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	4a1a      	ldr	r2, [pc, #104]	; (800161c <TIM_Base_SetConfig+0xa8>)
 80015b2:	4293      	cmp	r3, r2
 80015b4:	d007      	beq.n	80015c6 <TIM_Base_SetConfig+0x52>
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015bc:	d003      	beq.n	80015c6 <TIM_Base_SetConfig+0x52>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	4a17      	ldr	r2, [pc, #92]	; (8001620 <TIM_Base_SetConfig+0xac>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d108      	bne.n	80015d8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80015c6:	68fb      	ldr	r3, [r7, #12]
 80015c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80015cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80015ce:	683b      	ldr	r3, [r7, #0]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	68fa      	ldr	r2, [r7, #12]
 80015d4:	4313      	orrs	r3, r2
 80015d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	695b      	ldr	r3, [r3, #20]
 80015e2:	4313      	orrs	r3, r2
 80015e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	68fa      	ldr	r2, [r7, #12]
 80015ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80015ec:	683b      	ldr	r3, [r7, #0]
 80015ee:	689a      	ldr	r2, [r3, #8]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80015f4:	683b      	ldr	r3, [r7, #0]
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	4a07      	ldr	r2, [pc, #28]	; (800161c <TIM_Base_SetConfig+0xa8>)
 8001600:	4293      	cmp	r3, r2
 8001602:	d103      	bne.n	800160c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	691a      	ldr	r2, [r3, #16]
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	2201      	movs	r2, #1
 8001610:	615a      	str	r2, [r3, #20]
}
 8001612:	bf00      	nop
 8001614:	3714      	adds	r7, #20
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	40012c00 	.word	0x40012c00
 8001620:	40000400 	.word	0x40000400

08001624 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800162c:	bf00      	nop
 800162e:	370c      	adds	r7, #12
 8001630:	46bd      	mov	sp, r7
 8001632:	bc80      	pop	{r7}
 8001634:	4770      	bx	lr

08001636 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800163e:	bf00      	nop
 8001640:	370c      	adds	r7, #12
 8001642:	46bd      	mov	sp, r7
 8001644:	bc80      	pop	{r7}
 8001646:	4770      	bx	lr

08001648 <__libc_init_array>:
 8001648:	b570      	push	{r4, r5, r6, lr}
 800164a:	2500      	movs	r5, #0
 800164c:	4e0c      	ldr	r6, [pc, #48]	; (8001680 <__libc_init_array+0x38>)
 800164e:	4c0d      	ldr	r4, [pc, #52]	; (8001684 <__libc_init_array+0x3c>)
 8001650:	1ba4      	subs	r4, r4, r6
 8001652:	10a4      	asrs	r4, r4, #2
 8001654:	42a5      	cmp	r5, r4
 8001656:	d109      	bne.n	800166c <__libc_init_array+0x24>
 8001658:	f000 f81a 	bl	8001690 <_init>
 800165c:	2500      	movs	r5, #0
 800165e:	4e0a      	ldr	r6, [pc, #40]	; (8001688 <__libc_init_array+0x40>)
 8001660:	4c0a      	ldr	r4, [pc, #40]	; (800168c <__libc_init_array+0x44>)
 8001662:	1ba4      	subs	r4, r4, r6
 8001664:	10a4      	asrs	r4, r4, #2
 8001666:	42a5      	cmp	r5, r4
 8001668:	d105      	bne.n	8001676 <__libc_init_array+0x2e>
 800166a:	bd70      	pop	{r4, r5, r6, pc}
 800166c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001670:	4798      	blx	r3
 8001672:	3501      	adds	r5, #1
 8001674:	e7ee      	b.n	8001654 <__libc_init_array+0xc>
 8001676:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800167a:	4798      	blx	r3
 800167c:	3501      	adds	r5, #1
 800167e:	e7f2      	b.n	8001666 <__libc_init_array+0x1e>
 8001680:	080016cc 	.word	0x080016cc
 8001684:	080016cc 	.word	0x080016cc
 8001688:	080016cc 	.word	0x080016cc
 800168c:	080016d0 	.word	0x080016d0

08001690 <_init>:
 8001690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001692:	bf00      	nop
 8001694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001696:	bc08      	pop	{r3}
 8001698:	469e      	mov	lr, r3
 800169a:	4770      	bx	lr

0800169c <_fini>:
 800169c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800169e:	bf00      	nop
 80016a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016a2:	bc08      	pop	{r3}
 80016a4:	469e      	mov	lr, r3
 80016a6:	4770      	bx	lr
