#!/bin/bash
name=$1
name="${name%.x}"
modulename="${name##*/}"

#echo $name
#echo $modulename
#XLS="../../../xls/bazel-bin"

if [[ -z "${XLS}" ]]; then
  echo "\$XLS env var needs to be set to bazel-bin directory of XLS";
  exit 1;
fi

$XLS/xls/dslx/interpreter_main --disable_warnings="member_naming" --warnings_as_errors $name.x
if [[ $(echo $?) -eq 0 ]]; then
  $XLS/xls/dslx/ir_convert/ir_converter_main --disable_warnings="member_naming" --top=$modulename $name.x > $name.ir;
  $XLS/xls/tools/opt_main $name.ir > $name.opt.ir;
  $XLS/xls/tools/codegen_main --generator=combinational --delay_model=sky130  --separate_lines $name.opt.ir > $name.sv;
  module_decl="module ${modulename}("
  sed -i "1s/.*/$module_decl/" $name.sv  # manually replace module delcaration line to set name
  sv2v --write=adjacent $name.sv;  #convert to classic Verilog for YOSYS
  rm $name.ir; rm $name.opt.ir; rm $name.sv;  #cleanup (should we keep .sv?)
  exit 0;
elif [[ $(echo $?) -eq 1 ]]; then
  output=$($XLS/xls/dslx/interpreter_main --disable_warnings="member_naming" --warnings_as_errors $name.x)
  echo "$output" >&2;
  exit 1;
fi
