#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 14 08:36:40 2018
# Process ID: 14184
# Current directory: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10800 C:\Users\ricky\Desktop\Xilinx-designtool\FPGA_Design\Lab05\ip_repo\edit_adder_v1_0.xpr
# Log file: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo/vivado.log
# Journal file: C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ricky/Desktop/Xilinx-designtool/FPGA_Design/Lab05/ip_repo/edit_adder_v1_0.xpr
update_compile_order -fileset sources_1
