Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Dec  4 14:48:23 2024
| Host         : Macbook-SE-M16-Pepper running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Display_system_control_sets_placed.rpt
| Design       : Display_system
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            7 |
| No           | No                    | Yes                    |              80 |           28 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              44 |           13 |
| Yes          | No                    | Yes                    |              60 |           20 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |              Enable Signal              |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  clk_uart_BUFG     | tx_inst/tx_busy_reg_n_0                 | btnC_IBUF                            |                1 |              1 |         1.00 |
|  divClock_inst/CLK |                                         |                                      |                1 |              2 |         2.00 |
|  clk_uart_BUFG     | rx_inst/bit_counter[3]_i_1__0_n_0       | btnC_IBUF                            |                1 |              4 |         4.00 |
|  clk_uart_BUFG     | single_pulse_inst/E[0]                  |                                      |                4 |              8 |         2.00 |
|  clk_uart_BUFG     | rx_inst/rx_shift_reg[7]_i_1_n_0         | btnC_IBUF                            |                1 |              8 |         8.00 |
|  vga/CLK           |                                         | btnC_IBUF                            |                3 |             10 |         3.33 |
|  vga/CLK           | vga/v_count_next                        | btnC_IBUF                            |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG     | vga/CLK                                 |                                      |                5 |             12 |         2.40 |
|  clk_uart_BUFG     |                                         | btnC_IBUF                            |                6 |             12 |         2.00 |
|  clk_uart_BUFG     | tx_inst/tx_shift_reg                    | btnC_IBUF                            |                8 |             13 |         1.62 |
|  clk_uart_BUFG     | single_pulse_inst/rx_ready_singlepulser | single_pulse_inst2/btnU_singlepulser |                5 |             16 |         3.20 |
|  clk_uart_BUFG     |                                         |                                      |                6 |             17 |         2.83 |
|  clk_uart_BUFG     | rx_inst/rx_data[23]_i_1_n_0             |                                      |                4 |             24 |         6.00 |
|  clk_uart_BUFG     | rx_inst/utf8_buffer[23]_i_1_n_0         | btnC_IBUF                            |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG     |                                         | btnC_IBUF                            |               19 |             58 |         3.05 |
+--------------------+-----------------------------------------+--------------------------------------+------------------+----------------+--------------+


