# FIFO_SV_TB
Implement a complete SystemVerilog testbench and design for FIFO
