

================================================================
== Synthesis Summary Report of 'spmm_hls'
================================================================
+ General Information: 
    * Date:           Thu Sep 11 18:20:15 2025
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        spmm_prj
    * Solution:       sol1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+-----------+----------+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency | Latency | Iteration|         | Trip |          |           |          |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    |    DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+-----------+----------+------------+------------+-----+
    |+ spmm_hls                                            |     -|  0.00|        -|        -|         -|        -|     -|        no|  512 (12%)|  15 (~0%)|  7297 (~0%)|  9585 (~0%)|    -|
    | o VITIS_LOOP_144_1                                   |     -|  2.92|        -|        -|         -|        -|     -|        no|          -|         -|           -|           -|    -|
    |  + load_A                                            |     -|  0.00|       27|  108.000|         -|       27|     -|        no|          -|         -|   146 (~0%)|   286 (~0%)|    -|
    |   + load_A_Pipeline_VITIS_LOOP_20_1                  |     -|  0.00|       19|   76.000|         -|       19|     -|        no|          -|         -|    75 (~0%)|    82 (~0%)|    -|
    |    o VITIS_LOOP_20_1                                 |     -|  2.92|       17|   68.000|         3|        1|    16|       yes|          -|         -|           -|           -|    -|
    |  + load_stream_to_buffer                             |     -|  1.55|       18|   72.000|         -|       18|     -|        no|          -|         -|    12 (~0%)|    71 (~0%)|    -|
    |   o read_data_loop                                   |     -|  2.92|       16|   64.000|         2|        1|    16|       yes|          -|         -|           -|           -|    -|
    |  + load_dense_accoding_A                             |     -|  0.00|        -|        -|         -|        -|     -|        no|          -|   6 (~0%)|  1077 (~0%)|  1502 (~0%)|    -|
    |   + load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1   |     -|  1.83|       18|   72.000|         -|       18|     -|        no|          -|         -|     7 (~0%)|    63 (~0%)|    -|
    |    o VITIS_LOOP_47_1                                 |     -|  2.92|       16|   64.000|         1|        1|    16|       yes|          -|         -|           -|           -|    -|
    |   o VITIS_LOOP_51_2                                  |     -|  2.92|        -|        -|         -|        -|     -|        no|          -|         -|           -|           -|    -|
    |    + load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3  |     -|  0.79|        -|        -|         -|        -|     -|        no|          -|         -|    35 (~0%)|   109 (~0%)|    -|
    |     o VITIS_LOOP_54_3                                |     -|  2.92|        -|        -|         1|        1|     -|       yes|          -|         -|           -|           -|    -|
    |    + load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4  |     -|  0.00|        -|        -|         -|        -|     -|        no|          -|         -|   257 (~0%)|   210 (~0%)|    -|
    |     o VITIS_LOOP_62_4                                |     -|  2.92|        -|        -|         7|        1|     -|       yes|          -|         -|           -|           -|    -|
    |  + pe                                                |     -|  0.06|        -|        -|         -|        -|     -|        no|          -|   9 (~0%)|  1332 (~0%)|  2025 (~0%)|    -|
    |   o VITIS_LOOP_93_1                                  |     -|  2.92|        -|        -|         -|        -|     -|        no|          -|         -|           -|           -|    -|
    |    + pe_Pipeline_VITIS_LOOP_76_1                     |     -|  0.60|        -|        -|         -|        -|     -|        no|          -|         -|   255 (~0%)|   273 (~0%)|    -|
    |     o VITIS_LOOP_76_1                                |     -|  2.92|        -|        -|         7|        1|     -|       yes|          -|         -|           -|           -|    -|
    |    + pe_Pipeline_VITIS_LOOP_76_173                   |     -|  0.60|        -|        -|         -|        -|     -|        no|          -|         -|   255 (~0%)|   273 (~0%)|    -|
    |     o VITIS_LOOP_76_1                                |     -|  2.92|        -|        -|         7|        1|     -|       yes|          -|         -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+---------+----------+---------+------+----------+-----------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem1 | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 5             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | A_1      | 0x10   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control   | A_2      | 0x14   | 32    | W      | Data signal of A                 |                                                                      |
| s_axi_control   | nnz      | 0x1c   | 32    | W      | Data signal of nnz               |                                                                      |
| s_axi_control   | M        | 0x24   | 32    | W      | Data signal of M                 |                                                                      |
| s_axi_control   | K        | 0x2c   | 32    | W      | Data signal of K                 |                                                                      |
| s_axi_control_r | B_1      | 0x10   | 32    | W      | Data signal of B                 |                                                                      |
| s_axi_control_r | B_2      | 0x14   | 32    | W      | Data signal of B                 |                                                                      |
+-----------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------+
| Argument | Direction | Datatype            |
+----------+-----------+---------------------+
| A        | in        |                     |
| nnz      | in        | int const           |
| B        | in        | ap_uint<32> const * |
| M        | in        | int const           |
| K        | in        | int const           |
+----------+-----------+---------------------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+-------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                       |
+----------+-----------------+-----------+----------+-------------------------------+
| A        | m_axi_gmem0     | interface |          |                               |
| A        | s_axi_control   | register  | offset   | name=A_1 offset=0x10 range=32 |
| A        | s_axi_control   | register  | offset   | name=A_2 offset=0x14 range=32 |
| nnz      | s_axi_control   | register  |          | name=nnz offset=0x1c range=32 |
| B        | m_axi_gmem1     | interface |          |                               |
| B        | s_axi_control_r | register  | offset   | name=B_1 offset=0x10 range=32 |
| B        | s_axi_control_r | register  | offset   | name=B_2 offset=0x14 range=32 |
| M        | s_axi_control   | register  |          | name=M offset=0x24 range=32   |
| K        | s_axi_control   | register  |          | name=K offset=0x2c range=32   |
+----------+-----------------+-----------+----------+-------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| HW Interface | Loop            | Direction | Length   | Width | Location                       |
+--------------+-----------------+-----------+----------+-------+--------------------------------+
| m_axi_gmem0  | VITIS_LOOP_20_1 | read      | 16       | 64    | src/spmm_device_fpga.cpp:20:19 |
| m_axi_gmem1  | VITIS_LOOP_62_4 | read      | variable | 32    | src/spmm_device_fpga.cpp:62:30 |
+--------------+-----------------+-----------+----------+-------+--------------------------------+

* Inferred Bursts and Widening Missed
+-------------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| HW Interface      | Variable | Loop            | Problem                                                                                               | Resolution | Location                       |
+-------------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+
| m_axi_gmem0,gmem0 | A        | VITIS_LOOP_20_1 | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/spmm_device_fpga.cpp:20:19 |
| m_axi_gmem1,gmem1 | B        | VITIS_LOOP_62_4 | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | src/spmm_device_fpga.cpp:62:30 |
+-------------------+----------+-----------------+-------------------------------------------------------------------------------------------------------+------------+--------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                               | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + spmm_hls                                         | 15  |        |             |     |        |         |
|   add_ln142_fu_961_p2                              | -   |        | add_ln142   | add | fabric | 0       |
|   sub_ln142_fu_974_p2                              | -   |        | sub_ln142   | sub | fabric | 0       |
|   sub_ln142_1_fu_993_p2                            | -   |        | sub_ln142_1 | sub | fabric | 0       |
|   add_ln144_fu_1033_p2                             | -   |        | add_ln144   | add | fabric | 0       |
|   add_ln154_fu_1055_p2                             | -   |        | add_ln154   | add | fabric | 0       |
|  + load_A                                          | 0   |        |             |     |        |         |
|   + load_A_Pipeline_VITIS_LOOP_20_1                | 0   |        |             |     |        |         |
|     add_ln20_fu_88_p2                              | -   |        | add_ln20    | add | fabric | 0       |
|  + load_stream_to_buffer                           | 0   |        |             |     |        |         |
|    add_ln32_fu_534_p2                              | -   |        | add_ln32    | add | fabric | 0       |
|  + load_dense_accoding_A                           | 6   |        |             |     |        |         |
|    mul_32s_32s_32_2_1_U95                          | 3   |        | mul         | mul | auto   | 1       |
|    mul_32ns_31ns_62_2_1_U94                        | 3   |        | mul_ln62    | mul | auto   | 1       |
|    add_ln62_fu_716_p2                              | -   |        | add_ln62    | add | fabric | 0       |
|    i_6_fu_753_p2                                   | -   |        | i_6         | add | fabric | 0       |
|   + load_dense_accoding_A_Pipeline_VITIS_LOOP_47_1 | 0   |        |             |     |        |         |
|     add_ln47_fu_264_p2                             | -   |        | add_ln47    | add | fabric | 0       |
|   + load_dense_accoding_A_Pipeline_VITIS_LOOP_54_3 | 0   |        |             |     |        |         |
|     i_4_fu_63_p2                                   | -   |        | i_4         | add | fabric | 0       |
|   + load_dense_accoding_A_Pipeline_VITIS_LOOP_62_4 | 0   |        |             |     |        |         |
|     add_ln62_fu_248_p2                             | -   |        | add_ln62    | add | fabric | 0       |
|     add_ln64_fu_262_p2                             | -   |        | add_ln64    | add | fabric | 0       |
|     add_ln64_1_fu_278_p2                           | -   |        | add_ln64_1  | add | fabric | 0       |
|  + pe                                              | 9   |        |             |     |        |         |
|    sub_ln89_fu_657_p2                              | -   |        | sub_ln89    | sub | fabric | 0       |
|    sub_ln89_1_fu_677_p2                            | -   |        | sub_ln89_1  | sub | fabric | 0       |
|    len_1_fu_713_p2                                 | -   |        | len_1       | sub | fabric | 0       |
|    add_ln93_fu_742_p2                              | -   |        | add_ln93    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U194                         | 3   |        | mul_ln96    | mul | auto   | 1       |
|    mul_32s_32s_32_2_1_U195                         | 3   |        | mul_ln96_1  | mul | auto   | 1       |
|    add_ln97_fu_871_p2                              | -   |        | add_ln97    | add | fabric | 0       |
|    add_ln97_1_fu_875_p2                            | -   |        | add_ln97_1  | add | fabric | 0       |
|    add_ln78_fu_879_p2                              | -   |        | add_ln78    | add | fabric | 0       |
|    add_ln78_6_fu_883_p2                            | -   |        | add_ln78_6  | add | fabric | 0       |
|    add_ln99_fu_831_p2                              | -   |        | add_ln99    | add | fabric | 0       |
|   + pe_Pipeline_VITIS_LOOP_76_1                    | 0   |        |             |     |        |         |
|     add_ln76_fu_368_p2                             | -   |        | add_ln76    | add | fabric | 0       |
|     add_ln78_fu_386_p2                             | -   |        | add_ln78    | add | fabric | 0       |
|     add_ln78_4_fu_414_p2                           | -   |        | add_ln78_4  | add | fabric | 0       |
|     add_ln78_1_fu_420_p2                           | -   |        | add_ln78_1  | add | fabric | 0       |
|     add_ln78_5_fu_436_p2                           | -   |        | add_ln78_5  | add | fabric | 0       |
|   + pe_Pipeline_VITIS_LOOP_76_173                  | 0   |        |             |     |        |         |
|     add_ln76_fu_368_p2                             | -   |        | add_ln76    | add | fabric | 0       |
|     add_ln78_fu_386_p2                             | -   |        | add_ln78    | add | fabric | 0       |
|     add_ln78_1_fu_414_p2                           | -   |        | add_ln78_1  | add | fabric | 0       |
|     add_ln78_2_fu_420_p2                           | -   |        | add_ln78_2  | add | fabric | 0       |
|     add_ln78_3_fu_436_p2                           | -   |        | add_ln78_3  | add | fabric | 0       |
+----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-------------------+------+------+--------+--------------+---------+------+---------+
| Name              | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+-------------------+------+------+--------+--------------+---------+------+---------+
| + spmm_hls        | 512  | 0    |        |              |         |      |         |
|   A_stream_fifo_U | -    | -    |        | A_stream     | fifo    | srl  | 0       |
|   Dense_Buf0_U    | 16   | -    |        | Dense_Buf0   | ram_1p  | auto | 1       |
|   Dense_Buf0_1_U  | 16   | -    |        | Dense_Buf0_1 | ram_1p  | auto | 1       |
|   Dense_Buf0_2_U  | 16   | -    |        | Dense_Buf0_2 | ram_1p  | auto | 1       |
|   Dense_Buf0_3_U  | 16   | -    |        | Dense_Buf0_3 | ram_1p  | auto | 1       |
|   Dense_Buf0_4_U  | 16   | -    |        | Dense_Buf0_4 | ram_1p  | auto | 1       |
|   Dense_Buf0_5_U  | 16   | -    |        | Dense_Buf0_5 | ram_1p  | auto | 1       |
|   Dense_Buf0_6_U  | 16   | -    |        | Dense_Buf0_6 | ram_1p  | auto | 1       |
|   Dense_Buf0_7_U  | 16   | -    |        | Dense_Buf0_7 | ram_1p  | auto | 1       |
|   Dense_Buf1_U    | 16   | -    |        | Dense_Buf1   | ram_1p  | auto | 1       |
|   Dense_Buf1_1_U  | 16   | -    |        | Dense_Buf1_1 | ram_1p  | auto | 1       |
|   Dense_Buf1_2_U  | 16   | -    |        | Dense_Buf1_2 | ram_1p  | auto | 1       |
|   Dense_Buf1_3_U  | 16   | -    |        | Dense_Buf1_3 | ram_1p  | auto | 1       |
|   Dense_Buf1_4_U  | 16   | -    |        | Dense_Buf1_4 | ram_1p  | auto | 1       |
|   Dense_Buf1_5_U  | 16   | -    |        | Dense_Buf1_5 | ram_1p  | auto | 1       |
|   Dense_Buf1_6_U  | 16   | -    |        | Dense_Buf1_6 | ram_1p  | auto | 1       |
|   Dense_Buf1_7_U  | 16   | -    |        | Dense_Buf1_7 | ram_1p  | auto | 1       |
|   Out_Buf0_0_U    | 16   | -    |        | Out_Buf0_0   | ram_1p  | auto | 1       |
|   Out_Buf0_1_U    | 16   | -    |        | Out_Buf0_1   | ram_1p  | auto | 1       |
|   Out_Buf0_2_U    | 16   | -    |        | Out_Buf0_2   | ram_1p  | auto | 1       |
|   Out_Buf0_3_U    | 16   | -    |        | Out_Buf0_3   | ram_1p  | auto | 1       |
|   Out_Buf0_4_U    | 16   | -    |        | Out_Buf0_4   | ram_1p  | auto | 1       |
|   Out_Buf0_5_U    | 16   | -    |        | Out_Buf0_5   | ram_1p  | auto | 1       |
|   Out_Buf0_6_U    | 16   | -    |        | Out_Buf0_6   | ram_1p  | auto | 1       |
|   Out_Buf0_7_U    | 16   | -    |        | Out_Buf0_7   | ram_1p  | auto | 1       |
|   Out_Buf1_0_U    | 16   | -    |        | Out_Buf1_0   | ram_1p  | auto | 1       |
|   Out_Buf1_1_U    | 16   | -    |        | Out_Buf1_1   | ram_1p  | auto | 1       |
|   Out_Buf1_2_U    | 16   | -    |        | Out_Buf1_2   | ram_1p  | auto | 1       |
|   Out_Buf1_3_U    | 16   | -    |        | Out_Buf1_3   | ram_1p  | auto | 1       |
|   Out_Buf1_4_U    | 16   | -    |        | Out_Buf1_4   | ram_1p  | auto | 1       |
|   Out_Buf1_5_U    | 16   | -    |        | Out_Buf1_5   | ram_1p  | auto | 1       |
|   Out_Buf1_6_U    | 16   | -    |        | Out_Buf1_6   | ram_1p  | auto | 1       |
|   Out_Buf1_7_U    | 16   | -    |        | Out_Buf1_7   | ram_1p  | auto | 1       |
+-------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------+------------------------------------------+---------------------------------------------------+
| Type     | Options | Location                                 | Messages                                          |
+----------+---------+------------------------------------------+---------------------------------------------------+
| dataflow |         | src/spmm_device_fpga.cpp:95 in pe        | Only for-loops and functions support the dataflow |
|          |         |                                          | Only for-loops and functions support the dataflow |
| dataflow |         | src/spmm_device_fpga.cpp:146 in spmm_hls | Only for-loops and functions support the dataflow |
|          |         |                                          | Only for-loops and functions support the dataflow |
| dataflow |         | src/spmm_device_fpga.cpp:153 in spmm_hls | Only for-loops and functions support the dataflow |
|          |         |                                          | Only for-loops and functions support the dataflow |
+----------+---------+------------------------------------------+---------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------------+------------------------------------------------------+
| Type            | Options                                        | Location                                             |
+-----------------+------------------------------------------------+------------------------------------------------------+
| inline          | off                                            | src/spmm_device_fpga.cpp:18 in load_a                |
| pipeline        | II=1                                           | src/spmm_device_fpga.cpp:21 in load_a                |
| inline          | off                                            | src/spmm_device_fpga.cpp:30 in load_stream_to_buffer |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:33 in load_stream_to_buffer |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:48 in load_dense_accoding_a |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:52 in load_dense_accoding_a |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:55 in load_dense_accoding_a |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:63 in load_dense_accoding_a |
| pipeline        | II = 1                                         | src/spmm_device_fpga.cpp:77 in pe_kernel             |
| interface       | m_axi port = A offset = slave bundle = gmem0   | src/spmm_device_fpga.cpp:112 in spmm_hls             |
| interface       | m_axi port = B offset = slave bundle = gmem1   | src/spmm_device_fpga.cpp:113 in spmm_hls             |
| interface       | s_axilite port = A bundle = control            | src/spmm_device_fpga.cpp:114 in spmm_hls             |
| interface       | s_axilite port = nnz bundle = control          | src/spmm_device_fpga.cpp:115 in spmm_hls             |
| interface       | s_axilite port = return bundle = control       | src/spmm_device_fpga.cpp:116 in spmm_hls             |
| interface       | s_axilite port = M bundle = control            | src/spmm_device_fpga.cpp:117 in spmm_hls             |
| interface       | s_axilite port = K bundle = control            | src/spmm_device_fpga.cpp:118 in spmm_hls             |
| stream          | variable = A_stream depth = BUF_DEPTH          | src/spmm_device_fpga.cpp:121 in spmm_hls             |
| array_partition | variable=buf0 complete dim=1                   | src/spmm_device_fpga.cpp:126 in spmm_hls, buf0       |
| array_partition | variable=buf1 complete dim=1                   | src/spmm_device_fpga.cpp:127 in spmm_hls, buf1       |
| array_partition | variable=map_buf complete                      | src/spmm_device_fpga.cpp:129 in spmm_hls, map_buf    |
| array_partition | variable=Dense_Buf0 cyclic factor=NUM_PU dim=1 | src/spmm_device_fpga.cpp:132 in spmm_hls, Dense_Buf0 |
| array_partition | variable=Dense_Buf1 cyclic factor=NUM_PU dim=1 | src/spmm_device_fpga.cpp:133 in spmm_hls, Dense_Buf1 |
| array_partition | variable=Out_Buf0 cyclic factor=NUM_PU dim=1   | src/spmm_device_fpga.cpp:137 in spmm_hls, Out_Buf0   |
| array_partition | variable=Out_Buf1 cyclic factor=NUM_PU dim=1   | src/spmm_device_fpga.cpp:138 in spmm_hls, Out_Buf1   |
+-----------------+------------------------------------------------+------------------------------------------------------+


