# Experiment--02-Implementation-of-combinational-logic
Implementation of combinational logic gates
 
## AIM:
To implement the given logic function verify its operation in Quartus using Verilog programming.
 F1= A’B’C’D’+AC’D’+B’CD’+A’BCD+BC’D
F2=xy’z+x’y’z+w’xy+wx’y+wxy
 
 
 
## Equipments Required:
## Hardware – PCs, Cyclone II , USB flasher
## Software – Quartus prime


## Theory
 

## Logic Diagram
## Procedure
STEP 1:
Create a project with required entities.

STEP 2:
Create a module along with respective file name.

STEP 3:
Run the respective programs for the given boolean equations.

STEP 4:
Run the module and get the respective RTL outputs.

STEP 5:
Create university program(VWF) for getting timing diagram.

STEP 6:
Give the respective inputs for timing diagram and obtain the results.
## Program:
/*
Program to implement the given logic function and to verify its operations in quartus using Verilog programming.
Developed by: Pravinrajj
RegisterNumber:  212222240080
*/
![Screenshot (110)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/f05a8fb4-2877-4e45-8312-76c41ddd3060)
![Screenshot (113)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/f4ee0dfb-5465-43cc-b3b3-d7ab1adfe020)

## RTL realization and output
![Screenshot (111)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/24152300-5894-4b0a-a940-363864800847)
![Screenshot (114)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/8706d541-3e53-42b4-8949-7f31c86ea715)

## Timing Diagram
![Screenshot (112)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/b6f48c0d-4d7e-4fa6-bb60-8faf76d53986)
![Screenshot (115)](https://github.com/Pravinrajj/Experiment--02-Implementation-of-combinational-logic-/assets/117917674/432ceac2-41b5-41a3-a492-10756fedb4b7)

## Result:
Thus the given logic functions are implemented using  and their operations are verified using Verilog programming.
