

================================================================
== Vitis HLS Report for 'mergeBuffer_Pipeline_6'
================================================================
* Date:           Sun Nov 13 20:46:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        serialization.prj
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.30 ns|  6.296 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        4|        ?|  25.200 ns|         ?|    4|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%loop_index18 = alloca i32 1"   --->   Operation 5 'alloca' 'loop_index18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln116_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sext_ln116"   --->   Operation 6 'read' 'sext_ln116_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln116_cast = sext i16 %sext_ln116_read"   --->   Operation 7 'sext' 'sext_ln116_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %dst, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %loop_index18"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion17"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%loop_index18_load = load i64 %loop_index18"   --->   Operation 11 'load' 'loop_index18_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = trunc i64 %loop_index18_load"   --->   Operation 12 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i64.i32.i32, i64 %loop_index18_load, i32 3, i32 14"   --->   Operation 13 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%p_cast23 = zext i12 %tmp_s"   --->   Operation 14 'zext' 'p_cast23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%val_buf2_0_addr = getelementptr i8 %val_buf2_0, i64 0, i64 %p_cast23"   --->   Operation 15 'getelementptr' 'val_buf2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%val_buf2_1_addr = getelementptr i8 %val_buf2_1, i64 0, i64 %p_cast23"   --->   Operation 16 'getelementptr' 'val_buf2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%val_buf2_2_addr = getelementptr i8 %val_buf2_2, i64 0, i64 %p_cast23"   --->   Operation 17 'getelementptr' 'val_buf2_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%val_buf2_3_addr = getelementptr i8 %val_buf2_3, i64 0, i64 %p_cast23"   --->   Operation 18 'getelementptr' 'val_buf2_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%val_buf2_4_addr = getelementptr i8 %val_buf2_4, i64 0, i64 %p_cast23"   --->   Operation 19 'getelementptr' 'val_buf2_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%val_buf2_5_addr = getelementptr i8 %val_buf2_5, i64 0, i64 %p_cast23"   --->   Operation 20 'getelementptr' 'val_buf2_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val_buf2_6_addr = getelementptr i8 %val_buf2_6, i64 0, i64 %p_cast23"   --->   Operation 21 'getelementptr' 'val_buf2_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%val_buf2_7_addr = getelementptr i8 %val_buf2_7, i64 0, i64 %p_cast23"   --->   Operation 22 'getelementptr' 'val_buf2_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (3.25ns)   --->   "%val_buf2_0_load = load i12 %val_buf2_0_addr"   --->   Operation 23 'load' 'val_buf2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 24 [2/2] (3.25ns)   --->   "%val_buf2_1_load = load i12 %val_buf2_1_addr"   --->   Operation 24 'load' 'val_buf2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 25 [2/2] (3.25ns)   --->   "%val_buf2_2_load = load i12 %val_buf2_2_addr"   --->   Operation 25 'load' 'val_buf2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 26 [2/2] (3.25ns)   --->   "%val_buf2_3_load = load i12 %val_buf2_3_addr"   --->   Operation 26 'load' 'val_buf2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%val_buf2_4_load = load i12 %val_buf2_4_addr"   --->   Operation 27 'load' 'val_buf2_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%val_buf2_5_load = load i12 %val_buf2_5_addr"   --->   Operation 28 'load' 'val_buf2_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%val_buf2_6_load = load i12 %val_buf2_6_addr"   --->   Operation 29 'load' 'val_buf2_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%val_buf2_7_load = load i12 %val_buf2_7_addr"   --->   Operation 30 'load' 'val_buf2_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_2 : Operation 31 [1/1] (3.52ns)   --->   "%empty_25 = add i64 %loop_index18_load, i64 1"   --->   Operation 31 'add' 'empty_25' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (2.77ns)   --->   "%exitcond39 = icmp_eq  i64 %empty_25, i64 %sext_ln116_cast"   --->   Operation 32 'icmp' 'exitcond39' <Predicate = true> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond39, void %loop-memcpy-expansion17.loop-memcpy-expansion17_crit_edge, void %if.end42.loopexit.exitStub"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.55>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (3.25ns)   --->   "%val_buf2_0_load = load i12 %val_buf2_0_addr"   --->   Operation 35 'load' 'val_buf2_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 36 [1/2] (3.25ns)   --->   "%val_buf2_1_load = load i12 %val_buf2_1_addr"   --->   Operation 36 'load' 'val_buf2_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%val_buf2_2_load = load i12 %val_buf2_2_addr"   --->   Operation 37 'load' 'val_buf2_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%val_buf2_3_load = load i12 %val_buf2_3_addr"   --->   Operation 38 'load' 'val_buf2_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%val_buf2_4_load = load i12 %val_buf2_4_addr"   --->   Operation 39 'load' 'val_buf2_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%val_buf2_5_load = load i12 %val_buf2_5_addr"   --->   Operation 40 'load' 'val_buf2_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%val_buf2_6_load = load i12 %val_buf2_6_addr"   --->   Operation 41 'load' 'val_buf2_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 42 [1/2] (3.25ns)   --->   "%val_buf2_7_load = load i12 %val_buf2_7_addr"   --->   Operation 42 'load' 'val_buf2_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 4000> <RAM>
ST_3 : Operation 43 [1/1] (2.30ns)   --->   "%p_0 = mux i8 @_ssdm_op_Mux.ap_auto.8i8.i3, i8 %val_buf2_0_load, i8 %val_buf2_1_load, i8 %val_buf2_2_load, i8 %val_buf2_3_load, i8 %val_buf2_4_load, i8 %val_buf2_5_load, i8 %val_buf2_6_load, i8 %val_buf2_7_load, i3 %empty"   --->   Operation 43 'mux' 'p_0' <Predicate = true> <Delay = 2.30> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.30> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.axis.volatile.i8P128A, i8 %dst, i8 %p_0"   --->   Operation 44 'write' 'write_ln0' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %empty_25, i64 %loop_index18"   --->   Operation 46 'store' 'store_ln0' <Predicate = (!exitcond39)> <Delay = 1.58>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion17"   --->   Operation 47 'br' 'br_ln0' <Predicate = (!exitcond39)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (exitcond39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ val_buf2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ val_buf2_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sext_ln116]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index18          (alloca           ) [ 0111]
sext_ln116_read       (read             ) [ 0000]
sext_ln116_cast       (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
loop_index18_load     (load             ) [ 0000]
empty                 (trunc            ) [ 0101]
tmp_s                 (partselect       ) [ 0000]
p_cast23              (zext             ) [ 0000]
val_buf2_0_addr       (getelementptr    ) [ 0101]
val_buf2_1_addr       (getelementptr    ) [ 0101]
val_buf2_2_addr       (getelementptr    ) [ 0101]
val_buf2_3_addr       (getelementptr    ) [ 0101]
val_buf2_4_addr       (getelementptr    ) [ 0101]
val_buf2_5_addr       (getelementptr    ) [ 0101]
val_buf2_6_addr       (getelementptr    ) [ 0101]
val_buf2_7_addr       (getelementptr    ) [ 0101]
empty_25              (add              ) [ 0101]
exitcond39            (icmp             ) [ 0101]
br_ln0                (br               ) [ 0000]
specpipeline_ln0      (specpipeline     ) [ 0000]
val_buf2_0_load       (load             ) [ 0000]
val_buf2_1_load       (load             ) [ 0000]
val_buf2_2_load       (load             ) [ 0000]
val_buf2_3_load       (load             ) [ 0000]
val_buf2_4_load       (load             ) [ 0000]
val_buf2_5_load       (load             ) [ 0000]
val_buf2_6_load       (load             ) [ 0000]
val_buf2_7_load       (load             ) [ 0000]
p_0                   (mux              ) [ 0000]
write_ln0             (write            ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="val_buf2_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="val_buf2_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="val_buf2_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="val_buf2_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="val_buf2_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="val_buf2_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="val_buf2_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="val_buf2_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="val_buf2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sext_ln116">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln116"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i8.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="loop_index18_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index18/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln116_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="16" slack="0"/>
<pin id="64" dir="0" index="1" bw="16" slack="0"/>
<pin id="65" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln116_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="write_ln0_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="val_buf2_0_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="8" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="12" slack="0"/>
<pin id="79" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_0_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="val_buf2_1_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="12" slack="0"/>
<pin id="86" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_1_addr/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="val_buf2_2_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="12" slack="0"/>
<pin id="93" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_2_addr/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="val_buf2_3_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_3_addr/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="val_buf2_4_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="8" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="12" slack="0"/>
<pin id="107" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_4_addr/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="val_buf2_5_addr_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="12" slack="0"/>
<pin id="114" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_5_addr/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="val_buf2_6_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="8" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="12" slack="0"/>
<pin id="121" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_6_addr/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="val_buf2_7_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="12" slack="0"/>
<pin id="128" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="val_buf2_7_addr/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_0_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="12" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_1_load/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_2_load/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_3_load/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="12" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_4_load/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="12" slack="0"/>
<pin id="163" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_5_load/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="12" slack="0"/>
<pin id="169" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_6_load/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="12" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="val_buf2_7_load/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sext_ln116_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln116_cast/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="64" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="loop_index18_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="64" slack="1"/>
<pin id="190" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index18_load/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="empty_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="0"/>
<pin id="193" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_s_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="12" slack="0"/>
<pin id="197" dir="0" index="1" bw="64" slack="0"/>
<pin id="198" dir="0" index="2" bw="3" slack="0"/>
<pin id="199" dir="0" index="3" bw="5" slack="0"/>
<pin id="200" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="p_cast23_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="12" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast23/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="empty_25_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="64" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_25/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="exitcond39_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="64" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond39/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_0_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="0" index="2" bw="8" slack="0"/>
<pin id="232" dir="0" index="3" bw="8" slack="0"/>
<pin id="233" dir="0" index="4" bw="8" slack="0"/>
<pin id="234" dir="0" index="5" bw="8" slack="0"/>
<pin id="235" dir="0" index="6" bw="8" slack="0"/>
<pin id="236" dir="0" index="7" bw="8" slack="0"/>
<pin id="237" dir="0" index="8" bw="8" slack="0"/>
<pin id="238" dir="0" index="9" bw="3" slack="1"/>
<pin id="239" dir="1" index="10" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="1"/>
<pin id="252" dir="0" index="1" bw="64" slack="2"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="loop_index18_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="loop_index18 "/>
</bind>
</comp>

<comp id="261" class="1005" name="sext_ln116_cast_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="64" slack="1"/>
<pin id="263" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln116_cast "/>
</bind>
</comp>

<comp id="266" class="1005" name="empty_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="1"/>
<pin id="268" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="271" class="1005" name="val_buf2_0_addr_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="12" slack="1"/>
<pin id="273" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_0_addr "/>
</bind>
</comp>

<comp id="276" class="1005" name="val_buf2_1_addr_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="12" slack="1"/>
<pin id="278" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_1_addr "/>
</bind>
</comp>

<comp id="281" class="1005" name="val_buf2_2_addr_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="1"/>
<pin id="283" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_2_addr "/>
</bind>
</comp>

<comp id="286" class="1005" name="val_buf2_3_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="12" slack="1"/>
<pin id="288" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_3_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="val_buf2_4_addr_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="12" slack="1"/>
<pin id="293" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_4_addr "/>
</bind>
</comp>

<comp id="296" class="1005" name="val_buf2_5_addr_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="1"/>
<pin id="298" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_5_addr "/>
</bind>
</comp>

<comp id="301" class="1005" name="val_buf2_6_addr_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="1"/>
<pin id="303" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_6_addr "/>
</bind>
</comp>

<comp id="306" class="1005" name="val_buf2_7_addr_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="12" slack="1"/>
<pin id="308" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="val_buf2_7_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="empty_25_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="1"/>
<pin id="313" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_25 "/>
</bind>
</comp>

<comp id="316" class="1005" name="exitcond39_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="22" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="16" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="36" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="36" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="4" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="36" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="36" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="36" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="36" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="36" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="75" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="82" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="89" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="96" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="160"><net_src comp="103" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="110" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="117" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="178"><net_src comp="124" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="62" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="194"><net_src comp="188" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="188" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="204"><net_src comp="42" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="208"><net_src comp="195" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="110" pin=2"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="216"><net_src comp="205" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="221"><net_src comp="188" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="227"><net_src comp="217" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="240"><net_src comp="50" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="241"><net_src comp="131" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="242"><net_src comp="137" pin="3"/><net_sink comp="228" pin=2"/></net>

<net id="243"><net_src comp="143" pin="3"/><net_sink comp="228" pin=3"/></net>

<net id="244"><net_src comp="149" pin="3"/><net_sink comp="228" pin=4"/></net>

<net id="245"><net_src comp="155" pin="3"/><net_sink comp="228" pin=5"/></net>

<net id="246"><net_src comp="161" pin="3"/><net_sink comp="228" pin=6"/></net>

<net id="247"><net_src comp="167" pin="3"/><net_sink comp="228" pin=7"/></net>

<net id="248"><net_src comp="173" pin="3"/><net_sink comp="228" pin=8"/></net>

<net id="249"><net_src comp="228" pin="10"/><net_sink comp="68" pin=2"/></net>

<net id="257"><net_src comp="58" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="260"><net_src comp="254" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="264"><net_src comp="179" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="269"><net_src comp="191" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="228" pin=9"/></net>

<net id="274"><net_src comp="75" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="279"><net_src comp="82" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="284"><net_src comp="89" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="289"><net_src comp="96" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="294"><net_src comp="103" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="299"><net_src comp="110" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="304"><net_src comp="117" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="309"><net_src comp="124" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="314"><net_src comp="217" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="319"><net_src comp="223" pin="2"/><net_sink comp="316" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {3 }
 - Input state : 
	Port: mergeBuffer_Pipeline_6 : val_buf2_0 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_1 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_2 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_3 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_4 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_5 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_6 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : val_buf2_7 | {2 3 }
	Port: mergeBuffer_Pipeline_6 : sext_ln116 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		empty : 1
		tmp_s : 1
		p_cast23 : 2
		val_buf2_0_addr : 3
		val_buf2_1_addr : 3
		val_buf2_2_addr : 3
		val_buf2_3_addr : 3
		val_buf2_4_addr : 3
		val_buf2_5_addr : 3
		val_buf2_6_addr : 3
		val_buf2_7_addr : 3
		val_buf2_0_load : 4
		val_buf2_1_load : 4
		val_buf2_2_load : 4
		val_buf2_3_load : 4
		val_buf2_4_load : 4
		val_buf2_5_load : 4
		val_buf2_6_load : 4
		val_buf2_7_load : 4
		empty_25 : 1
		exitcond39 : 2
		br_ln0 : 3
	State 3
		p_0 : 1
		write_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    add   |       empty_25_fu_217      |    0    |    71   |
|----------|----------------------------|---------|---------|
|    mux   |         p_0_fu_228         |    0    |    42   |
|----------|----------------------------|---------|---------|
|   icmp   |      exitcond39_fu_223     |    0    |    29   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln116_read_read_fu_62 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |    write_ln0_write_fu_68   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |   sext_ln116_cast_fu_179   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |        empty_fu_191        |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_s_fu_195        |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |       p_cast23_fu_205      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   142   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    empty_25_reg_311   |   64   |
|     empty_reg_266     |    3   |
|   exitcond39_reg_316  |    1   |
|  loop_index18_reg_254 |   64   |
|sext_ln116_cast_reg_261|   64   |
|val_buf2_0_addr_reg_271|   12   |
|val_buf2_1_addr_reg_276|   12   |
|val_buf2_2_addr_reg_281|   12   |
|val_buf2_3_addr_reg_286|   12   |
|val_buf2_4_addr_reg_291|   12   |
|val_buf2_5_addr_reg_296|   12   |
|val_buf2_6_addr_reg_301|   12   |
|val_buf2_7_addr_reg_306|   12   |
+-----------------------+--------+
|         Total         |   292  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_131 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_137 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_143 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_149 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_155 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_161 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_167 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_173 |  p0  |   2  |  12  |   24   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   192  ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   142  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   72   |
|  Register |    -   |   292  |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   292  |   214  |
+-----------+--------+--------+--------+
