Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Oct 11 09:54:36 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1(1) -file /home/ubuntu/caravel-soc_fpga-lab-main/lab-fir/fir_prj/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1668)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (152)
5. checking no_input_delay (154)
6. checking no_output_delay (159)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1668)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: araddr[0] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[10] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[11] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[1] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[2] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[3] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[4] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[5] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[6] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[7] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[8] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 32 register/latch pins with no clock driven by root clock pin: araddr[9] (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G

 There are 56 register/latch pins with no clock driven by root clock pin: arvalid (HIGH)

addr[-1111111100]/G
addr[-1111111101]/G
addr[-1111111102]/G
addr[-1111111103]/G
addr[-1111111104]/G
addr[-1111111105]/G
addr[-1111111106]/G
addr[-1111111107]/G
addr[-1111111108]/G
addr[-1111111109]/G
addr[-1111111110]/G
addr[-1111111111]/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[10] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[11] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[8] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 76 register/latch pins with no clock driven by root clock pin: awaddr[9] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 56 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

addr[-1111111100]/G
addr[-1111111101]/G
addr[-1111111102]/G
addr[-1111111103]/G
addr[-1111111104]/G
addr[-1111111105]/G
addr[-1111111106]/G
addr[-1111111107]/G
addr[-1111111108]/G
addr[-1111111109]/G
addr[-1111111110]/G
addr[-1111111111]/G
data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: rready (HIGH)

rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: sm_tready (HIGH)

sm_tdata[-1111111080]/G
sm_tdata[-1111111081]/G
sm_tdata[-1111111082]/G
sm_tdata[-1111111083]/G
sm_tdata[-1111111084]/G
sm_tdata[-1111111085]/G
sm_tdata[-1111111086]/G
sm_tdata[-1111111087]/G
sm_tdata[-1111111088]/G
sm_tdata[-1111111089]/G
sm_tdata[-1111111090]/G
sm_tdata[-1111111091]/G
sm_tdata[-1111111092]/G
sm_tdata[-1111111093]/G
sm_tdata[-1111111094]/G
sm_tdata[-1111111095]/G
sm_tdata[-1111111096]/G
sm_tdata[-1111111097]/G
sm_tdata[-1111111098]/G
sm_tdata[-1111111099]/G
sm_tdata[-1111111100]/G
sm_tdata[-1111111101]/G
sm_tdata[-1111111102]/G
sm_tdata[-1111111103]/G
sm_tdata[-1111111104]/G
sm_tdata[-1111111105]/G
sm_tdata[-1111111106]/G
sm_tdata[-1111111107]/G
sm_tdata[-1111111108]/G
sm_tdata[-1111111109]/G
sm_tdata[-1111111110]/G
sm_tdata[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: ss_tlast (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G

 There are 32 register/latch pins with no clock driven by root clock pin: ss_tvalid (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G

 There are 44 register/latch pins with no clock driven by root clock pin: wdata[0] (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 88 register/latch pins with no clock driven by root clock pin: wvalid (HIGH)

addr[-1111111100]/G
addr[-1111111101]/G
addr[-1111111102]/G
addr[-1111111103]/G
addr[-1111111104]/G
addr[-1111111105]/G
addr[-1111111106]/G
addr[-1111111107]/G
addr[-1111111108]/G
addr[-1111111109]/G
addr[-1111111110]/G
addr[-1111111111]/G
rdata_reg[0]/G
rdata_reg[10]/G
rdata_reg[11]/G
rdata_reg[12]/G
rdata_reg[13]/G
rdata_reg[14]/G
rdata_reg[15]/G
rdata_reg[16]/G
rdata_reg[17]/G
rdata_reg[18]/G
rdata_reg[19]/G
rdata_reg[1]/G
rdata_reg[20]/G
rdata_reg[21]/G
rdata_reg[22]/G
rdata_reg[23]/G
rdata_reg[24]/G
rdata_reg[25]/G
rdata_reg[26]/G
rdata_reg[27]/G
rdata_reg[28]/G
rdata_reg[29]/G
rdata_reg[2]/G
rdata_reg[30]/G
rdata_reg[31]/G
rdata_reg[3]/G
rdata_reg[4]/G
rdata_reg[5]/G
rdata_reg[6]/G
rdata_reg[7]/G
rdata_reg[8]/G
rdata_reg[9]/G
tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G
tap_Di[-1111111080]/G
tap_Di[-1111111081]/G
tap_Di[-1111111082]/G
tap_Di[-1111111083]/G
tap_Di[-1111111084]/G
tap_Di[-1111111085]/G
tap_Di[-1111111086]/G
tap_Di[-1111111087]/G
tap_Di[-1111111088]/G
tap_Di[-1111111089]/G
tap_Di[-1111111090]/G
tap_Di[-1111111091]/G
tap_Di[-1111111092]/G
tap_Di[-1111111093]/G
tap_Di[-1111111094]/G
tap_Di[-1111111095]/G
tap_Di[-1111111096]/G
tap_Di[-1111111097]/G
tap_Di[-1111111098]/G
tap_Di[-1111111099]/G
tap_Di[-1111111100]/G
tap_Di[-1111111101]/G
tap_Di[-1111111102]/G
tap_Di[-1111111103]/G
tap_Di[-1111111104]/G
tap_Di[-1111111105]/G
tap_Di[-1111111106]/G
tap_Di[-1111111107]/G
tap_Di[-1111111108]/G
tap_Di[-1111111109]/G
tap_Di[-1111111110]/G
tap_Di[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111100]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111101]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111102]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111103]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111104]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111105]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 12 register/latch pins with no clock driven by root clock pin: addr[-1111111106]/Q (HIGH)

tap_A[-1111111100]/G
tap_A[-1111111101]/G
tap_A[-1111111102]/G
tap_A[-1111111103]/G
tap_A[-1111111104]/G
tap_A[-1111111105]/G
tap_A[-1111111106]/G
tap_A[-1111111107]/G
tap_A[-1111111108]/G
tap_A[-1111111109]/G
tap_A[-1111111110]/G
tap_A[-1111111111]/G

 There are 64 register/latch pins with no clock driven by root clock pin: sm_tvalid_reg/Q (HIGH)

data_Di[-1111111080]/G
data_Di[-1111111081]/G
data_Di[-1111111082]/G
data_Di[-1111111083]/G
data_Di[-1111111084]/G
data_Di[-1111111085]/G
data_Di[-1111111086]/G
data_Di[-1111111087]/G
data_Di[-1111111088]/G
data_Di[-1111111089]/G
data_Di[-1111111090]/G
data_Di[-1111111091]/G
data_Di[-1111111092]/G
data_Di[-1111111093]/G
data_Di[-1111111094]/G
data_Di[-1111111095]/G
data_Di[-1111111096]/G
data_Di[-1111111097]/G
data_Di[-1111111098]/G
data_Di[-1111111099]/G
data_Di[-1111111100]/G
data_Di[-1111111101]/G
data_Di[-1111111102]/G
data_Di[-1111111103]/G
data_Di[-1111111104]/G
data_Di[-1111111105]/G
data_Di[-1111111106]/G
data_Di[-1111111107]/G
data_Di[-1111111108]/G
data_Di[-1111111109]/G
data_Di[-1111111110]/G
data_Di[-1111111111]/G
sm_tdata[-1111111080]/G
sm_tdata[-1111111081]/G
sm_tdata[-1111111082]/G
sm_tdata[-1111111083]/G
sm_tdata[-1111111084]/G
sm_tdata[-1111111085]/G
sm_tdata[-1111111086]/G
sm_tdata[-1111111087]/G
sm_tdata[-1111111088]/G
sm_tdata[-1111111089]/G
sm_tdata[-1111111090]/G
sm_tdata[-1111111091]/G
sm_tdata[-1111111092]/G
sm_tdata[-1111111093]/G
sm_tdata[-1111111094]/G
sm_tdata[-1111111095]/G
sm_tdata[-1111111096]/G
sm_tdata[-1111111097]/G
sm_tdata[-1111111098]/G
sm_tdata[-1111111099]/G
sm_tdata[-1111111100]/G
sm_tdata[-1111111101]/G
sm_tdata[-1111111102]/G
sm_tdata[-1111111103]/G
sm_tdata[-1111111104]/G
sm_tdata[-1111111105]/G
sm_tdata[-1111111106]/G
sm_tdata[-1111111107]/G
sm_tdata[-1111111108]/G
sm_tdata[-1111111109]/G
sm_tdata[-1111111110]/G
sm_tdata[-1111111111]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (152)
--------------------------------------------------
 There are 152 pins that are not constrained for maximum delay. (HIGH)

addr[-1111111100]/D
addr[-1111111101]/D
addr[-1111111102]/D
addr[-1111111103]/D
addr[-1111111104]/D
addr[-1111111105]/D
addr[-1111111106]/D
addr[-1111111107]/D
addr[-1111111108]/D
addr[-1111111109]/D
addr[-1111111110]/D
addr[-1111111111]/D
data_Di[-1111111080]/D
data_Di[-1111111081]/D
data_Di[-1111111082]/D
data_Di[-1111111083]/D
data_Di[-1111111084]/D
data_Di[-1111111085]/D
data_Di[-1111111086]/D
data_Di[-1111111087]/D
data_Di[-1111111088]/D
data_Di[-1111111089]/D
data_Di[-1111111090]/D
data_Di[-1111111091]/D
data_Di[-1111111092]/D
data_Di[-1111111093]/D
data_Di[-1111111094]/D
data_Di[-1111111095]/D
data_Di[-1111111096]/D
data_Di[-1111111097]/D
data_Di[-1111111098]/D
data_Di[-1111111099]/D
data_Di[-1111111100]/D
data_Di[-1111111101]/D
data_Di[-1111111102]/D
data_Di[-1111111103]/D
data_Di[-1111111104]/D
data_Di[-1111111105]/D
data_Di[-1111111106]/D
data_Di[-1111111107]/D
data_Di[-1111111108]/D
data_Di[-1111111109]/D
data_Di[-1111111110]/D
data_Di[-1111111111]/D
rdata_reg[0]/D
rdata_reg[10]/D
rdata_reg[11]/D
rdata_reg[12]/D
rdata_reg[13]/D
rdata_reg[14]/D
rdata_reg[15]/D
rdata_reg[16]/D
rdata_reg[17]/D
rdata_reg[18]/D
rdata_reg[19]/D
rdata_reg[1]/D
rdata_reg[20]/D
rdata_reg[21]/D
rdata_reg[22]/D
rdata_reg[23]/D
rdata_reg[24]/D
rdata_reg[25]/D
rdata_reg[26]/D
rdata_reg[27]/D
rdata_reg[28]/D
rdata_reg[29]/D
rdata_reg[2]/D
rdata_reg[30]/D
rdata_reg[31]/D
rdata_reg[3]/D
rdata_reg[4]/D
rdata_reg[5]/D
rdata_reg[6]/D
rdata_reg[7]/D
rdata_reg[8]/D
rdata_reg[9]/D
sm_tdata[-1111111080]/D
sm_tdata[-1111111081]/D
sm_tdata[-1111111082]/D
sm_tdata[-1111111083]/D
sm_tdata[-1111111084]/D
sm_tdata[-1111111085]/D
sm_tdata[-1111111086]/D
sm_tdata[-1111111087]/D
sm_tdata[-1111111088]/D
sm_tdata[-1111111089]/D
sm_tdata[-1111111090]/D
sm_tdata[-1111111091]/D
sm_tdata[-1111111092]/D
sm_tdata[-1111111093]/D
sm_tdata[-1111111094]/D
sm_tdata[-1111111095]/D
sm_tdata[-1111111096]/D
sm_tdata[-1111111097]/D
sm_tdata[-1111111098]/D
sm_tdata[-1111111099]/D
sm_tdata[-1111111100]/D
sm_tdata[-1111111101]/D
sm_tdata[-1111111102]/D
sm_tdata[-1111111103]/D
sm_tdata[-1111111104]/D
sm_tdata[-1111111105]/D
sm_tdata[-1111111106]/D
sm_tdata[-1111111107]/D
sm_tdata[-1111111108]/D
sm_tdata[-1111111109]/D
sm_tdata[-1111111110]/D
sm_tdata[-1111111111]/D
tap_A[-1111111100]/D
tap_A[-1111111101]/D
tap_A[-1111111102]/D
tap_A[-1111111103]/D
tap_A[-1111111104]/D
tap_A[-1111111105]/D
tap_A[-1111111106]/D
tap_A[-1111111107]/D
tap_A[-1111111108]/D
tap_A[-1111111109]/D
tap_A[-1111111110]/D
tap_A[-1111111111]/D
tap_Di[-1111111080]/D
tap_Di[-1111111081]/D
tap_Di[-1111111082]/D
tap_Di[-1111111083]/D
tap_Di[-1111111084]/D
tap_Di[-1111111085]/D
tap_Di[-1111111086]/D
tap_Di[-1111111087]/D
tap_Di[-1111111088]/D
tap_Di[-1111111089]/D
tap_Di[-1111111090]/D
tap_Di[-1111111091]/D
tap_Di[-1111111092]/D
tap_Di[-1111111093]/D
tap_Di[-1111111094]/D
tap_Di[-1111111095]/D
tap_Di[-1111111096]/D
tap_Di[-1111111097]/D
tap_Di[-1111111098]/D
tap_Di[-1111111099]/D
tap_Di[-1111111100]/D
tap_Di[-1111111101]/D
tap_Di[-1111111102]/D
tap_Di[-1111111103]/D
tap_Di[-1111111104]/D
tap_Di[-1111111105]/D
tap_Di[-1111111106]/D
tap_Di[-1111111107]/D
tap_Di[-1111111108]/D
tap_Di[-1111111109]/D
tap_Di[-1111111110]/D
tap_Di[-1111111111]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (154)
--------------------------------
 There are 154 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (159)
---------------------------------
 There are 159 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.003        0.000                      0                  254        6.925        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 7.425}      14.850          67.340          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.003        0.000                      0                  254        6.925        0.000                       0                   125  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.003ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.003ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.742ns  (logic 10.453ns (70.904%)  route 4.289ns (29.096%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    15.230    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.561 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.179    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.486 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.486    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.862 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.862    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.199 r  temp_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.000    17.199    temp_reg[31]_i_3_n_7
                         FDRE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[29]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[29]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.199    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.736ns  (logic 10.447ns (70.892%)  route 4.289ns (29.108%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    15.230    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.561 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.179    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.486 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.486    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.862 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.862    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.193 r  temp_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.000    17.193    temp_reg[31]_i_3_n_5
                         FDRE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[31]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.193    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.084ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.661ns  (logic 10.372ns (70.743%)  route 4.289ns (29.257%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    15.230    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.561 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.179    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.486 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.486    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.862 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.862    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.118 r  temp_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.000    17.118    temp_reg[31]_i_3_n_6
                         FDRE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[30]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.118    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.637ns  (logic 10.348ns (70.695%)  route 4.289ns (29.305%))
  Logic Levels:           15  (CARRY4=9 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.230 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000    15.230    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.561 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.179    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.486 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    16.486    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.862 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.862    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    17.094 r  temp_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.000    17.094    temp_reg[31]_i_3_n_8
                         FDRE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[28]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[28]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.094    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.120ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.625ns  (logic 10.336ns (70.671%)  route 4.289ns (29.329%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.444 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.062    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.369 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    16.369    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.745 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.745    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    17.082 r  temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    17.082    temp_reg[27]_i_1_n_7
                         FDRE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[25]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.082    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.619ns  (logic 10.330ns (70.659%)  route 4.289ns (29.341%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.444 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.062    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.369 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    16.369    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.745 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.745    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    17.076 r  temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    17.076    temp_reg[27]_i_1_n_5
                         FDRE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[27]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.076    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.201ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.544ns  (logic 10.255ns (70.508%)  route 4.289ns (29.492%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.444 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.062    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.369 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    16.369    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.745 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.745    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    17.001 r  temp_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    17.001    temp_reg[27]_i_1_n_6
                         FDRE                                         r  temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[26]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -17.001    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.225ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.520ns  (logic 10.231ns (70.459%)  route 4.289ns (29.541%))
  Logic Levels:           14  (CARRY4=8 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.104 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009    15.113    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    15.444 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    16.062    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.369 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    16.369    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.745 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.745    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    16.977 r  temp_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    16.977    temp_reg[27]_i_1_n_8
                         FDRE                                         r  temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[24]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -16.977    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.395ns  (logic 10.115ns (70.265%)  route 4.280ns (29.735%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.214 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.832    temp_reg[19]_i_6_n_5
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.139 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    16.139    temp[19]_i_2_n_1
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.515 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.515    temp_reg[19]_i_1_n_1
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    16.852 r  temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    16.852    temp_reg[23]_i_1_n_7
                         FDRE                                         r  temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[21]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[21]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -16.852    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.356ns  (required time - arrival time)
  Source:                 j_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            14.850ns  (axis_clk rise@14.850ns - axis_clk rise@0.000ns)
  Data Path Delay:        14.389ns  (logic 10.109ns (70.253%)  route 4.280ns (29.747%))
  Logic Levels:           13  (CARRY4=7 DSP48E1=2 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 16.978 - 14.850 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  j_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  j_cnt_reg[4]/Q
                         net (fo=2, unplaced)         0.994     3.928    j_cnt_reg[4]
                                                                      r  temp1_i_32/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.599 r  temp1_i_32/CO[3]
                         net (fo=1, unplaced)         0.009     4.608    temp1_i_32_n_1
                                                                      r  temp1_i_31/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.725 r  temp1_i_31/CO[3]
                         net (fo=1, unplaced)         0.000     4.725    temp1_i_31_n_1
                                                                      r  temp1_i_30/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     5.062 r  temp1_i_30/O[1]
                         net (fo=2, unplaced)         0.622     5.684    p_0_in[10]
                                                                      r  temp1_i_18/I1
                         LUT4 (Prop_lut4_I1_O)        0.332     6.016 r  temp1_i_18/O
                         net (fo=1, unplaced)         0.000     6.016    temp1_i_18_n_1
                                                                      r  temp1_i_16/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[1])
                                                      0.507     6.523 r  temp1_i_16/CO[1]
                         net (fo=32, unplaced)        0.383     6.906    mul2
                                                                      r  temp1__0_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.332     7.238 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     8.038    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036    12.074 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055    12.129    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    13.647 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800    14.447    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124    14.571 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000    14.571    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.214 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    15.832    temp_reg[19]_i_6_n_5
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    16.139 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    16.139    temp[19]_i_2_n_1
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    16.515 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    16.515    temp_reg[19]_i_1_n_1
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    16.846 r  temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    16.846    temp_reg[23]_i_1_n_5
                         FDRE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     14.850    14.850 r  
                                                      0.000    14.850 r  axis_clk (IN)
                         net (fo=0)                   0.000    14.850    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    15.688 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    16.448    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    16.539 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439    16.978    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C
                         clock pessimism              0.184    17.161    
                         clock uncertainty           -0.035    17.126    
                         FDRE (Setup_fdre_C_D)        0.076    17.202    temp_reg[23]
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                         -16.846    
  -------------------------------------------------------------------
                         slack                                  0.356    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 7.425 }
Period(ns):         14.850
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         14.850      12.695               axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               ap_done_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         14.850      13.850               ap_idle_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         14.850      13.850               cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.425       6.925                ap_done_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.425       6.925                ap_done_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         7.425       6.925                ap_idle_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         7.425       6.925                ap_idle_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.425       6.925                ap_done_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.425       6.925                ap_done_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         7.425       6.925                ap_idle_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         7.425       6.925                ap_idle_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         7.425       6.925                cnt_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           281 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.690ns  (logic 4.071ns (52.944%)  route 3.618ns (47.056%))
  Logic Levels:           6  (BUFG=1 IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_EN_OBUF_BUFG_inst_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.116     3.570 r  data_EN_OBUF_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.370    data_EN_OBUF
                                                                      r  data_EN_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.471 r  data_EN_OBUF_BUFG_inst/O
                         net (fo=33, unplaced)        0.584     5.055    data_EN_OBUF_BUFG
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.690 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.690    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[11]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[2]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      r  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      r  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      r  data_A_OBUF[3]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.578 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[4]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      r  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      r  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      r  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 r  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      r  data_A_OBUF[5]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.124     3.578 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[6]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[7]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awaddr[2]
                            (input port)
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.013ns  (logic 3.978ns (56.729%)  route 3.034ns (43.271%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  awaddr[2] (IN)
                         net (fo=0)                   0.000     0.000    awaddr[2]
                                                                      f  awaddr_IBUF[2]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  awaddr_IBUF[2]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    awaddr_IBUF[2]
                                                                      f  ss_tready_OBUF_inst_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  ss_tready_OBUF_inst_i_2/O
                         net (fo=2, unplaced)         0.913     2.808    ss_tready_OBUF_inst_i_2_n_1
                                                                      f  sm_tvalid_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     2.932 f  sm_tvalid_i_1/O
                         net (fo=35, unplaced)        0.522     3.454    sm_tvalid_i_1_n_1
                                                                      f  data_A_OBUF[8]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.578 r  data_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.378    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.013 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     7.013    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay            62 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.429ns  (logic 3.534ns (65.101%)  route 1.895ns (34.899%))
  Logic Levels:           3  (BUFG=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  sm_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  sm_tvalid_reg/Q
                         net (fo=9, unplaced)         0.511     3.445    sm_tvalid_OBUF
                                                                      r  data_EN_OBUF_BUFG_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.321     3.766 r  data_EN_OBUF_BUFG_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.566    data_EN_OBUF
                                                                      r  data_EN_OBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     4.667 r  data_EN_OBUF_BUFG_inst/O
                         net (fo=33, unplaced)        0.584     5.251    data_EN_OBUF_BUFG
                                                                      r  data_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.886 r  data_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.886    data_EN
                                                                      r  data_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ap_idle_reg/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.200ns  (logic 3.407ns (65.526%)  route 1.793ns (34.474%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  ap_idle_reg/Q
                         net (fo=5, unplaced)         0.993     3.927    ap_idle
                                                                      r  ss_tready_OBUF_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.295     4.222 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=36, unplaced)        0.800     5.022    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.657 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     7.657    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.041ns  (logic 3.407ns (67.593%)  route 1.634ns (32.407%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  mul_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  mul_cnt_reg[3]/Q
                         net (fo=5, unplaced)         0.834     3.768    mul_cnt_reg_n_1_[3]
                                                                      r  data_A_OBUF[3]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.063 r  data_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.863    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.498 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.498    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.031ns  (logic 3.407ns (67.727%)  route 1.624ns (32.273%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mul_cnt_reg[5]/Q
                         net (fo=3, unplaced)         0.824     3.758    mul_cnt_reg_n_1_[5]
                                                                      r  data_A_OBUF[5]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.053 r  data_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.853    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.488 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.488    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.705ns  (logic 3.407ns (72.420%)  route 1.298ns (27.580%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  mul_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  mul_cnt_reg[2]/Q
                         net (fo=5, unplaced)         0.498     3.432    mul_cnt_reg_n_1_[2]
                                                                      r  data_A_OBUF[2]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.727 r  data_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.527    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.162 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.162    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.701ns  (logic 3.407ns (72.481%)  route 1.294ns (27.519%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDSE                                         r  mul_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.478     2.934 r  mul_cnt_reg[4]/Q
                         net (fo=4, unplaced)         0.494     3.428    mul_cnt_reg_n_1_[4]
                                                                      r  data_A_OBUF[4]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.723 r  data_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.523    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.158 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.158    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 3.407ns (72.682%)  route 1.281ns (27.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mul_cnt_reg[10]/Q
                         net (fo=2, unplaced)         0.481     3.415    mul_cnt_reg_n_1_[10]
                                                                      r  data_A_OBUF[10]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.510    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.145 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.145    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 3.407ns (72.682%)  route 1.281ns (27.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mul_cnt_reg[11]/Q
                         net (fo=2, unplaced)         0.481     3.415    mul_cnt_reg_n_1_[11]
                                                                      r  data_A_OBUF[11]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.510    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.145 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.145    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 3.407ns (72.682%)  route 1.281ns (27.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mul_cnt_reg[6]/Q
                         net (fo=2, unplaced)         0.481     3.415    mul_cnt_reg_n_1_[6]
                                                                      r  data_A_OBUF[6]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.510    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.145 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.145    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mul_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.688ns  (logic 3.407ns (72.682%)  route 1.281ns (27.318%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDRE                                         r  mul_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  mul_cnt_reg[7]/Q
                         net (fo=2, unplaced)         0.481     3.415    mul_cnt_reg_n_1_[7]
                                                                      r  data_A_OBUF[7]_inst_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.710 r  data_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.510    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.145 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.145    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           224 Endpoints
Min Delay             0 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.856ns  (logic 8.775ns (74.012%)  route 3.081ns (25.988%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.856 r  temp_reg[31]_i_3/O[1]
                         net (fo=1, unplaced)         0.000    11.856    temp_reg[31]_i_3_n_7
                         FDRE                                         r  temp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.850ns  (logic 8.769ns (73.998%)  route 3.081ns (26.002%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.850 r  temp_reg[31]_i_3/O[3]
                         net (fo=1, unplaced)         0.000    11.850    temp_reg[31]_i_3_n_5
                         FDRE                                         r  temp_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.775ns  (logic 8.694ns (73.833%)  route 3.081ns (26.167%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.775 r  temp_reg[31]_i_3/O[2]
                         net (fo=1, unplaced)         0.000    11.775    temp_reg[31]_i_3_n_6
                         FDRE                                         r  temp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.751ns  (logic 8.670ns (73.779%)  route 3.081ns (26.221%))
  Logic Levels:           11  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  temp_reg[23]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    temp_reg[23]_i_6_n_1
                                                                      r  temp_reg[27]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  temp_reg[27]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.836    temp_reg[27]_i_6_n_5
                                                                      r  temp[27]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.143 r  temp[27]_i_2/O
                         net (fo=1, unplaced)         0.000    11.143    temp[27]_i_2_n_1
                                                                      r  temp_reg[27]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.519 r  temp_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.519    temp_reg[27]_i_1_n_1
                                                                      r  temp_reg[31]_i_3/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.751 r  temp_reg[31]_i_3/O[0]
                         net (fo=1, unplaced)         0.000    11.751    temp_reg[31]_i_3_n_8
                         FDRE                                         r  temp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.739ns  (logic 8.658ns (73.753%)  route 3.081ns (26.247%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.739 r  temp_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.739    temp_reg[27]_i_1_n_7
                         FDRE                                         r  temp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.733ns  (logic 8.652ns (73.739%)  route 3.081ns (26.261%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.733 r  temp_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.733    temp_reg[27]_i_1_n_5
                         FDRE                                         r  temp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.658ns  (logic 8.577ns (73.570%)  route 3.081ns (26.430%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    11.658 r  temp_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    11.658    temp_reg[27]_i_1_n_6
                         FDRE                                         r  temp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.634ns  (logic 8.553ns (73.516%)  route 3.081ns (26.484%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  temp_reg[19]_i_6/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    temp_reg[19]_i_6_n_1
                                                                      r  temp_reg[23]_i_6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  temp_reg[23]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.719    temp_reg[23]_i_6_n_5
                                                                      r  temp[23]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    11.026 r  temp[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.026    temp[23]_i_2_n_1
                                                                      r  temp_reg[23]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.402 r  temp_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.402    temp_reg[23]_i_1_n_1
                                                                      r  temp_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    11.634 r  temp_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    11.634    temp_reg[27]_i_1_n_8
                         FDRE                                         r  temp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.509ns  (logic 8.437ns (73.306%)  route 3.072ns (26.694%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    temp_reg[19]_i_6_n_5
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    temp[19]_i_2_n_1
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    temp_reg[19]_i_1_n_1
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    11.509 r  temp_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    11.509    temp_reg[23]_i_1_n_7
                         FDRE                                         r  temp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            temp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@7.425ns period=14.850ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.503ns  (logic 8.431ns (73.292%)  route 3.072ns (26.708%))
  Logic Levels:           9  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=1, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  temp1__0_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     1.895 r  temp1__0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    mul[16]
                                                                      r  temp1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  temp1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    temp1__0_n_107
                                                                      r  temp1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  temp1__1/P[0]
                         net (fo=2, unplaced)         0.800     9.104    temp1__1_n_106
                                                                      r  temp[19]_i_9/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     9.228 r  temp[19]_i_9/O
                         net (fo=1, unplaced)         0.000     9.228    temp[19]_i_9_n_1
                                                                      r  temp_reg[19]_i_6/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     9.871 r  temp_reg[19]_i_6/O[3]
                         net (fo=1, unplaced)         0.618    10.489    temp_reg[19]_i_6_n_5
                                                                      r  temp[19]_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.307    10.796 r  temp[19]_i_2/O
                         net (fo=1, unplaced)         0.000    10.796    temp[19]_i_2_n_1
                                                                      r  temp_reg[19]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.172 r  temp_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.172    temp_reg[19]_i_1_n_1
                                                                      r  temp_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    11.503 r  temp_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    11.503    temp_reg[23]_i_1_n_5
                         FDRE                                         r  temp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=124, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDRE                                         r  temp_reg[23]/C





