---
layout: single
permalink: /academics/
title: ""
author_profile: true
classes: wide
custom_css: academics.css
---

<div class="tech-bg"></div>      
<div class="circuit-lines"></div> 

<div class="tech-wrapper">

<div class="tech-hero">
  <h1 class="tech-title"><strong>Courses</strong> & <strong>Academic Work</strong> ğŸ“˜</h1>
  <p class="tech-subtitle">
    A curated collection of my coursework at <strong>IIT Bombay</strong>.
  </p>

  <ul class="tech-subtitle">
    <!-- EE 789 -->
    <li><strong>EE 789 â€” Algorithmic Design of Digital Systems</strong><br>Introduced to Petri Nets and their advantages over traditional FSMs, followed by a detailed study of AHIRâ€™s dataflow-based design model. Explored AHIR building blocks, their VHDL realizations, and applied them to digital system design through practical examples.</li>
    <details class="gh-collapse">
      <summary><strong>EE 789 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository contains all coursework for <strong>EE789: Algorithmic Design of Digital Systems</strong> ğŸ“˜, including the Final Project, Midsem Assignment, and Mini Project.<br>  
            The Final Project implements three matrix multiplication architectures âš™ï¸â€”unrolled dot product, block-parallel computation, and rank-1 decompositionâ€”using Algorithmic Assembly with detailed analysis.<br>  
            The Midsem Assignment focuses on VHDL-based arithmetic units â— such as multipliers, dividers, and square-root units, complete with Vivado testbenches and reports.<br>  
            The Mini Project builds a <strong>4Ã—4 Output-Queued Switch</strong> ğŸ”€ featuring fair arbitration, packet routing, and structured queuing using AHIR dataflow principles.<br>  
            Each module includes source code, architecture diagrams, simulation results, and documentation ğŸ“„.<br> 
            Toolchain includes Vivado, VHDL, GTKWave, and Algorithmic Assembly ğŸ› ï¸.
          </p>
          <a href="https://github.com/Amolpagare10/EE789_Algorithmic_Design_of_Digital_Systems" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE789_Algorithmic_Design_of_Digital_Systems</a>
        </div>
      </div>
    </details>
    <!-- EE 748 -->
    <li><strong>EE 748 â€” Advanced Topics in Computer Architecture</strong><br>This research-intensive course builds on SMT and GPGPU architecture, diving into advanced topics such as heterogeneous ISAs, reconfigurable CMPs, TLB prefetching, fault-tolerant redundant execution, and look-ahead architectures through discussions of ISCA and MICRO papers. 
    </li>
    <details class="gh-collapse">
      <summary><strong>EE 748 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository contains all coursework for <strong>EE748 â€” Advanced Topics in Computer Architecture</strong> ğŸ§ , including assignments, research paper reviews, gem5 experiments, and a superscalar processor project.<br>  
            Assignments cover SPEC benchmark analysis ğŸ“Š, LLC sensitivity studies, and custom cache replacement policy design.<br>  
            Further work explores RVCF-guided branch prediction ğŸ” using leading/trailing core simulations in gem5 to improve accuracy and IPC.<br>  
            The superscalar project implements an out-of-order processor in Verilog âš™ï¸ with register renaming, ROB, reservation stations, and full pipeline evaluation.<br>  
            The course project proposes GPU optimizations by combining NL-DWF with register prefetching ğŸš€ to reduce RF conflicts and improve SIMD efficiency.<br>  
            A comprehensive set of research paper reviews ğŸ“š spans heterogeneous ISAs, fault tolerance, branch prediction, secure architectures, and cache innovations.<br>  
            Together, this repository demonstrates extensive architectural analysis, simulation, and hardware-software co-design skills.<br>  
          </p>
          <a href="https://github.com/Amolpagare10/EE_748_Advanced_Topics_in_Computer_Architecture" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE_748_Advanced_Topics_in_Computer_Architecture</a>
        </div>
      </div>
    </details>
    <!-- EE 739 -->
    <li><strong>EE 739 â€” Processor Design</strong><br>Covers the evolution of computers, microprocessor architecture, instruction execution (FSMs, pipelines), memory systems, caching, branch prediction, and superscalar/VLIW execution. Also includes virtual memory, process scheduling, cache behavior, parallelism, and multithreading for modern high-performance processor design.
</li>
    <details class="gh-collapse">
      <summary><strong>EE 739 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository for <strong>EE739 â€” Processor Design</strong> contains complete implementations of both an Out-of-Order and an In-Order Superscalar Processor, built using Verilog and VHDL ğŸš€.<br>  
            The OoO design features reservation stations, ROB, unified register file, ALUs, LSUs, hazard control, and dual-issue execution, supporting in-order commit and broadcast forwarding.<br>  
            The repository includes full datapaths, controller logic, fetch/decode stages, register files, load/store buffers, and testbenches ğŸ“.<br>  
            The In-Order superscalar processor implements parallel pipelines, scoreboard-based hazard detection, modular execution stages, and ISA-compliant components ğŸ”§.<br>  
            Together, these designs demonstrate strong understanding of pipelined execution, register renaming, scheduling, hazard management, and ILP in modern processor architectures ğŸ§ .
          </p>
          <a href="https://github.com/Amolpagare10/EE739_Processor_Design" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE739_Processor_Design</a>
        </div>
      </div>
    </details>
    <!-- EE 709 -->
    <li><strong>EE 709 â€” Testing & Verification of VLSI Circuits</strong><br>Covers Boolean algebra, VLSI design flow, formal verification, BDD/SAT-based reasoning, equivalence checking, and fault modeling for testing digital circuits. Focuses on automated techniques that ensure correctness and reliability of combinational and sequential hardware designs.</li>
    <details class="gh-collapse">
      <summary><strong>EE 709 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository contains all assignments for EE 709: Testing & Verification of VLSI Circuits, focusing on ROBDD-based modeling and ATPG workflows.<br>  
            It includes state-machine encoding, Boolean function analysis, output-space feasibility checking, and ROBDD-driven equivalence verification.<br>  
            The ATPG section features fault equivalence classification, SAT-based test pattern generation, and deductive fault simulation for stuck-at defects.<br>  
            Problems cover invertibility checks, impossible-output detection, and analysis of structural faults using Minisat.<br>  
            Overall, the repository demonstrates formal verification methods and automated testing techniques used to validate and ensure correctness of digital hardware.
          </p>
          <a href="https://github.com/Amolpagare10/EE_709_Testing_and_Verification_of_VLSI_Circuits" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE_709_Testing_and_Verification_of_VLSI_Circuits</a>
        </div>
      </div>
    </details>
    <!-- EE 705 -->
    <li><strong>EE 705 â€” VLSI Design Lab</strong><br>EE705 focuses on practical VLSI design through Verilog-based implementation of arithmetic units, memory systems, and a complete RISC-V processor pipeline. The course emphasizes full RTL-to-FPGA flow, including simulation, synthesis, debugging, and SoC integration using Vivado and PYNQ hardware.</li>
    <details class="gh-collapse">
      <summary><strong>EE 705 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository contains all Verilog-based assignments and projects from EE 705: VLSI Design Lab, covering arithmetic units, memory subsystems, and a complete RISC-V 32IM processor implementation. âš™ï¸ğŸ’»<br>  
            It includes designs such as Brentâ€“Kung adders, Dadda multipliers, barrel shifters, and custom I-/D-cache architectures, all validated through simulations and FPGA runs. ğŸ”§ğŸ“<br>  
            The RISC-V subsystem integrates ALU decode logic, execution pipelines, LSU/CSR modules, and cache hierarchies, culminating in a full AXI4-Lite based SoC. ğŸš€  
            Each assignment is backed by detailed reports, testbenches, Vivado projects, and hardware debugging via VIO/ILA. ğŸ“‘ğŸ“Š<br>  
            Overall, the repository demonstrates complete RTL-to-FPGA design flow and hands-on SoC development experience. ğŸ–¥ï¸âœ¨
          </p>
          <a href="https://github.com/Amolpagare10/EE_705_VLSI_Design_Lab" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE_705_VLSI_Design_Lab</a>
        </div>
      </div>
    </details>
    <!-- EE 678 -->
    <li><strong>EE 678 â€” Wavelets</strong><br>Introduces the fundamentals of wavelet transforms, key families like Haar and Daubechies, the uncertainty principle, and comparisons with STFT. Covers multilevel decomposition using high/low-pass filters and perfect reconstruction of signals from wavelet coefficients.</li>
    <details class="gh-collapse">
      <summary><strong>EE 678 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository contains coursework deliverables for EE678 Wavelets, focusing on applying wavelet transforms to medical image analysis and MRI-based tumor detection. ğŸ§ ğŸ“Š <br>
            The mid-semester work integrates wavelet features into CNN pipelines for improved tumor detection, supported by Python code and a detailed report. <br>
            The end-semester project explores wavelet-based deep learning architectures for MRI segmentation, enhancing feature extraction and boundary precision. <br>
            Both code modules include preprocessing scripts, wavelet utilities, model architectures, and complete training and evaluation workflows. ğŸ’»ğŸ” <br>
            Comprehensive reports document the methodology, results, and comparisons across both stages of the course. ğŸ“‘âœ¨  
          </p>
          <a href="https://github.com/Amolpagare10/EE678_Wavelets" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE678_Wavelets</a>
        </div>
      </div>
    </details>
    <!-- EE 677 -->
    <li><strong>EE 677 â€” VLSI CAD</strong><br>Covers the full VLSI design flow including logic minimization, fault detection algorithms, and physical design steps such as partitioning, placement, and routing. Emphasizes practical heuristics and fault-modeling techniques used to optimize circuit correctness, testability, and layout efficiency.</li>
    <details class="gh-collapse">
      <summary><strong>EE 677 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            EE677 VLSI CAD involves building CAD tools for digital and quantum circuits, including data-flow graph generation, fault detection through time unrolling, and reversible circuit synthesis.<br>
            The repository contains Python implementations for parsing netlists, analyzing circuit structure, and evaluating fault detectability in sequential logic.<br>
            Assignments focus on understanding circuit dependencies, modeling stuck-at faults, and automating verification workflows used in practical VLSI CAD systems.<br>
            The course project applies Positive Polarity Reed-Muller (PPRM) logic to synthesize reversible circuits, supporting quantum and low-power design methodologies.<br>
            These tools demonstrate foundational concepts in graph analysis, fault modeling, Boolean algebra, and algorithmic circuit synthesis.<br>
          </p>
          <a href="https://github.com/Amolpagare10/EE677_VLSI_CAD" target="_blank">ğŸ”— https://github.com/Amolpagare10/EE677_VLSI_CAD</a>
        </div>
      </div>
    </details>
    <!-- EE 671 -->
    <li><strong>EE 671 â€” VLSI Design</strong><br>This course covers CMOS device fundamentals, logic gate design, latches/flip-flops, arithmetic units, FSM-based control paths, and memory architectures ranging from ROMs to SRAM/DRAM. It also introduces multi-stage logic optimization, semi-custom VLSI design styles (PLAs, FPGAs), I/O circuits, packaging, and testing methodologies.</li>
    <details class="gh-collapse">
      <summary><strong>EE 671 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>
            This repository documents the complete EE671 VLSI Design coursework, covering CMOS inverter design, standard-cell layout, RTL synthesis, and full physical design using SkyWater 130A PDK, NGSpice, Magic, Netgen, and OpenLane.<br>
            It includes simulations of inverter behavior, DRC/LVS/PEX-verified INVX1 layouts, and synthesis of a 16-bit Wallace Tree adder with functional verification and area/timing reports.<br>
            The physical design flow for a 16-bit Brentâ€“Kung adder is captured end-to-end, including CTS, routing, parasitic extraction, and signoff checks with final GDSII outputs.<br>
            Project 1 involves developing and characterizing custom standard cells with schematic, layout, LEF/Liberty files, and timing/power analysis.<br>
            Project 2 implements a Laplacian edge-detection filter in Verilog, integrating arithmetic blocks and taking the design from RTL to layout with waveform and performance analysis.<br>
            Together, these works demonstrate proficiency across device-to-system VLSI workflows, from transistor-level design to full SoC-ready physical implementations.<br>
          </p>
          <a href="YOUR_GITHUB_LINK/EE671" target="_blank">ğŸ”— github.com/.../EE671</a>
        </div>
      </div>
    </details>
    <!-- EE 669 -->
    <li><strong>EE 669 â€” VLSI Technology</strong><br>Short course summary here.</li>
    <details class="gh-collapse">
      <summary><strong>EE 669 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>Description of repo + main work done.</p>
          <a href="YOUR_GITHUB_LINK/EE669" target="_blank">ğŸ”— github.com/.../EE669</a>
        </div>
      </div>
    </details>
    <!-- EE 451 -->
    <li><strong>EE 451 â€” Supervised Research Exposition</strong><br>Short course summary here.</li>
    <details class="gh-collapse">
      <summary><strong>EE 451 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>Description of repo + main work done.</p>
          <a href="YOUR_GITHUB_LINK/EE451" target="_blank">ğŸ”— github.com/.../EE451</a>
        </div>
      </div>
    </details>
    <!-- EE 344 -->
    <li><strong>EE 344 â€” Electronic Design Lab</strong><br>Short course summary here.</li>
    <details class="gh-collapse">
      <summary><strong>EE 344 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>Description of repo + main work done.</p>
          <a href="YOUR_GITHUB_LINK/EE344" target="_blank">ğŸ”— github.com/.../EE344</a>
        </div>
      </div>
    </details>
    <!-- EE 309 -->
    <li><strong>EE 309 â€” Microprocessors (CISC & RISC)</strong><br>Short course summary here.</li>
    <details class="gh-collapse">
      <summary><strong>EE 309 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>Description of repo + main work done.</p>
          <a href="YOUR_GITHUB_LINK/EE309" target="_blank">ğŸ”— github.com/.../EE309</a>
        </div>
      </div>
    </details>
    <!-- DH 607 -->
    <li><strong>DH 607 â€” Introduction to Computational Multi-Omics</strong><br>Short course summary here.</li>
    <details class="gh-collapse">
      <summary><strong>DH 607 â€” Repository Info</strong></summary>
      <div class="collapse-outer">
        <div class="gh-box gh-info collapse-body">
          <p><strong>ğŸ“¦ Repository:</strong></p>
          <p>Description of repo + main work done.</p>
          <a href="YOUR_GITHUB_LINK/DH607" target="_blank">ğŸ”— github.com/.../DH607</a>
        </div>
      </div>
    </details>
  </ul>
</div>
</div> <!-- tech-wrapper -->
