Protel Design System Design Rule Check
PCB File : D:\Github\BLUETOOTH_TRACKING\HW\Source\AccessControl\AccessControl_V1.0.1.PcbDoc
Date     : 5/13/2025
Time     : 11:05:08 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_7')),(All)
   Violation between Clearance Constraint: (0.54mm < 0.61mm) Between Pad R35-1(15.394mm,21.32mm) on Top Layer And Pad R35-2(15.394mm,22.52mm) on Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0.6mm) (InDifferentialPairClass('All Differential Pairs')),(InPoly)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_6')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-23(17.934mm,19.314mm) on Top Layer And Pad U7-24(16.664mm,19.314mm) on Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-24(16.664mm,19.314mm) on Top Layer And Pad U7-25(15.394mm,19.314mm) on Top Layer 
Rule Violations :2

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_10')),(All)
   Violation between Clearance Constraint: (0.54mm < 0.61mm) Between Pad R36-1(14.124mm,21.32mm) on Top Layer And Pad R36-2(14.124mm,22.52mm) on Top Layer 
Rule Violations :1

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_13')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-32(12.359mm,11.714mm) on Top Layer And Pad U7-33(12.359mm,10.444mm) on Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-33(12.359mm,10.444mm) on Top Layer And Pad U7-34(12.359mm,9.174mm) on Top Layer 
Rule Violations :2

Processing Rule : Clearance Constraint (Gap=0.61mm) (InNet('NetLCD1_12')),(All)
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-30(12.359mm,14.254mm) on Top Layer And Pad U7-31(12.359mm,12.984mm) on Top Layer 
   Violation between Clearance Constraint: (0.37mm < 0.61mm) Between Pad U7-31(12.359mm,12.984mm) on Top Layer And Pad U7-32(12.359mm,11.714mm) on Top Layer 
Rule Violations :2

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.203mm) (Max=2.54mm) (Preferred=0.254mm) (All)
Rule Violations :0

Processing Rule : Routing Topology Rule(Topology=Shortest) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.216mm < 0.254mm) Between Arc (23.749mm,46.609mm) on Bottom Overlay And Pad J8-1(23.292mm,46.609mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0.216mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (32.122mm,65.675mm) on Top Overlay And Pad D4-C(31.45mm,65.675mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (32.122mm,68.525mm) on Top Overlay And Pad D5-C(31.45mm,68.525mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (50.925mm,77.902mm) on Top Overlay And Pad R82-2(51.029mm,77.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Arc (56.594mm,13.076mm) on Top Overlay And Pad TP15-1(56.594mm,13.076mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Arc (61.75mm,10.925mm) on Top Overlay And Pad TP14-1(61.75mm,10.925mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (66.626mm,36.017mm) on Top Overlay And Pad FB11-1(66.626mm,36.47mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Arc (74.016mm,25.692mm) on Top Overlay And Pad TP11-1(74.016mm,25.692mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.141mm < 0.254mm) Between Arc (98.577mm,91.846mm) on Top Overlay And Pad D19-C(97.905mm,91.846mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.141mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C11-1(47.912mm,86.385mm) on Top Layer And Track (47.201mm,85.344mm)(47.201mm,87.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C11-1(47.912mm,86.385mm) on Top Layer And Track (47.201mm,85.344mm)(51.697mm,85.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C11-1(47.912mm,86.385mm) on Top Layer And Track (47.201mm,87.427mm)(51.697mm,87.427mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.209mm < 0.254mm) Between Pad C11-1(47.912mm,86.385mm) on Top Layer And Track (47.201mm,87.528mm)(47.201mm,89.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.209mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.165mm < 0.254mm) Between Pad C11-1(47.912mm,86.385mm) on Top Layer And Track (47.201mm,87.528mm)(51.697mm,87.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.165mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.84mm,97.856mm)(37.84mm,99.096mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.84mm,97.856mm)(40.56mm,97.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.869mm,96.778mm)(37.869mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.869mm,96.778mm)(40.329mm,96.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.869mm,97.938mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.083mm < 0.254mm) Between Pad C12-1(38.424mm,97.358mm) on Top Layer And Track (37.89mm,96.659mm)(37.89mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.083mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.022mm < 0.254mm) Between Pad C12-2(39.774mm,97.358mm) on Top Layer And Track (37.84mm,97.856mm)(40.56mm,97.856mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.022mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(39.774mm,97.358mm) on Top Layer And Track (37.869mm,96.778mm)(40.329mm,96.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(39.774mm,97.358mm) on Top Layer And Track (37.869mm,97.938mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C12-2(39.774mm,97.358mm) on Top Layer And Track (40.329mm,96.778mm)(40.329mm,97.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-1(30.643mm,39.234mm) on Top Layer And Track (30.213mm,38.754mm)(30.213mm,40.714mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C17-1(30.643mm,39.234mm) on Top Layer And Track (30.213mm,38.754mm)(31.073mm,38.754mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-2(33.582mm,37.008mm) on Top Layer And Track (32.102mm,36.578mm)(34.062mm,36.578mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-2(33.582mm,37.008mm) on Top Layer And Track (32.102mm,37.438mm)(34.062mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C18-2(33.582mm,37.008mm) on Top Layer And Track (34.062mm,36.578mm)(34.062mm,37.438mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (34.203mm,36.453mm)(34.203mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (34.203mm,36.453mm)(35.363mm,36.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C19-2(34.783mm,37.008mm) on Top Layer And Track (35.363mm,36.453mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (34.203mm,38.913mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.176mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (35.363mm,36.453mm)(35.363mm,38.913mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.176mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (35.409mm,38.746mm)(35.409mm,40.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (35.409mm,38.746mm)(36.269mm,38.746mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (36.269mm,38.746mm)(36.269mm,40.706mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.22mm < 0.254mm) Between Pad C21-1(35.839mm,39.226mm) on Top Layer And Track (36.386mm,38.92mm)(36.386mm,39.974mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.22mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (42.919mm,91.218mm)(42.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C2-2(43.569mm,92.093mm) on Top Layer And Track (42.989mm,90.188mm)(42.989mm,92.648mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.089mm < 0.254mm) Between Pad C30-2(31.826mm,2.827mm) on Top Layer And Track (30.937mm,0.33mm)(30.937mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.089mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.068mm < 0.254mm) Between Pad C30-2(31.826mm,2.827mm) on Top Layer And Track (30.937mm,3.531mm)(32.69mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.068mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C30-2(31.826mm,2.827mm) on Top Layer And Track (32.69mm,0.33mm)(32.69mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C3-1(26.322mm,86.422mm) on Top Layer And Track (22.538mm,85.381mm)(27.034mm,85.381mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C3-1(26.322mm,86.422mm) on Top Layer And Track (22.538mm,87.463mm)(27.034mm,87.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.064mm < 0.254mm) Between Pad C3-1(26.322mm,86.422mm) on Top Layer And Track (22.538mm,87.463mm)(27.034mm,87.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.064mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Pad C3-1(26.322mm,86.422mm) on Top Layer And Track (27.034mm,85.381mm)(27.034mm,87.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.131mm < 0.254mm) Between Pad C3-1(26.322mm,86.422mm) on Top Layer And Track (27.034mm,87.463mm)(27.034mm,89.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.131mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad C35-1(41.348mm,43.586mm) on Top Layer And Track (40.64mm,42.723mm)(40.64mm,44.475mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.147mm < 0.254mm) Between Pad C35-1(41.348mm,43.586mm) on Top Layer And Track (40.64mm,44.475mm)(40.64mm,46.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.147mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C36-1(84.3mm,5.525mm) on Top Layer And Track (83.56mm,5.983mm)(85.84mm,5.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-1(84.3mm,5.525mm) on Top Layer And Track (83.82mm,5.095mm)(83.82mm,5.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-1(84.3mm,5.525mm) on Top Layer And Track (83.82mm,5.095mm)(85.78mm,5.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-1(84.3mm,5.525mm) on Top Layer And Track (83.82mm,5.955mm)(85.78mm,5.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Pad C36-2(85.3mm,5.525mm) on Top Layer And Track (83.56mm,5.983mm)(85.84mm,5.983mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-2(85.3mm,5.525mm) on Top Layer And Track (83.82mm,5.095mm)(85.78mm,5.095mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-2(85.3mm,5.525mm) on Top Layer And Track (83.82mm,5.955mm)(85.78mm,5.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C36-2(85.3mm,5.525mm) on Top Layer And Track (85.78mm,5.095mm)(85.78mm,5.955mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.242mm < 0.254mm) Between Pad C36-2(85.3mm,5.525mm) on Top Layer And Track (85.84mm,5.983mm)(85.84mm,6.923mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C41-2(45.06mm,29.624mm) on Top Layer And Track (44.63mm,29.144mm)(44.63mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C41-2(45.06mm,29.624mm) on Top Layer And Track (44.63mm,29.144mm)(45.49mm,29.144mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C41-2(45.06mm,29.624mm) on Top Layer And Track (45.49mm,29.144mm)(45.49mm,31.104mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-1(5.055mm,59.142mm) on Top Layer And Track (4.475mm,58.587mm)(4.475mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-1(5.055mm,59.142mm) on Top Layer And Track (4.475mm,58.587mm)(5.635mm,58.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C42-1(5.055mm,59.142mm) on Top Layer And Track (5.592mm,58.587mm)(5.592mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C42-1(5.055mm,59.142mm) on Top Layer And Track (5.592mm,58.587mm)(6.752mm,58.587mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C42-1(5.055mm,59.142mm) on Top Layer And Track (5.635mm,58.587mm)(5.635mm,61.047mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C49-2(82.306mm,39.101mm) on Top Layer And Track (81.726mm,38.546mm)(81.726mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C49-2(82.306mm,39.101mm) on Top Layer And Track (81.726mm,38.546mm)(82.886mm,38.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad C49-2(82.306mm,39.101mm) on Top Layer And Track (81.753mm,38.343mm)(81.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C49-2(82.306mm,39.101mm) on Top Layer And Track (82.886mm,38.546mm)(82.886mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C50-1(83.609mm,40.451mm) on Top Layer And Track (83.029mm,38.546mm)(83.029mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C50-1(83.609mm,40.451mm) on Top Layer And Track (83.029mm,41.006mm)(84.189mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C50-1(83.609mm,40.451mm) on Top Layer And Track (84.189mm,38.546mm)(84.189mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C50-1(83.609mm,40.451mm) on Top Layer And Track (84.33mm,38.56mm)(84.33mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.245mm < 0.254mm) Between Pad C50-1(83.609mm,40.451mm) on Top Layer And Track (84.33mm,40.84mm)(85.27mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.245mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-1(77.318mm,24.395mm) on Top Layer And Track (76.738mm,23.84mm)(76.738mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-1(77.318mm,24.395mm) on Top Layer And Track (76.738mm,23.84mm)(77.898mm,23.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C58-1(77.318mm,24.395mm) on Top Layer And Track (77.898mm,23.84mm)(77.898mm,26.3mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (83.581mm,29.722mm)(83.581mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (83.581mm,32.182mm)(84.741mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C60-1(84.161mm,31.627mm) on Top Layer And Track (84.741mm,29.722mm)(84.741mm,32.182mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (72.31mm,11.225mm)(72.31mm,13.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (72.31mm,13.685mm)(73.47mm,13.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (72.418mm,11.044mm)(72.418mm,14.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (73.453mm,11.21mm)(73.453mm,13.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.182mm < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (73.453mm,13.67mm)(74.613mm,13.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.182mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-1(72.89mm,13.13mm) on Top Layer And Track (73.47mm,11.225mm)(73.47mm,13.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (72.31mm,11.225mm)(72.31mm,13.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (72.31mm,11.225mm)(73.47mm,11.225mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (72.418mm,11.044mm)(72.418mm,14.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.113mm < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (73.453mm,11.21mm)(73.453mm,13.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.113mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.204mm < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (73.453mm,11.21mm)(74.613mm,11.21mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.204mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C65-2(72.89mm,11.78mm) on Top Layer And Track (73.47mm,11.225mm)(73.47mm,13.685mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (68.323mm,11.87mm)(69.483mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (69.441mm,11.87mm)(69.441mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (69.441mm,11.87mm)(70.601mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (69.483mm,11.87mm)(69.483mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (70.418mm,11.044mm)(70.418mm,14.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-1(70.021mm,12.425mm) on Top Layer And Track (70.601mm,11.87mm)(70.601mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (68.323mm,14.33mm)(69.483mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (69.441mm,11.87mm)(69.441mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (69.441mm,14.33mm)(70.601mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (69.483mm,11.87mm)(69.483mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (70.418mm,11.044mm)(70.418mm,14.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (70.418mm,14.344mm)(72.418mm,14.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C67-2(70.021mm,13.775mm) on Top Layer And Track (70.601mm,11.87mm)(70.601mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C68-1(68.903mm,12.425mm) on Top Layer And Track (68.323mm,11.87mm)(68.323mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C68-1(68.903mm,12.425mm) on Top Layer And Track (68.323mm,11.87mm)(69.483mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C68-1(68.903mm,12.425mm) on Top Layer And Track (69.441mm,11.87mm)(69.441mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C68-1(68.903mm,12.425mm) on Top Layer And Track (69.441mm,11.87mm)(70.601mm,11.87mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C68-1(68.903mm,12.425mm) on Top Layer And Track (69.483mm,11.87mm)(69.483mm,14.33mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C73-2(50.654mm,5.688mm) on Top Layer And Track (50.099mm,5.108mm)(50.099mm,6.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C73-2(50.654mm,5.688mm) on Top Layer And Track (50.099mm,5.108mm)(52.559mm,5.108mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C73-2(50.654mm,5.688mm) on Top Layer And Track (50.099mm,6.268mm)(52.559mm,6.268mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C77-2(68.081mm,17.605mm) on Top Layer And Track (67.526mm,17.025mm)(67.526mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C77-2(68.081mm,17.605mm) on Top Layer And Track (67.526mm,17.025mm)(69.986mm,17.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C77-2(68.081mm,17.605mm) on Top Layer And Track (67.526mm,18.185mm)(69.986mm,18.185mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-1(69.431mm,19.002mm) on Top Layer And Track (67.526mm,18.422mm)(69.986mm,18.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-1(69.431mm,19.002mm) on Top Layer And Track (67.526mm,19.582mm)(69.986mm,19.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-1(69.431mm,19.002mm) on Top Layer And Track (69.986mm,18.422mm)(69.986mm,19.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-2(68.081mm,19.002mm) on Top Layer And Track (67.526mm,18.422mm)(67.526mm,19.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-2(68.081mm,19.002mm) on Top Layer And Track (67.526mm,18.422mm)(69.986mm,18.422mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C78-2(68.081mm,19.002mm) on Top Layer And Track (67.526mm,19.582mm)(69.986mm,19.582mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-1(68.577mm,22.584mm) on Top Layer And Track (68.022mm,22.004mm)(68.022mm,23.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-1(68.577mm,22.584mm) on Top Layer And Track (68.022mm,22.004mm)(70.482mm,22.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-1(68.577mm,22.584mm) on Top Layer And Track (68.022mm,23.164mm)(70.482mm,23.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-2(69.927mm,22.584mm) on Top Layer And Track (68.022mm,22.004mm)(70.482mm,22.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-2(69.927mm,22.584mm) on Top Layer And Track (68.022mm,23.164mm)(70.482mm,23.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C79-2(69.927mm,22.584mm) on Top Layer And Track (70.482mm,22.004mm)(70.482mm,23.164mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C80-1(68.577mm,23.955mm) on Top Layer And Track (68.022mm,23.375mm)(68.022mm,24.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C80-1(68.577mm,23.955mm) on Top Layer And Track (68.022mm,23.375mm)(70.482mm,23.375mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C80-1(68.577mm,23.955mm) on Top Layer And Track (68.022mm,24.535mm)(70.482mm,24.535mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C82-1(73.355mm,49.323mm) on Top Layer And Track (72.775mm,48.768mm)(72.775mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C82-1(73.355mm,49.323mm) on Top Layer And Track (72.775mm,48.768mm)(73.935mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C82-1(73.355mm,49.323mm) on Top Layer And Track (73.893mm,48.768mm)(73.893mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C82-1(73.355mm,49.323mm) on Top Layer And Track (73.893mm,48.768mm)(75.053mm,48.768mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C82-1(73.355mm,49.323mm) on Top Layer And Track (73.935mm,48.768mm)(73.935mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.177mm < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (72.775mm,51.228mm)(73.935mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.177mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (73.893mm,48.768mm)(73.893mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (73.893mm,51.228mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (73.935mm,48.768mm)(73.935mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (74.921mm,48.131mm)(74.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C83-2(74.473mm,50.673mm) on Top Layer And Track (75.053mm,48.768mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (68.688mm,32.55mm)(68.688mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (68.688mm,32.55mm)(69.848mm,32.55mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C85-1(69.268mm,33.105mm) on Top Layer And Track (69.848mm,32.55mm)(69.848mm,35.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-1(82.118mm,62.85mm) on Top Layer And Track (81.538mm,62.295mm)(82.698mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-1(82.118mm,62.85mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C88-1(82.118mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C88-1(82.118mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(83.867mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (81.538mm,62.295mm)(81.538mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (81.538mm,64.755mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C88-2(82.118mm,64.2mm) on Top Layer And Track (82.707mm,64.755mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.211mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (81.538mm,62.295mm)(82.698mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.211mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.698mm,62.295mm)(82.698mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(82.707mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (82.707mm,62.295mm)(83.867mm,62.295mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C89-1(83.287mm,62.85mm) on Top Layer And Track (83.867mm,62.295mm)(83.867mm,64.755mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (67.67mm,63.565mm)(68.83mm,63.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.787mm,63.576mm)(68.787mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.787mm,63.576mm)(69.947mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C90-1(69.367mm,64.131mm) on Top Layer And Track (68.83mm,63.565mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (67.67mm,66.025mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.787mm,63.576mm)(68.787mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.787mm,66.036mm)(69.947mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (68.83mm,63.565mm)(68.83mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C90-2(69.367mm,65.481mm) on Top Layer And Track (69.947mm,63.576mm)(69.947mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C91-1(68.25mm,64.12mm) on Top Layer And Track (67.67mm,63.565mm)(67.67mm,66.025mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad C91-1(68.25mm,64.12mm) on Top Layer And Track (67.67mm,63.565mm)(68.83mm,63.565mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.088mm < 0.254mm) Between Pad C91-1(68.25mm,64.12mm) on Top Layer And Track (68.787mm,63.576mm)(68.787mm,66.036mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.088mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.168mm < 0.254mm) Between Pad C91-1(68.25mm,64.12mm) on Top Layer And Track (68.787mm,63.576mm)(69.947mm,63.576mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.168mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.066mm < 0.254mm) Between Pad D19-C(97.905mm,91.846mm) on Top Layer And Track (95.782mm,91.298mm)(98.502mm,91.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.066mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-C(97.905mm,91.846mm) on Top Layer And Track (96.952mm,91.237mm)(97.352mm,91.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D19-C(97.905mm,91.846mm) on Top Layer And Track (96.952mm,92.456mm)(97.352mm,92.456mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.162mm < 0.254mm) Between Pad D19-C(97.905mm,91.846mm) on Top Layer And Track (98.502mm,90.058mm)(98.502mm,91.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.162mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D4-A(29.95mm,65.675mm) on Top Layer And Track (30.497mm,65.065mm)(30.897mm,65.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D4-A(29.95mm,65.675mm) on Top Layer And Track (30.497mm,66.285mm)(30.897mm,66.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-C(31.45mm,65.675mm) on Top Layer And Track (30.497mm,65.065mm)(30.897mm,65.065mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D4-C(31.45mm,65.675mm) on Top Layer And Track (30.497mm,66.285mm)(30.897mm,66.285mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-C(31.45mm,68.525mm) on Top Layer And Track (30.497mm,67.915mm)(30.897mm,67.915mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Pad D5-C(31.45mm,68.525mm) on Top Layer And Track (30.497mm,69.135mm)(30.897mm,69.135mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D6-A(29.95mm,67.05mm) on Top Layer And Track (30.497mm,66.44mm)(30.897mm,66.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D6-A(29.95mm,67.05mm) on Top Layer And Track (30.497mm,67.66mm)(30.897mm,67.66mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D7-A(29.95mm,64.15mm) on Top Layer And Track (30.497mm,63.54mm)(30.897mm,63.54mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Pad D7-A(29.95mm,64.15mm) on Top Layer And Track (30.497mm,64.76mm)(30.897mm,64.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad F1-1(19.152mm,86.758mm) on Top Layer And Track (17.302mm,82.383mm)(17.302mm,86.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad F1-1(19.152mm,86.758mm) on Top Layer And Track (21.002mm,82.383mm)(21.002mm,86.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad F1-2(19.152mm,82.558mm) on Top Layer And Track (17.302mm,82.383mm)(17.302mm,86.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.174mm < 0.254mm) Between Pad F1-2(19.152mm,82.558mm) on Top Layer And Track (21.002mm,82.383mm)(21.002mm,86.933mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.174mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (73.893mm,51.228mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (74.921mm,48.131mm)(74.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (74.921mm,51.431mm)(76.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.094mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (75.053mm,48.768mm)(75.053mm,51.228mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.094mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB10-1(75.921mm,50.673mm) on Top Layer And Track (76.921mm,48.131mm)(76.921mm,51.431mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB11-1(66.626mm,36.47mm) on Top Layer And Track (65.626mm,35.712mm)(65.626mm,39.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB11-1(66.626mm,36.47mm) on Top Layer And Track (65.626mm,35.712mm)(67.626mm,35.712mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB11-1(66.626mm,36.47mm) on Top Layer And Track (67.626mm,35.712mm)(67.626mm,39.012mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB1-2(4.143mm,86.03mm) on Top Layer And Track (1.601mm,85.03mm)(4.901mm,85.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB1-2(4.143mm,86.03mm) on Top Layer And Track (1.601mm,87.03mm)(4.901mm,87.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB1-2(4.143mm,86.03mm) on Top Layer And Track (4.901mm,85.03mm)(4.901mm,87.03mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (78.746mm,38.98mm)(79.906mm,38.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (79.753mm,38.343mm)(79.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (79.753mm,38.343mm)(81.753mm,38.343mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (79.906mm,38.98mm)(79.906mm,41.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (81.726mm,38.546mm)(81.726mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (81.726mm,38.546mm)(82.886mm,38.546mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB5-1(80.753mm,39.101mm) on Top Layer And Track (81.753mm,38.343mm)(81.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (78.746mm,41.44mm)(79.906mm,41.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (79.753mm,38.343mm)(79.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (79.753mm,41.643mm)(81.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.073mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (79.906mm,38.98mm)(79.906mm,41.44mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.073mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (81.726mm,38.546mm)(81.726mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (81.726mm,41.006mm)(82.886mm,41.006mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB5-2(80.753mm,40.885mm) on Top Layer And Track (81.753mm,38.343mm)(81.753mm,41.643mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad FB6-2(88.827mm,30.277mm) on Top Layer And Track (85.386mm,29.271mm)(88.106mm,29.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB6-2(88.827mm,30.277mm) on Top Layer And Track (86.285mm,29.277mm)(89.585mm,29.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB6-2(88.827mm,30.277mm) on Top Layer And Track (86.285mm,31.277mm)(89.585mm,31.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad FB6-2(88.827mm,30.277mm) on Top Layer And Track (88.106mm,28.031mm)(88.106mm,29.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB6-2(88.827mm,30.277mm) on Top Layer And Track (89.585mm,29.277mm)(89.585mm,31.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB9-2(69.864mm,20.806mm) on Top Layer And Track (67.323mm,19.806mm)(70.623mm,19.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mm < 0.254mm) Between Pad FB9-2(69.864mm,20.806mm) on Top Layer And Track (67.323mm,21.806mm)(70.623mm,21.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.123mm < 0.254mm) Between Pad FB9-2(69.864mm,20.806mm) on Top Layer And Track (70.623mm,19.806mm)(70.623mm,21.806mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.123mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (92.333mm,61.607mm)(93.493mm,61.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.184mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (93.493mm,59.147mm)(93.493mm,61.607mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.184mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad J4-1(94.527mm,61.069mm) on Top Layer And Track (94.727mm,57.432mm)(94.727mm,60.344mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad J4-SH2(97.427mm,72.345mm) on Top Layer And Track (90.723mm,73.249mm)(99.923mm,73.249mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad Q3-3(65.678mm,75.749mm) on Top Layer And Track (65.418mm,74.288mm)(65.418mm,75.05mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad Q3-3(65.678mm,75.749mm) on Top Layer And Track (65.418mm,76.447mm)(65.418mm,77.209mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q3-3(65.678mm,75.749mm) on Top Layer And Track (66.51mm,75.449mm)(66.51mm,80.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.157mm < 0.254mm) Between Pad Q3-3(65.678mm,75.749mm) on Top Layer And Track (66.51mm,75.449mm)(66.797mm,75.449mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.157mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad Q4-1(63.481mm,84.319mm) on Top Layer And Track (62.941mm,85.109mm)(62.941mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.206mm < 0.254mm) Between Pad Q4-1(63.481mm,84.319mm) on Top Layer And Track (62.941mm,85.109mm)(65.221mm,85.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.206mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad Q4-1(63.481mm,84.319mm) on Top Layer And Track (64.287mm,84.829mm)(65.341mm,84.829mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R100-2(20.561mm,43.129mm) on Top Layer And Track (18.427mm,42.509mm)(21.147mm,42.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R100-2(20.561mm,43.129mm) on Top Layer And Track (18.427mm,43.749mm)(21.147mm,43.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R100-2(20.561mm,43.129mm) on Top Layer And Track (21.147mm,42.509mm)(21.147mm,43.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R101-1(33.668mm,45.339mm) on Top Layer And Track (33.082mm,44.719mm)(33.082mm,45.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R101-1(33.668mm,45.339mm) on Top Layer And Track (33.082mm,44.719mm)(35.802mm,44.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R101-1(33.668mm,45.339mm) on Top Layer And Track (33.082mm,45.959mm)(35.802mm,45.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R101-2(35.217mm,45.339mm) on Top Layer And Track (33.082mm,44.719mm)(35.802mm,44.719mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R101-2(35.217mm,45.339mm) on Top Layer And Track (33.082mm,45.959mm)(35.802mm,45.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R101-2(35.217mm,45.339mm) on Top Layer And Track (35.802mm,44.719mm)(35.802mm,45.959mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R102-1(19.204mm,21.32mm) on Top Layer And Track (18.734mm,20.78mm)(18.734mm,23.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R102-1(19.204mm,21.32mm) on Top Layer And Track (18.734mm,20.78mm)(19.674mm,20.78mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R102-1(19.204mm,21.32mm) on Top Layer And Track (19.674mm,20.78mm)(19.674mm,23.06mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R103-1(32.547mm,54.534mm) on Top Layer And Track (32.007mm,54.064mm)(32.007mm,55.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R103-1(32.547mm,54.534mm) on Top Layer And Track (32.007mm,54.064mm)(34.287mm,54.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R103-1(32.547mm,54.534mm) on Top Layer And Track (32.007mm,55.004mm)(34.287mm,55.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R103-2(33.747mm,54.534mm) on Top Layer And Track (32.007mm,54.064mm)(34.287mm,54.064mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R103-2(33.747mm,54.534mm) on Top Layer And Track (32.007mm,55.004mm)(34.287mm,55.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R103-2(33.747mm,54.534mm) on Top Layer And Track (34.287mm,54.064mm)(34.287mm,55.004mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R104-1(17.882mm,43.139mm) on Top Layer And Track (17.412mm,42.599mm)(17.412mm,44.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R104-1(17.882mm,43.139mm) on Top Layer And Track (17.412mm,42.599mm)(18.352mm,42.599mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R104-1(17.882mm,43.139mm) on Top Layer And Track (18.352mm,42.599mm)(18.352mm,44.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.215mm < 0.254mm) Between Pad R104-1(17.882mm,43.139mm) on Top Layer And Track (18.427mm,42.509mm)(18.427mm,43.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.215mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R104-2(17.882mm,44.339mm) on Top Layer And Track (17.412mm,42.599mm)(17.412mm,44.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R104-2(17.882mm,44.339mm) on Top Layer And Track (17.412mm,44.879mm)(18.352mm,44.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R104-2(17.882mm,44.339mm) on Top Layer And Track (18.352mm,42.599mm)(18.352mm,44.879mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R1-1(19.464mm,95.642mm) on Top Layer And Track (18.796mm,88.31mm)(18.796mm,100.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-1(19.464mm,95.642mm) on Top Layer And Track (18.844mm,93.507mm)(18.844mm,96.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R1-1(19.464mm,95.642mm) on Top Layer And Track (18.844mm,96.227mm)(20.084mm,96.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-1(19.464mm,95.642mm) on Top Layer And Track (20.084mm,93.507mm)(20.084mm,96.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.161mm < 0.254mm) Between Pad R1-1(19.464mm,95.642mm) on Top Layer And Track (20.089mm,91.167mm)(20.089mm,95.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.161mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R1-2(19.464mm,94.093mm) on Top Layer And Track (18.796mm,88.31mm)(18.796mm,100.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-2(19.464mm,94.093mm) on Top Layer And Track (18.844mm,93.507mm)(18.844mm,96.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R1-2(19.464mm,94.093mm) on Top Layer And Track (18.844mm,93.507mm)(20.084mm,93.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R1-2(19.464mm,94.093mm) on Top Layer And Track (20.084mm,93.507mm)(20.084mm,96.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.142mm < 0.254mm) Between Pad R1-2(19.464mm,94.093mm) on Top Layer And Track (20.089mm,91.167mm)(20.089mm,95.167mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.142mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R16-2(2.375mm,87.884mm) on Top Layer And Track (1.79mm,87.264mm)(1.79mm,88.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R16-2(2.375mm,87.884mm) on Top Layer And Track (1.79mm,87.264mm)(4.51mm,87.264mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R16-2(2.375mm,87.884mm) on Top Layer And Track (1.79mm,88.504mm)(4.51mm,88.504mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R17-1(42.062mm,5.093mm) on Top Layer And Track (41.442mm,4.507mm)(41.442mm,7.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R17-1(42.062mm,5.093mm) on Top Layer And Track (41.442mm,4.507mm)(42.682mm,4.507mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R17-1(42.062mm,5.093mm) on Top Layer And Track (42.682mm,4.507mm)(42.682mm,7.227mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (12.18mm,20.735mm)(12.18mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (12.18mm,23.455mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-1(12.8mm,22.87mm) on Top Layer And Track (13.42mm,20.735mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (12.18mm,20.735mm)(12.18mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (12.18mm,20.735mm)(13.42mm,20.735mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R19-2(12.8mm,21.32mm) on Top Layer And Track (13.42mm,20.735mm)(13.42mm,23.455mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R20-2(5.025mm,56.6mm) on Top Layer And Track (4.44mm,55.98mm)(4.44mm,57.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R20-2(5.025mm,56.6mm) on Top Layer And Track (4.44mm,55.98mm)(7.16mm,55.98mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R20-2(5.025mm,56.6mm) on Top Layer And Track (4.44mm,57.22mm)(7.16mm,57.22mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R20-2(5.025mm,56.6mm) on Top Layer And Track (4.499mm,55.867mm)(6.779mm,55.867mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R2-1(37.27mm,95.695mm) on Top Layer And Track (36.65mm,93.56mm)(36.65mm,96.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R2-1(37.27mm,95.695mm) on Top Layer And Track (36.65mm,96.28mm)(37.89mm,96.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.077mm < 0.254mm) Between Pad R2-1(37.27mm,95.695mm) on Top Layer And Track (36.711mm,95.91mm)(36.711mm,92.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.077mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R2-1(37.27mm,95.695mm) on Top Layer And Track (37.89mm,93.56mm)(37.89mm,96.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.185mm < 0.254mm) Between Pad R2-1(37.27mm,95.695mm) on Top Layer And Track (37.919mm,91.218mm)(37.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.185mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R21-1(7.214mm,11.227mm) on Top Layer And Track (6.744mm,11.767mm)(7.684mm,11.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R21-1(7.214mm,11.227mm) on Top Layer And Track (6.744mm,9.487mm)(6.744mm,11.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R21-1(7.214mm,11.227mm) on Top Layer And Track (6.784mm,11.747mm)(7.644mm,11.747mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R21-1(7.214mm,11.227mm) on Top Layer And Track (7.684mm,9.487mm)(7.684mm,11.767mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R28-1(86.45mm,10.25mm) on Top Layer And Track (85.98mm,9.71mm)(85.98mm,11.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R28-1(86.45mm,10.25mm) on Top Layer And Track (85.98mm,9.71mm)(86.92mm,9.71mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.135mm < 0.254mm) Between Pad R28-1(86.45mm,10.25mm) on Top Layer And Track (86.915mm,10.503mm)(86.915mm,10.903mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.135mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R28-1(86.45mm,10.25mm) on Top Layer And Track (86.92mm,9.71mm)(86.92mm,11.99mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (20.009mm,97.816mm)(22.729mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.626mm,96.699mm)(22.626mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.626mm,96.699mm)(25.346mm,96.699mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.626mm,97.816mm)(22.626mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.015mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.626mm,97.816mm)(25.346mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.015mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.626mm,97.939mm)(25.346mm,97.939mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.06mm < 0.254mm) Between Pad R3-1(23.211mm,97.319mm) on Top Layer And Track (22.729mm,97.816mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.06mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (31.483mm,21.339mm)(31.483mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (31.483mm,23.619mm)(32.423mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R31-1(31.953mm,23.079mm) on Top Layer And Track (32.423mm,21.339mm)(32.423mm,23.619mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R38-1(84.8mm,40.3mm) on Top Layer And Track (84.33mm,38.56mm)(84.33mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R38-1(84.8mm,40.3mm) on Top Layer And Track (84.33mm,40.84mm)(85.27mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R38-1(84.8mm,40.3mm) on Top Layer And Track (85.236mm,38.881mm)(85.236mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R38-1(84.8mm,40.3mm) on Top Layer And Track (85.27mm,38.56mm)(85.27mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R38-2(84.8mm,39.1mm) on Top Layer And Track (84.33mm,38.56mm)(84.33mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R38-2(84.8mm,39.1mm) on Top Layer And Track (84.33mm,38.56mm)(85.27mm,38.56mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R38-2(84.8mm,39.1mm) on Top Layer And Track (85.236mm,38.881mm)(85.236mm,49.042mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.106mm < 0.254mm) Between Pad R38-2(84.8mm,39.1mm) on Top Layer And Track (85.236mm,38.881mm)(88.157mm,38.881mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.106mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R38-2(84.8mm,39.1mm) on Top Layer And Track (85.27mm,38.56mm)(85.27mm,40.84mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R39-2(6.744mm,40.538mm) on Top Layer And Track (4.609mm,39.918mm)(7.329mm,39.918mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R39-2(6.744mm,40.538mm) on Top Layer And Track (4.609mm,41.158mm)(7.329mm,41.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad R39-2(6.744mm,40.538mm) on Top Layer And Track (5.448mm,41.262mm)(6.502mm,41.262mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.242mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Pad R39-2(6.744mm,40.538mm) on Top Layer And Track (5.995mm,40.091mm)(9.295mm,40.091mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R39-2(6.744mm,40.538mm) on Top Layer And Track (7.329mm,39.918mm)(7.329mm,41.158mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Pad R4-1(19.464mm,98.855mm) on Top Layer And Track (18.796mm,88.31mm)(18.796mm,100.31mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R4-1(19.464mm,98.855mm) on Top Layer And Track (18.844mm,96.721mm)(18.844mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R4-1(19.464mm,98.855mm) on Top Layer And Track (20.009mm,97.816mm)(20.009mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Pad R4-1(19.464mm,98.855mm) on Top Layer And Track (20.009mm,99.056mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R4-1(19.464mm,98.855mm) on Top Layer And Track (20.084mm,96.721mm)(20.084mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R41-1(91.676mm,63.539mm) on Top Layer And Track (91.206mm,62.999mm)(91.206mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R41-1(91.676mm,63.539mm) on Top Layer And Track (91.206mm,62.999mm)(92.146mm,62.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R41-1(91.676mm,63.539mm) on Top Layer And Track (92.146mm,62.999mm)(92.146mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R41-2(91.676mm,64.739mm) on Top Layer And Track (91.206mm,62.999mm)(91.206mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R41-2(91.676mm,64.739mm) on Top Layer And Track (91.206mm,65.279mm)(92.146mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R41-2(91.676mm,64.739mm) on Top Layer And Track (92.146mm,62.999mm)(92.146mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R42-1(93.032mm,63.539mm) on Top Layer And Track (92.562mm,62.999mm)(92.562mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R42-1(93.032mm,63.539mm) on Top Layer And Track (92.562mm,62.999mm)(93.502mm,62.999mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R42-1(93.032mm,63.539mm) on Top Layer And Track (93.502mm,62.999mm)(93.502mm,65.279mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R47-2(62.551mm,60.35mm) on Top Layer And Track (60.811mm,59.88mm)(63.091mm,59.88mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R47-2(62.551mm,60.35mm) on Top Layer And Track (60.811mm,60.82mm)(63.091mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R47-2(62.551mm,60.35mm) on Top Layer And Track (63.091mm,59.88mm)(63.091mm,60.82mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (73.793mm,38.463mm)(75.033mm,38.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (75.033mm,35.743mm)(75.033mm,38.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (75.05mm,35.743mm)(75.05mm,38.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (75.05mm,38.463mm)(76.29mm,38.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (76.29mm,35.743mm)(76.29mm,38.463mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (76.361mm,35.772mm)(76.361mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.235mm < 0.254mm) Between Pad R55-2(75.67mm,37.878mm) on Top Layer And Track (76.361mm,38.232mm)(77.521mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.235mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R56-1(75.87mm,21.196mm) on Top Layer And Track (75.25mm,20.611mm)(75.25mm,23.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R56-1(75.87mm,21.196mm) on Top Layer And Track (75.25mm,20.611mm)(76.49mm,20.611mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R56-1(75.87mm,21.196mm) on Top Layer And Track (76.49mm,20.611mm)(76.49mm,23.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R56-2(75.87mm,22.746mm) on Top Layer And Track (75.25mm,20.611mm)(75.25mm,23.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R56-2(75.87mm,22.746mm) on Top Layer And Track (75.25mm,23.331mm)(76.49mm,23.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R56-2(75.87mm,22.746mm) on Top Layer And Track (76.49mm,20.611mm)(76.49mm,23.331mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R57-1(77.318mm,21.171mm) on Top Layer And Track (76.698mm,20.586mm)(76.698mm,23.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R57-1(77.318mm,21.171mm) on Top Layer And Track (76.698mm,20.586mm)(77.938mm,20.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R57-1(77.318mm,21.171mm) on Top Layer And Track (77.938mm,20.586mm)(77.938mm,23.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R57-2(77.318mm,22.72mm) on Top Layer And Track (76.698mm,20.586mm)(76.698mm,23.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R57-2(77.318mm,22.72mm) on Top Layer And Track (76.698mm,23.306mm)(77.938mm,23.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R57-2(77.318mm,22.72mm) on Top Layer And Track (77.938mm,20.586mm)(77.938mm,23.306mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R58-2(75.87mm,25.692mm) on Top Layer And Track (75.25mm,23.557mm)(75.25mm,26.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R58-2(75.87mm,25.692mm) on Top Layer And Track (75.25mm,26.277mm)(76.49mm,26.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R58-2(75.87mm,25.692mm) on Top Layer And Track (76.49mm,23.557mm)(76.49mm,26.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R59-1(85.971mm,28.651mm) on Top Layer And Track (85.386mm,28.031mm)(85.386mm,29.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R59-1(85.971mm,28.651mm) on Top Layer And Track (85.386mm,28.031mm)(88.106mm,28.031mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R59-1(85.971mm,28.651mm) on Top Layer And Track (85.386mm,29.271mm)(88.106mm,29.271mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad R59-1(85.971mm,28.651mm) on Top Layer And Track (86.285mm,29.277mm)(86.285mm,31.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.143mm < 0.254mm) Between Pad R59-1(85.971mm,28.651mm) on Top Layer And Track (86.285mm,29.277mm)(89.585mm,29.277mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.143mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-1(84.374mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(84.96mm,13.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-1(84.374mm,14.3mm) on Top Layer And Track (82.24mm,14.92mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.237mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.205mm,15.019mm)(83.445mm,15.019mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.237mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(82.24mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,13.68mm)(84.96mm,13.68mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R65-2(82.825mm,14.3mm) on Top Layer And Track (82.24mm,14.92mm)(84.96mm,14.92mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R68-1(84.375mm,12.925mm) on Top Layer And Track (83.755mm,10.79mm)(83.755mm,13.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R68-1(84.375mm,12.925mm) on Top Layer And Track (83.755mm,13.51mm)(84.995mm,13.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R68-1(84.375mm,12.925mm) on Top Layer And Track (84.995mm,10.79mm)(84.995mm,13.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R68-2(84.375mm,11.375mm) on Top Layer And Track (83.755mm,10.79mm)(83.755mm,13.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R68-2(84.375mm,11.375mm) on Top Layer And Track (83.755mm,10.79mm)(84.995mm,10.79mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R68-2(84.375mm,11.375mm) on Top Layer And Track (84.995mm,10.79mm)(84.995mm,13.51mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2531mm (9.9646mil) < 0.254mm (10mil)) Between Pad R69-1(56.607mm,2.39mm) on Top Layer And Track (55.897mm,1.745mm)(55.897mm,2.985mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R69-1(56.607mm,2.39mm) on Top Layer And Track (56.021mm,1.77mm)(56.021mm,3.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R69-1(56.607mm,2.39mm) on Top Layer And Track (56.021mm,1.77mm)(58.741mm,1.77mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R69-1(56.607mm,2.39mm) on Top Layer And Track (56.021mm,3.01mm)(58.741mm,3.01mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(64.553mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.226mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.486mm,26.384mm)(64.486mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.226mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.553mm,25.088mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2531mm (9.9645mil) < 0.254mm (10mil)) Between Pad R73-1(63.968mm,25.708mm) on Top Layer And Track (64.678mm,25.088mm)(64.678mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.253mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(61.833mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,25.088mm)(64.553mm,25.088mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(62.206mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.194mm < 0.254mm) Between Pad R73-2(62.419mm,25.708mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.194mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (61.833mm,26.328mm)(64.553mm,26.328mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (62.206mm,26.384mm)(64.486mm,26.384mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (62.206mm,27.324mm)(64.486mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R74-2(63.946mm,26.854mm) on Top Layer And Track (64.486mm,26.384mm)(64.486mm,27.324mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (63.63mm,35.91mm)(63.63mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (63.63mm,38.19mm)(64.57mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R80-1(64.1mm,37.65mm) on Top Layer And Track (64.57mm,35.91mm)(64.57mm,38.19mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(20.009mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,97.816mm)(22.729mm,97.816mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.009mm,99.056mm)(22.729mm,99.056mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.049mm,96.713mm)(20.049mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.107mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.049mm,97.873mm)(22.509mm,97.873mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.107mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.053mm < 0.254mm) Between Pad R8-2(20.595mm,98.436mm) on Top Layer And Track (20.084mm,96.721mm)(20.084mm,99.441mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.053mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R82-1(51.029mm,76.692mm) on Top Layer And Track (50.559mm,76.152mm)(50.559mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R82-1(51.029mm,76.692mm) on Top Layer And Track (50.559mm,76.152mm)(51.499mm,76.152mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R82-1(51.029mm,76.692mm) on Top Layer And Track (51.499mm,76.152mm)(51.499mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R82-2(51.029mm,77.892mm) on Top Layer And Track (50.559mm,76.152mm)(50.559mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R82-2(51.029mm,77.892mm) on Top Layer And Track (50.559mm,78.432mm)(51.499mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R82-2(51.029mm,77.892mm) on Top Layer And Track (51.499mm,76.152mm)(51.499mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (63.018mm,78.352mm)(65.298mm,78.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (63.018mm,78.353mm)(65.298mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (63.018mm,79.292mm)(65.298mm,79.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (63.811mm,79.299mm)(64.211mm,79.299mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (65.298mm,77.413mm)(65.298mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R83-1(64.758mm,78.822mm) on Top Layer And Track (65.298mm,78.352mm)(65.298mm,79.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-1(64.758mm,77.883mm) on Top Layer And Track (63.018mm,77.413mm)(65.298mm,77.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-1(64.758mm,77.883mm) on Top Layer And Track (63.018mm,78.352mm)(65.298mm,78.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-1(64.758mm,77.883mm) on Top Layer And Track (63.018mm,78.353mm)(65.298mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R85-1(64.758mm,77.883mm) on Top Layer And Track (65.298mm,77.413mm)(65.298mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R85-1(64.758mm,77.883mm) on Top Layer And Track (65.298mm,78.352mm)(65.298mm,79.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R85-2(63.558mm,77.883mm) on Top Layer And Track (63.018mm,77.413mm)(63.018mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-2(63.558mm,77.883mm) on Top Layer And Track (63.018mm,77.413mm)(65.298mm,77.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R85-2(63.558mm,77.883mm) on Top Layer And Track (63.018mm,78.352mm)(63.018mm,79.292mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-2(63.558mm,77.883mm) on Top Layer And Track (63.018mm,78.352mm)(65.298mm,78.352mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R85-2(63.558mm,77.883mm) on Top Layer And Track (63.018mm,78.353mm)(65.298mm,78.353mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R86-1(64.458mm,81.001mm) on Top Layer And Track (62.718mm,80.531mm)(64.998mm,80.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R86-1(64.458mm,81.001mm) on Top Layer And Track (62.718mm,81.471mm)(64.998mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.153mm < 0.254mm) Between Pad R86-1(64.458mm,81.001mm) on Top Layer And Track (63.811mm,80.518mm)(64.211mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.153mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R86-1(64.458mm,81.001mm) on Top Layer And Track (64.998mm,80.531mm)(64.998mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R86-2(63.258mm,81.001mm) on Top Layer And Track (62.718mm,80.531mm)(62.718mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R86-2(63.258mm,81.001mm) on Top Layer And Track (62.718mm,80.531mm)(64.998mm,80.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R86-2(63.258mm,81.001mm) on Top Layer And Track (62.718mm,81.471mm)(64.998mm,81.471mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.243mm < 0.254mm) Between Pad R86-2(63.258mm,81.001mm) on Top Layer And Track (63.811mm,80.518mm)(64.211mm,80.518mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.243mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R89-2(97.917mm,90.678mm) on Top Layer And Track (95.782mm,90.058mm)(98.502mm,90.058mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Pad R89-2(97.917mm,90.678mm) on Top Layer And Track (95.782mm,91.298mm)(98.502mm,91.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.163mm < 0.254mm) Between Pad R89-2(97.917mm,90.678mm) on Top Layer And Track (96.952mm,91.237mm)(97.352mm,91.237mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.163mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.128mm < 0.254mm) Between Pad R89-2(97.917mm,90.678mm) on Top Layer And Track (98.502mm,90.058mm)(98.502mm,91.298mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.128mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (50.559mm,82.248mm)(50.559mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (50.559mm,82.248mm)(51.499mm,82.248mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R91-1(51.029mm,82.788mm) on Top Layer And Track (51.499mm,82.248mm)(51.499mm,84.528mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mm < 0.254mm) Between Pad R93-2(63.481mm,85.579mm) on Top Layer And Track (62.941mm,85.109mm)(62.941mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.134mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-2(63.481mm,85.579mm) on Top Layer And Track (62.941mm,85.109mm)(65.221mm,85.109mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.225mm < 0.254mm) Between Pad R93-2(63.481mm,85.579mm) on Top Layer And Track (62.941mm,86.049mm)(62.941mm,86.989mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.225mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-2(63.481mm,85.579mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.14mm < 0.254mm) Between Pad R93-2(63.481mm,85.579mm) on Top Layer And Track (62.941mm,86.049mm)(65.221mm,86.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.14mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-2(78.033mm,5.058mm) on Top Layer And Track (76.632mm,4.995mm)(76.879mm,4.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.228mm < 0.254mm) Between Pad SW5-2(78.033mm,5.058mm) on Top Layer And Track (79.188mm,4.995mm)(79.434mm,4.995mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.228mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U10-1(82.086mm,30.27mm) on Top Layer And Track (80.226mm,29.76mm)(81.28mm,29.76mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.13mm < 0.254mm) Between Pad U10-2(82.086mm,32.17mm) on Top Layer And Track (80.226mm,32.681mm)(81.28mm,32.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.13mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Pad U10-3(79.966mm,31.22mm) on Top Layer And Track (78.008mm,31.775mm)(79.168mm,31.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Pad U10-3(79.966mm,31.22mm) on Top Layer And Track (79.168mm,29.315mm)(79.168mm,31.775mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.115mm < 0.254mm) Between Pad U10-3(79.966mm,31.22mm) on Top Layer And Track (80.226mm,29.76mm)(80.226mm,30.522mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad U10-3(79.966mm,31.22mm) on Top Layer And Track (80.226mm,31.919mm)(80.226mm,32.681mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.115mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.218mm < 0.254mm) Between Pad U11-2(78.661mm,36.29mm) on Top Layer And Track (76.361mm,35.772mm)(77.521mm,35.772mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.218mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Pad U11-2(78.661mm,36.29mm) on Top Layer And Track (77.521mm,35.772mm)(77.521mm,38.232mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U11-8(83.611mm,37.56mm) on Top Layer And Track (79.136mm,38.155mm)(83.136mm,38.155mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U12-3(79.211mm,26.035mm) on Top Layer And Track (76.698mm,26.453mm)(77.938mm,26.453mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U12-3(79.211mm,26.035mm) on Top Layer And Track (77.938mm,26.453mm)(77.938mm,29.173mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U13-4(80.794mm,15.567mm) on Top Layer And Track (76.319mm,16.162mm)(80.319mm,16.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U13-5(75.844mm,15.567mm) on Top Layer And Track (76.319mm,16.162mm)(80.319mm,16.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U13-7(75.844mm,13.027mm) on Top Layer And Track (74.613mm,11.21mm)(74.613mm,13.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.196mm < 0.254mm) Between Pad U13-8(75.844mm,11.757mm) on Top Layer And Track (74.613mm,11.21mm)(74.613mm,13.67mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.196mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U13-8(75.844mm,11.757mm) on Top Layer And Track (76.319mm,11.162mm)(80.319mm,11.162mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U19-1(52.775mm,77.902mm) on Top Layer And Track (50.559mm,78.432mm)(51.499mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U19-1(52.775mm,77.902mm) on Top Layer And Track (51.499mm,76.152mm)(51.499mm,78.432mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U23-2(19.152mm,36.463mm) on Top Layer And Track (18.517mm,35.226mm)(20.977mm,35.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.203mm < 0.254mm) Between Pad U23-3(20.422mm,36.463mm) on Top Layer And Track (18.517mm,35.226mm)(20.977mm,35.226mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.203mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U23-4(21.692mm,36.463mm) on Top Layer And Track (22.287mm,36.938mm)(22.287mm,40.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U23-5(21.692mm,41.413mm) on Top Layer And Track (18.427mm,42.509mm)(21.147mm,42.509mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Pad U23-5(21.692mm,41.413mm) on Top Layer And Track (21.147mm,42.509mm)(21.147mm,43.749mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U23-5(21.692mm,41.413mm) on Top Layer And Track (22.287mm,36.938mm)(22.287mm,40.938mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (36.65mm,96.28mm)(37.89mm,96.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (36.65mm,96.659mm)(37.89mm,96.659mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.05mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (37.869mm,96.778mm)(40.329mm,96.778mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.05mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (37.89mm,93.56mm)(37.89mm,96.28mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.249mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (37.89mm,96.659mm)(37.89mm,99.379mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.249mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U2-4(38.514mm,95.693mm) on Top Layer And Track (37.919mm,91.218mm)(37.919mm,95.218mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U24-8(36.347mm,47.919mm) on Top Layer And Track (36.942mm,48.394mm)(36.942mm,52.394mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad U2-7(41.054mm,90.743mm) on Top Layer And Track (40.369mm,89.586mm)(44.864mm,89.586mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U5-4(44.864mm,74.614mm) on Top Layer And Track (45.459mm,75.089mm)(45.459mm,79.089mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-1(29.859mm,1.554mm) on Top Layer And Track (30.109mm,0.364mm)(30.109mm,0.784mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.252mm < 0.254mm) Between Pad U7-1(29.859mm,1.554mm) on Top Layer And Track (30.937mm,0.33mm)(30.937mm,3.531mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.252mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-14(29.859mm,18.064mm) on Top Layer And Track (30.109mm,18.834mm)(30.109mm,19.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.244mm < 0.254mm) Between Pad U7-15(28.094mm,19.314mm) on Top Layer And Track (28.864mm,19.564mm)(30.109mm,19.564mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.244mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U7-38(12.359mm,4.094mm) on Top Layer And Track (10.554mm,3.354mm)(11.494mm,3.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.236mm < 0.254mm) Between Pad U7-38(12.359mm,4.094mm) on Top Layer And Track (11.494mm,1.074mm)(11.494mm,3.354mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.236mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.219mm < 0.254mm) Between Pad U9-4(79.694mm,50.038mm) on Top Layer And Track (80.169mm,49.443mm)(84.169mm,49.443mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.219mm]
Rule Violations :492

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:11