============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.15-s090_1
  Generated on:           Nov 01 2025  07:16:30 pm
  Module:                 MCU
  Operating conditions:   tt_1p00v_1p00v_25c (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no constraints.



