{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528274544605 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528274544605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 16:42:24 2018 " "Processing started: Wed Jun 06 16:42:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528274544605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528274544605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off sc_computer -c sc_computer --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528274544605 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1528274545051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/io_output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output_reg " "Found entity 1: io_output_reg" {  } { { "source/io_output_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/io_input_reg.v 2 2 " "Found 2 design units, including 2 entities, in source file source/io_input_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input_reg " "Found entity 1: io_input_reg" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545108 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamen_io.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamen_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem_io " "Found entity 1: sc_datamem_io" {  } { { "source/sc_datamen_io.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "source/lpm_rom_irom.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "source/mux2x5.v" "" { Text "D:/shiyan/other/sc_computer_student/source/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "source/mux2x32.v" "" { Text "D:/shiyan/other/sc_computer_student/source/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "source/mux4x32.v" "" { Text "D:/shiyan/other/sc_computer_student/source/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file source/dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "source/dff32.v" "" { Text "D:/shiyan/other/sc_computer_student/source/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "source/alu.v" "" { Text "D:/shiyan/other/sc_computer_student/source/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "source/regfile.v" "" { Text "D:/shiyan/other/sc_computer_student/source/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "source/sc_cu.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "source/sc_datamem.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "source/sc_instmen.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "source/sc_cpu.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545158 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "sc_computer sc_computer.v(9) " "Verilog Module Declaration warning at sc_computer.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"sc_computer\"" {  } { { "source/sc_computer.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_computer.v 2 2 " "Found 2 design units, including 2 entities, in source file source/sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "source/sc_computer.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545162 ""} { "Info" "ISGN_ENTITY_NAME" "2 generate_clock " "Found entity 2: generate_clock" {  } { { "source/sc_computer.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "source/sevenseg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sevenseg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sc_display.v 1 1 " "Found 1 design units, including 1 entities, in source file source/sc_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_display " "Found entity 1: sc_display" {  } { { "source/sc_display.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_datamem_enable sc_datamen_io.v(20) " "Verilog HDL Implicit Net warning at sc_datamen_io.v(20): created implicit net for \"write_datamem_enable\"" {  } { { "source/sc_datamen_io.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545170 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write_io_output_reg_enable sc_datamen_io.v(21) " "Verilog HDL Implicit Net warning at sc_datamen_io.v(21): created implicit net for \"write_io_output_reg_enable\"" {  } { { "source/sc_datamen_io.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545170 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(5) " "Verilog HDL Port Declaration warning at sevenseg.v(5): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/sevenseg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sevenseg.v" 5 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1528274545173 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(4) " "HDL info at sevenseg.v(4): see declaration for object \"ledsegments\"" {  } { { "source/sevenseg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/sevenseg.v" 4 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sc_computer " "Elaborating entity \"sc_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1528274545198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_clock generate_clock:clock_50M " "Elaborating entity \"generate_clock\" for hierarchy \"generate_clock:clock_50M\"" {  } { { "source/sc_computer.v" "clock_50M" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cpu sc_cpu:cpu " "Elaborating entity \"sc_cpu\" for hierarchy \"sc_cpu:cpu\"" {  } { { "source/sc_computer.v" "cpu" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dff32 sc_cpu:cpu\|dff32:ip " "Elaborating entity \"dff32\" for hierarchy \"sc_cpu:cpu\|dff32:ip\"" {  } { { "source/sc_cpu.v" "ip" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_cu sc_cpu:cpu\|sc_cu:cu " "Elaborating entity \"sc_cu\" for hierarchy \"sc_cpu:cpu\|sc_cu:cu\"" {  } { { "source/sc_cpu.v" "cu" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x32 sc_cpu:cpu\|mux2x32:alu_b " "Elaborating entity \"mux2x32\" for hierarchy \"sc_cpu:cpu\|mux2x32:alu_b\"" {  } { { "source/sc_cpu.v" "alu_b" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x5 sc_cpu:cpu\|mux2x5:reg_wn " "Elaborating entity \"mux2x5\" for hierarchy \"sc_cpu:cpu\|mux2x5:reg_wn\"" {  } { { "source/sc_cpu.v" "reg_wn" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x32 sc_cpu:cpu\|mux4x32:nextpc " "Elaborating entity \"mux4x32\" for hierarchy \"sc_cpu:cpu\|mux4x32:nextpc\"" {  } { { "source/sc_cpu.v" "nextpc" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile sc_cpu:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"sc_cpu:cpu\|regfile:rf\"" {  } { { "source/sc_cpu.v" "rf" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545338 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(14) " "Verilog HDL Always Construct warning at regfile.v(14): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/regfile.v" "" { Text "D:/shiyan/other/sc_computer_student/source/regfile.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528274545354 "|sc_computer|sc_cpu:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu sc_cpu:cpu\|alu:al_unit " "Elaborating entity \"alu\" for hierarchy \"sc_cpu:cpu\|alu:al_unit\"" {  } { { "source/sc_cpu.v" "al_unit" { Text "D:/shiyan/other/sc_computer_student/source/sc_cpu.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_instmem sc_instmem:imem " "Elaborating entity \"sc_instmem\" for hierarchy \"sc_instmem:imem\"" {  } { { "source/sc_computer.v" "imem" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_irom sc_instmem:imem\|lpm_rom_irom:irom " "Elaborating entity \"lpm_rom_irom\" for hierarchy \"sc_instmem:imem\|lpm_rom_irom:irom\"" {  } { { "source/sc_instmen.v" "irom" { Text "D:/shiyan/other/sc_computer_student/source/sc_instmen.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545572 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1528274545655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "altsyncram_component" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545660 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_rom_irom.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545684 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../source/sc_add_instmem.mif " "Parameter \"init_file\" = \"../source/sc_add_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 256 " "Parameter \"maximum_depth\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545685 ""}  } { { "source/lpm_rom_irom.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528274545685 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_e8j1.tdf" "" { Text "D:/shiyan/other/sc_computer_student/db/altsyncram_e8j1.tdf" 682 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528274545761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e8j1 " "Found entity 1: altsyncram_e8j1" {  } { { "db/altsyncram_e8j1.tdf" "" { Text "D:/shiyan/other/sc_computer_student/db/altsyncram_e8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274545762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274545762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e8j1 sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_e8j1:auto_generated " "Elaborating entity \"altsyncram_e8j1\" for hierarchy \"sc_instmem:imem\|lpm_rom_irom:irom\|altsyncram:altsyncram_component\|altsyncram_e8j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545762 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "15 32 15 10 " "15 out of 32 addresses are reinitialized. The latest initialized data will replace the existing data. There are 15 warnings found, and 10 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "1 " "Memory Initialization File address 1 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "2 " "Memory Initialization File address 2 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "3 " "Memory Initialization File address 3 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 12 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "4 " "Memory Initialization File address 4 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 13 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "5 " "Memory Initialization File address 5 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 14 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "6 " "Memory Initialization File address 6 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 15 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "7 " "Memory Initialization File address 7 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 16 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "8 " "Memory Initialization File address 8 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 17 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "10 " "Memory Initialization File address 10 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 18 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "12 " "Memory Initialization File address 12 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 19 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274545767 ""}  } { { "D:/shiyan/other/sc_computer_student/source/sc_add_instmem.mif" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_add_instmem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1528274545767 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 32 D:/shiyan/other/sc_computer_student/source/sc_add_instmem.mif " "Memory depth (64) in the design file differs from memory depth (32) in the Memory Initialization File \"D:/shiyan/other/sc_computer_student/source/sc_add_instmem.mif\" -- setting initial value for remaining addresses to 0" {  } { { "source/lpm_rom_irom.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_rom_irom.v" 81 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1528274545767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_datamem_io sc_datamem_io:dmem " "Elaborating entity \"sc_datamem_io\" for hierarchy \"sc_datamem_io:dmem\"" {  } { { "source/sc_computer.v" "dmem" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq_dram sc_datamem_io:dmem\|lpm_ram_dq_dram:dram " "Elaborating entity \"lpm_ram_dq_dram\" for hierarchy \"sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\"" {  } { { "source/sc_datamen_io.v" "dram" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545859 ""}
{ "Warning" "WCBX_ALTSYNCRAM_ALTSYNCRAM_MRAM_UNAVAILABLE" "" "Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 272007 "Warning message" 0 0 "Quartus II" 0 -1 1528274545912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "altsyncram_component" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545917 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../source/sc_add_datamem.mif " "Parameter \"init_file\" = \"../source/sc_add_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274545941 ""}  } { { "source/lpm_ram_dq_dram.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1528274545941 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone V does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks" {  } { { "db/altsyncram_rmm1.tdf" "" { Text "D:/shiyan/other/sc_computer_student/db/altsyncram_rmm1.tdf" 845 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1528274546016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rmm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rmm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rmm1 " "Found entity 1: altsyncram_rmm1" {  } { { "db/altsyncram_rmm1.tdf" "" { Text "D:/shiyan/other/sc_computer_student/db/altsyncram_rmm1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1528274546017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1528274546017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rmm1 sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_rmm1:auto_generated " "Elaborating entity \"altsyncram_rmm1\" for hierarchy \"sc_datamem_io:dmem\|lpm_ram_dq_dram:dram\|altsyncram:altsyncram_component\|altsyncram_rmm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546017 ""}
{ "Warning" "WMIO_MIO_MIF_REINITIALIZED_WARNING" "2 64 2 2 " "2 out of 64 addresses are reinitialized. The latest initialized data will replace the existing data. There are 2 warnings found, and 2 warnings are reported." { { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "0 " "Memory Initialization File address 0 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 10 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274546022 ""} { "Warning" "WMIO_MIO_MIF_REINITIALIZED_ADDRESS" "49 " "Memory Initialization File address 49 is reinitialized" {  } { { "" "" { Text "D:/shiyan/other/sc_computer_student/" 11 -1 0 } }  } 0 113030 "Memory Initialization File address %1!u! is reinitialized" 0 0 "Quartus II" 0 -1 1528274546022 ""}  } { { "D:/shiyan/other/sc_computer_student/source/sc_add_datamem.mif" "" { Text "D:/shiyan/other/sc_computer_student/source/sc_add_datamem.mif" 1 -1 0 } }  } 0 113031 "%1!u! out of %2!d! addresses are reinitialized. The latest initialized data will replace the existing data. There are %3!u! warnings found, and %4!u! warnings are reported." 0 0 "Quartus II" 0 -1 1528274546022 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "32 64 D:/shiyan/other/sc_computer_student/source/sc_add_datamem.mif " "Memory depth (32) in the design file differs from memory depth (64) in the Memory Initialization File \"D:/shiyan/other/sc_computer_student/source/sc_add_datamem.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "source/lpm_ram_dq_dram.v" "" { Text "D:/shiyan/other/sc_computer_student/source/lpm_ram_dq_dram.v" 85 0 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1528274546022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_output_reg sc_datamem_io:dmem\|io_output_reg:io_output_regx2 " "Elaborating entity \"io_output_reg\" for hierarchy \"sc_datamem_io:dmem\|io_output_reg:io_output_regx2\"" {  } { { "source/sc_datamen_io.v" "io_output_regx2" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_reg sc_datamem_io:dmem\|io_input_reg:io_input_regx2 " "Elaborating entity \"io_input_reg\" for hierarchy \"sc_datamem_io:dmem\|io_input_reg:io_input_regx2\"" {  } { { "source/sc_datamen_io.v" "io_input_regx2" { Text "D:/shiyan/other/sc_computer_student/source/sc_datamen_io.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "io_input_mux sc_datamem_io:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32 " "Elaborating entity \"io_input_mux\" for hierarchy \"sc_datamem_io:dmem\|io_input_reg:io_input_regx2\|io_input_mux:io_imput_mux2x32\"" {  } { { "source/io_input_reg.v" "io_imput_mux2x32" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546130 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "io_input_reg.v(28) " "Verilog HDL Case Statement warning at io_input_reg.v(28): incomplete case statement has no default case item" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1528274546131 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y io_input_reg.v(28) " "Verilog HDL Always Construct warning at io_input_reg.v(28): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1528274546132 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] io_input_reg.v(28) " "Inferred latch for \"y\[0\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546133 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] io_input_reg.v(28) " "Inferred latch for \"y\[1\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546133 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] io_input_reg.v(28) " "Inferred latch for \"y\[2\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546133 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] io_input_reg.v(28) " "Inferred latch for \"y\[3\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546133 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] io_input_reg.v(28) " "Inferred latch for \"y\[4\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546133 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] io_input_reg.v(28) " "Inferred latch for \"y\[5\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] io_input_reg.v(28) " "Inferred latch for \"y\[6\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] io_input_reg.v(28) " "Inferred latch for \"y\[7\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] io_input_reg.v(28) " "Inferred latch for \"y\[8\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[9\] io_input_reg.v(28) " "Inferred latch for \"y\[9\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[10\] io_input_reg.v(28) " "Inferred latch for \"y\[10\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[11\] io_input_reg.v(28) " "Inferred latch for \"y\[11\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[12\] io_input_reg.v(28) " "Inferred latch for \"y\[12\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[13\] io_input_reg.v(28) " "Inferred latch for \"y\[13\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[14\] io_input_reg.v(28) " "Inferred latch for \"y\[14\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546134 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[15\] io_input_reg.v(28) " "Inferred latch for \"y\[15\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[16\] io_input_reg.v(28) " "Inferred latch for \"y\[16\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[17\] io_input_reg.v(28) " "Inferred latch for \"y\[17\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[18\] io_input_reg.v(28) " "Inferred latch for \"y\[18\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[19\] io_input_reg.v(28) " "Inferred latch for \"y\[19\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[20\] io_input_reg.v(28) " "Inferred latch for \"y\[20\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[21\] io_input_reg.v(28) " "Inferred latch for \"y\[21\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[22\] io_input_reg.v(28) " "Inferred latch for \"y\[22\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[23\] io_input_reg.v(28) " "Inferred latch for \"y\[23\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546135 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[24\] io_input_reg.v(28) " "Inferred latch for \"y\[24\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[25\] io_input_reg.v(28) " "Inferred latch for \"y\[25\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[26\] io_input_reg.v(28) " "Inferred latch for \"y\[26\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[27\] io_input_reg.v(28) " "Inferred latch for \"y\[27\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[28\] io_input_reg.v(28) " "Inferred latch for \"y\[28\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[29\] io_input_reg.v(28) " "Inferred latch for \"y\[29\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[30\] io_input_reg.v(28) " "Inferred latch for \"y\[30\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[31\] io_input_reg.v(28) " "Inferred latch for \"y\[31\]\" at io_input_reg.v(28)" {  } { { "source/io_input_reg.v" "" { Text "D:/shiyan/other/sc_computer_student/source/io_input_reg.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1528274546136 "|sc_computer|sc_datamem_io:dmem|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sc_display sc_display:show " "Elaborating entity \"sc_display\" for hierarchy \"sc_display:show\"" {  } { { "source/sc_computer.v" "show" { Text "D:/shiyan/other/sc_computer_student/source/sc_computer.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg sc_display:show\|sevenseg:display_0_high " "Elaborating entity \"sevenseg\" for hierarchy \"sc_display:show\|sevenseg:display_0_high\"" {  } { { "source/sc_display.v" "display_0_high" { Text "D:/shiyan/other/sc_computer_student/source/sc_display.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1528274546182 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1528274546542 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528274546635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 16:42:26 2018 " "Processing ended: Wed Jun 06 16:42:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528274546635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528274546635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528274546635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528274546635 ""}
