[INFO][FLOW] Using platform directory ./platforms/nangate45
rm -f  ./results/nangate45/gcd/base/1_*.v ./results/nangate45/gcd/base/1_synth.sdc
rm -f  ./reports/nangate45/gcd/base/synth_*
rm -f  ./logs/nangate45/gcd/base/1_*
rm -f  ./objects/nangate45/gcd/base/mark_hier_stop_modules.tcl
rm -rf _tmp_yosys-abc-*
rm -f ./results/nangate45/gcd/base/2_*floorplan*.odb ./results/nangate45/gcd/base/2_floorplan.sdc ./results/nangate45/gcd/base/2_*.v ./results/nangate45/gcd/base/2_*.def
rm -f ./reports/nangate45/gcd/base/2_*
rm -f ./logs/nangate45/gcd/base/2_*
rm -f ./results/nangate45/gcd/base/3_*place*.odb
rm -f ./results/nangate45/gcd/base/3_place.sdc
rm -f ./results/nangate45/gcd/base/3_*.def ./results/nangate45/gcd/base/3_*.v
rm -f ./reports/nangate45/gcd/base/3_*
rm -f ./logs/nangate45/gcd/base/3_*
rm -rf ./results/nangate45/gcd/base/4_*cts*.odb ./results/nangate45/gcd/base/4_cts.sdc ./results/nangate45/gcd/base/4_*.v ./results/nangate45/gcd/base/4_*.def
rm -f  ./reports/nangate45/gcd/base/4_*
rm -f  ./logs/nangate45/gcd/base/4_*
rm -rf output*/ results*.out.dmp layer_*.mps
rm -rf *.gdid *.log *.met *.sav *.res.dmp
rm -rf ./results/nangate45/gcd/base/route.guide ./results/nangate45/gcd/base/output_guide.mod ./results/nangate45/gcd/base/updated_clks.sdc
rm -rf ./results/nangate45/gcd/base/5_*.odb ./results/nangate45/gcd/base/5_route.sdc ./results/nangate45/gcd/base/5_*.def ./results/nangate45/gcd/base/5_*.v
rm -f  ./reports/nangate45/gcd/base/5_*
rm -f  ./logs/nangate45/gcd/base/5_*
rm -rf ./results/nangate45/gcd/base/6_*.gds ./results/nangate45/gcd/base/6_*.oas ./results/nangate45/gcd/base/6_*.odb ./results/nangate45/gcd/base/6_*.v ./results/nangate45/gcd/base/6_*.def ./results/nangate45/gcd/base/6_*.sdc ./results/nangate45/gcd/base/6_*.spef
rm -rf ./reports/nangate45/gcd/base/6_*.rpt
rm -f  ./logs/nangate45/gcd/base/6_*
rm -f ./reports/nangate45/gcd/base/metadata-base-check.log
rm -f ./reports/nangate45/gcd/base/metadata-base.json
rm -rf ./objects/nangate45/gcd/base
make: 'clean_metadata' is up to date.
[INFO][FLOW] Using platform directory ./platforms/nangate45
./util/markDontUse.py -p "TAPCELL_X1 FILLCELL_X1 AOI211_X1 OAI211_X1" -i platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/gcd/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Marked 4 cells as dont_use
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/gcd/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p ./results/nangate45/gcd/base ./logs/nangate45/gcd/base ./reports/nangate45/gcd/base
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/yosys/bin/yosys -v 3 -c ./scripts/synth.tcl) 2>&1 | tee ./logs/nangate45/gcd/base/1_1_yosys.log
1. Executing Verilog-2005 frontend: ./designs/src/gcd/gcd.v
2. Executing Liberty frontend.
3. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_clkgate.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\gcd'.
4.2.1. Analyzing design hierarchy..
4.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitDpathRTL_0x4d0fc71ead8d3d9e'.
4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\GcdUnitCtrlRTL_0x4d0fc71ead8d3d9e'.
4.2.4. Analyzing design hierarchy..
4.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\RegRst_0x9f365fdf6c8998a'.
4.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\RegEn_0x68db79c4ec1d6e5b'.
4.2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\Subtractor_0x422b1f52edd46a85'.
4.2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0xdd6473406d1a99a'.
4.2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\Mux_0x683fa1a418b072c9'.
4.2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\ZeroComparator_0x422b1f52edd46a85'.
4.2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\LtComparator_0x422b1f52edd46a85'.
4.2.12. Analyzing design hierarchy..
4.2.13. Analyzing design hierarchy..
4.3. Executing PROC pass (convert processes to netlists).
4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.3.4. Executing PROC_INIT pass (extract init attributes).
4.3.5. Executing PROC_ARST pass (detect async resets in processes).
4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
4.3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.3.11. Executing OPT_EXPR pass (perform const folding).
4.4. Executing FLATTEN pass (flatten design).
4.5. Executing OPT_EXPR pass (perform const folding).
4.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7. Executing CHECK pass (checking for obvious problems).
4.8. Executing OPT pass (performing simple optimizations).
4.8.1. Executing OPT_EXPR pass (perform const folding).
4.8.2. Executing OPT_MERGE pass (detect identical cells).
4.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.5. Executing OPT_MERGE pass (detect identical cells).
4.8.6. Executing OPT_DFF pass (perform DFF optimizations).
4.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.8. Executing OPT_EXPR pass (perform const folding).
4.8.9. Rerunning OPT passes. (Maybe there is more to do..)
4.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.8.12. Executing OPT_MERGE pass (detect identical cells).
4.8.13. Executing OPT_DFF pass (perform DFF optimizations).
4.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.15. Executing OPT_EXPR pass (perform const folding).
4.8.16. Finished OPT passes. (There is nothing left to do.)
4.9. Executing FSM pass (extract and optimize FSM).
4.9.1. Executing FSM_DETECT pass (finding FSMs in design).
4.9.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.9.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.9.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.9.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.9.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.10. Executing OPT pass (performing simple optimizations).
4.10.1. Executing OPT_EXPR pass (perform const folding).
4.10.2. Executing OPT_MERGE pass (detect identical cells).
4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.5. Executing OPT_MERGE pass (detect identical cells).
4.10.6. Executing OPT_DFF pass (perform DFF optimizations).
4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.8. Executing OPT_EXPR pass (perform const folding).
4.10.9. Rerunning OPT passes. (Maybe there is more to do..)
4.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.10.12. Executing OPT_MERGE pass (detect identical cells).
4.10.13. Executing OPT_DFF pass (perform DFF optimizations).
4.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.10.15. Executing OPT_EXPR pass (perform const folding).
4.10.16. Finished OPT passes. (There is nothing left to do.)
4.11. Executing WREDUCE pass (reducing word size of cells).
4.12. Executing PEEPOPT pass (run peephole optimizers).
4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
4.14. Executing ALUMACC pass (create $alu and $macc cells).
4.15. Executing SHARE pass (SAT-based resource sharing).
4.16. Executing OPT pass (performing simple optimizations).
4.16.1. Executing OPT_EXPR pass (perform const folding).
4.16.2. Executing OPT_MERGE pass (detect identical cells).
4.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.5. Executing OPT_MERGE pass (detect identical cells).
4.16.6. Executing OPT_DFF pass (perform DFF optimizations).
4.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.8. Executing OPT_EXPR pass (perform const folding).
4.16.9. Rerunning OPT passes. (Maybe there is more to do..)
4.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.16.12. Executing OPT_MERGE pass (detect identical cells).
4.16.13. Executing OPT_DFF pass (perform DFF optimizations).
4.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.15. Executing OPT_EXPR pass (perform const folding).
4.16.16. Finished OPT passes. (There is nothing left to do.)
4.17. Executing MEMORY pass.
4.17.1. Executing OPT_MEM pass (optimize memories).
4.17.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.17.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.17.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.17.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.17.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.17.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.17.9. Executing MEMORY_COLLECT pass (generating $mem cells).
4.18. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19. Executing OPT pass (performing simple optimizations).
4.19.1. Executing OPT_EXPR pass (perform const folding).
4.19.2. Executing OPT_MERGE pass (detect identical cells).
4.19.3. Executing OPT_DFF pass (perform DFF optimizations).
4.19.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.19.5. Finished fast OPT passes.
4.20. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
4.21. Executing OPT pass (performing simple optimizations).
4.21.1. Executing OPT_EXPR pass (perform const folding).
4.21.2. Executing OPT_MERGE pass (detect identical cells).
4.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.21.5. Executing OPT_MERGE pass (detect identical cells).
4.21.6. Executing OPT_SHARE pass.
4.21.7. Executing OPT_DFF pass (perform DFF optimizations).
4.21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
4.21.9. Executing OPT_EXPR pass (perform const folding).
4.21.10. Finished OPT passes. (There is nothing left to do.)
4.22. Executing TECHMAP pass (map to technology primitives).
4.22.1. Executing Verilog-2005 frontend: /home/sumanto/OpenROAD-flow-scripts/tools/install/yosys/bin/../share/yosys/techmap.v
4.22.2. Continuing TECHMAP pass.
4.23. Executing OPT pass (performing simple optimizations).
4.23.1. Executing OPT_EXPR pass (perform const folding).
4.23.2. Executing OPT_MERGE pass (detect identical cells).
4.23.3. Executing OPT_DFF pass (perform DFF optimizations).
4.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.23.5. Finished fast OPT passes.
4.24. Executing ABC pass (technology mapping using ABC).
4.24.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
4.25. Executing OPT pass (performing simple optimizations).
4.25.1. Executing OPT_EXPR pass (perform const folding).
4.25.2. Executing OPT_MERGE pass (detect identical cells).
4.25.3. Executing OPT_DFF pass (perform DFF optimizations).
4.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.25.5. Finished fast OPT passes.
4.26. Executing HIERARCHY pass (managing design hierarchy).
4.26.1. Analyzing design hierarchy..
4.26.2. Analyzing design hierarchy..
4.27. Printing statistics.
4.28. Executing CHECK pass (checking for obvious problems).
5. Executing OPT pass (performing simple optimizations).
5.1. Executing OPT_EXPR pass (perform const folding).
5.2. Executing OPT_MERGE pass (detect identical cells).
5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.5. Executing OPT_MERGE pass (detect identical cells).
5.6. Executing OPT_DFF pass (perform DFF optimizations).
5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
5.8. Executing OPT_EXPR pass (perform const folding).
5.9. Rerunning OPT passes. (Maybe there is more to do..)
5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.12. Executing OPT_MERGE pass (detect identical cells).
5.13. Executing OPT_DFF pass (perform DFF optimizations).
5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
5.15. Executing OPT_EXPR pass (perform const folding).
5.16. Finished OPT passes. (There is nothing left to do.)
6. Executing TECHMAP pass (map to technology primitives).
6.1. Executing Verilog-2005 frontend: ./platforms/nangate45/cells_latch.v
6.2. Continuing TECHMAP pass.
7. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
7.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
8. Executing OPT pass (performing simple optimizations).
8.1. Executing OPT_EXPR pass (perform const folding).
8.2. Executing OPT_MERGE pass (detect identical cells).
8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.5. Executing OPT_MERGE pass (detect identical cells).
8.6. Executing OPT_DFF pass (perform DFF optimizations).
8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
8.8. Executing OPT_EXPR pass (perform const folding).
8.9. Rerunning OPT passes. (Maybe there is more to do..)
8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
8.12. Executing OPT_MERGE pass (detect identical cells).
8.13. Executing OPT_DFF pass (perform DFF optimizations).
8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
8.15. Executing OPT_EXPR pass (perform const folding).
8.16. Finished OPT passes. (There is nothing left to do.)
Using ABC area script.
[FLOW] Set ABC_CLOCK_PERIOD_IN_PS to: 460
9. Executing ABC pass (technology mapping using ABC).
9.1. Extracting gate netlist of module `\gcd' to `<abc-temp-dir>/input.blif'..
9.1.1. Executing ABC.
9.1.2. Re-integrating ABC results.
10. Executing SETUNDEF pass (replace undef values with defined constants).
11. Executing SPLITNETS pass (splitting up multi-bit signals).
12. Executing OPT_CLEAN pass (remove unused cells and wires).
13. Executing HILOMAP pass (mapping to constant drivers).
14. Executing INSBUF pass (insert buffer cells for connected wires).
15. Executing CHECK pass (checking for obvious problems).
16. Printing statistics.
17. Executing Verilog backend.
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: deca6cb8cb, CPU: user 1.07s system 0.04s, MEM: 32.37 MB peak
Yosys 0.13+15 (git sha1 bc027b2ca, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 33% 2x abc (0 sec), 10% 24x opt_expr (0 sec), ...
Elapsed time: 0:02.65[h:]min:sec. CPU time: user 1.55 sys 0.07 (61%). Peak memory: 33556KB.
mkdir -p ./results/nangate45/gcd/base ./logs/nangate45/gcd/base ./reports/nangate45/gcd/base
cp results/nangate45/gcd/base/1_1_yosys.v results/nangate45/gcd/base/1_synth.v
mkdir -p ./results/nangate45/gcd/base ./logs/nangate45/gcd/base ./reports/nangate45/gcd/base
cp designs/nangate45/gcd/constraint.sdc results/nangate45/gcd/base/1_synth.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/floorplan.tcl -metrics ./logs/nangate45/gcd/base/2_1_floorplan.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_1_floorplan.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0222] Reading LEF file: ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0226] Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef
[INFO ODB-0222] Reading LEF file: ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  ./platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 362
[WARNING IFP-0028] Core area lower left (1.000, 1.000) snapped to (1.140, 1.400).
[INFO IFP-0001] Added 21 rows of 161 sites.
[INFO RSZ-0026] Removed 15 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um

==========================================================================
floorplan final check_setup
--------------------------------------------------------------------------

==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns -0.01

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns -0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.00

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ reset (in)
     3    4.23                           reset (net)
                  0.00    0.00    0.09 ^ _498_/B1 (OAI22_X1)
                  0.00    0.01    0.10 v _498_/ZN (OAI22_X1)
     1    1.06                           _002_ (net)
                  0.00    0.00    0.10 v _674_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _674_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.16    0.25    0.25 ^ _672_/Q (DFF_X1)
    41   70.93                           req_rdy (net)
                  0.16    0.00    0.25 ^ _585_/A2 (NOR2_X1)
                  0.06    0.07    0.32 v _585_/ZN (NOR2_X1)
    16   21.85                           _240_ (net)
                  0.06    0.00    0.32 v _646_/A1 (AND2_X1)
                  0.01    0.05    0.37 v _646_/ZN (AND2_X1)
     1    1.54                           _290_ (net)
                  0.01    0.00    0.37 v _647_/A (AOI21_X1)
                  0.03    0.04    0.41 ^ _647_/ZN (AOI21_X1)
     1    1.66                           _291_ (net)
                  0.03    0.00    0.41 ^ _648_/A2 (NAND2_X1)
                  0.01    0.02    0.42 v _648_/ZN (NAND2_X1)
     1    1.06                           _031_ (net)
                  0.01    0.00    0.42 v _702_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _702_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _702_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.16    0.25    0.25 ^ _672_/Q (DFF_X1)
    41   70.93                           req_rdy (net)
                  0.16    0.00    0.25 ^ _585_/A2 (NOR2_X1)
                  0.06    0.07    0.32 v _585_/ZN (NOR2_X1)
    16   21.85                           _240_ (net)
                  0.06    0.00    0.32 v _646_/A1 (AND2_X1)
                  0.01    0.05    0.37 v _646_/ZN (AND2_X1)
     1    1.54                           _290_ (net)
                  0.01    0.00    0.37 v _647_/A (AOI21_X1)
                  0.03    0.04    0.41 ^ _647_/ZN (AOI21_X1)
     1    1.66                           _291_ (net)
                  0.03    0.00    0.41 ^ _648_/A2 (NAND2_X1)
                  0.01    0.02    0.42 v _648_/ZN (NAND2_X1)
     1    1.06                           _031_ (net)
                  0.01    0.00    0.42 v _702_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _702_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-04   5.18e-05   2.77e-06   4.93e-04  45.9%
Combinational          3.15e-04   2.59e-04   8.11e-06   5.81e-04  54.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.53e-04   3.10e-04   1.09e-05   1.07e-03 100.0%
                          70.1%      28.9%       1.0%

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 501 u^2 56% utilization.

Elapsed time: 0:07.15[h:]min:sec. CPU time: user 0.56 sys 0.11 (9%). Peak memory: 93164KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/io_placement_random.tcl -metrics ./logs/nangate45/gcd/base/2_2_floorplan_io.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_2_floorplan_io.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.48[h:]min:sec. CPU time: user 0.38 sys 0.04 (88%). Peak memory: 90204KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/tdms_place.tcl -metrics ./logs/nangate45/gcd/base/2_3_tdms.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_3_tdms_place.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
No macros found: Skipping global_placement
Elapsed time: 0:00.42[h:]min:sec. CPU time: user 0.37 sys 0.04 (97%). Peak memory: 90048KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/macro_place.tcl -metrics ./logs/nangate45/gcd/base/2_4_mplace.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_4_mplace.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
No macros found: Skipping macro_placement
Elapsed time: 0:00.43[h:]min:sec. CPU time: user 0.39 sys 0.02 (95%). Peak memory: 89944KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/tapcell.tcl -metrics ./logs/nangate45/gcd/base/2_5_tapcell.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_5_tapcell.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO TAP-0004] Inserted 42 endcaps.
[INFO TAP-0005] Inserted 0 tapcells.
Elapsed time: 0:00.47[h:]min:sec. CPU time: user 0.36 sys 0.03 (84%). Peak memory: 89736KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/pdn.tcl -metrics ./logs/nangate45/gcd/base/2_6_pdn.json) 2>&1 | tee ./logs/nangate45/gcd/base/2_6_pdn.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:00.67[h:]min:sec. CPU time: user 0.40 sys 0.04 (66%). Peak memory: 92492KB.
cp results/nangate45/gcd/base/2_6_floorplan_pdn.odb results/nangate45/gcd/base/2_floorplan.odb
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/global_place_skip_io.tcl -metrics ./logs/nangate45/gcd/base/3_1_place_gp_skip_io.json) 2>&1 | tee ./logs/nangate45/gcd/base/3_1_place_gp_skip_io.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 389
[INFO GPL-0007] NumPlaceInstances: 347
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 418
[INFO GPL-0011] NumPins: 1187
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65480 65480
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2005640000
[INFO GPL-0019] Util(%): 56.45
[INFO GPL-0020] StdInstsArea: 2005640000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 640
[INFO GPL-0032] FillerInit: NumGNets: 418
[INFO GPL-0033] FillerInit: NumGPins: 1187
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 5779942
[INFO GPL-0025] IdealBinArea: 5779942
[INFO GPL-0026] IdealBinCnt: 622
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 389
[INFO GPL-0007] NumPlaceInstances: 347
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 418
[INFO GPL-0011] NumPins: 1133
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65480 65480
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2005640000
[INFO GPL-0019] Util(%): 56.45
[INFO GPL-0020] StdInstsArea: 2005640000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 488
[INFO GPL-0032] FillerInit: NumGNets: 418
[INFO GPL-0033] FillerInit: NumGPins: 1133
[INFO GPL-0023] TargetDensity: 0.77
[INFO GPL-0024] AveragePlaceInstArea: 5779942
[INFO GPL-0025] IdealBinArea: 7462417
[INFO GPL-0026] IdealBinCnt: 482
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.957233 HPWL: 628064
[NesterovSolve] Iter: 10 overflow: 0.968849 HPWL: 360971
[NesterovSolve] Iter: 20 overflow: 0.968501 HPWL: 360025
[NesterovSolve] Iter: 30 overflow: 0.969103 HPWL: 359746
[NesterovSolve] Iter: 40 overflow: 0.968732 HPWL: 359725
[NesterovSolve] Iter: 50 overflow: 0.968749 HPWL: 359940
[NesterovSolve] Iter: 60 overflow: 0.968589 HPWL: 360387
[NesterovSolve] Iter: 70 overflow: 0.968343 HPWL: 361205
[NesterovSolve] Iter: 80 overflow: 0.967888 HPWL: 362856
[NesterovSolve] Iter: 90 overflow: 0.9672 HPWL: 365545
[NesterovSolve] Iter: 100 overflow: 0.966078 HPWL: 368998
[NesterovSolve] Iter: 110 overflow: 0.96383 HPWL: 373572
[NesterovSolve] Iter: 120 overflow: 0.961244 HPWL: 379362
[NesterovSolve] Iter: 130 overflow: 0.956102 HPWL: 387637
[NesterovSolve] Iter: 140 overflow: 0.947439 HPWL: 437023
[NesterovSolve] Iter: 150 overflow: 0.903833 HPWL: 595112
[NesterovSolve] Iter: 160 overflow: 0.864371 HPWL: 697745
[NesterovSolve] Iter: 170 overflow: 0.849686 HPWL: 769655
[NesterovSolve] Iter: 180 overflow: 0.817043 HPWL: 873652
[NesterovSolve] Iter: 190 overflow: 0.78097 HPWL: 958043
[NesterovSolve] Iter: 200 overflow: 0.738431 HPWL: 1049995
[NesterovSolve] Iter: 210 overflow: 0.696888 HPWL: 1173343
[NesterovSolve] Iter: 220 overflow: 0.655087 HPWL: 1277623
[NesterovSolve] Iter: 230 overflow: 0.608745 HPWL: 1391923
[NesterovSolve] Iter: 240 overflow: 0.555286 HPWL: 1476992
[NesterovSolve] Iter: 250 overflow: 0.502617 HPWL: 1565955
[NesterovSolve] Iter: 260 overflow: 0.44499 HPWL: 1642585
[NesterovSolve] Iter: 270 overflow: 0.400578 HPWL: 1721936
[NesterovSolve] Iter: 280 overflow: 0.356026 HPWL: 1798833
[NesterovSolve] Iter: 290 overflow: 0.319869 HPWL: 1853631
[NesterovSolve] Iter: 300 overflow: 0.286014 HPWL: 1914622
[NesterovSolve] Iter: 310 overflow: 0.254878 HPWL: 1954938
[NesterovSolve] Iter: 320 overflow: 0.226324 HPWL: 1999700
[NesterovSolve] Iter: 330 overflow: 0.192573 HPWL: 2015830
[NesterovSolve] Iter: 340 overflow: 0.16681 HPWL: 2031257
[NesterovSolve] Iter: 350 overflow: 0.138143 HPWL: 2059234
[NesterovSolve] Iter: 360 overflow: 0.113805 HPWL: 2088745
[NesterovSolve] Finished with Overflow: 0.099028
Elapsed time: 0:00.52[h:]min:sec. CPU time: user 0.48 sys 0.03 (97%). Peak memory: 91244KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/io_placement.tcl -metrics ./logs/nangate45/gcd/base/3_2_place_iop.json) 2>&1 | tee ./logs/nangate45/gcd/base/3_2_place_iop.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Found 0 macro blocks.
Using 1u default distance from corners.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots          228
[INFO PPL-0002] Number of I/O            54
[INFO PPL-0003] Number of I/O w/sink     54
[INFO PPL-0004] Number of I/O w/o sink   0
[INFO PPL-0005] Slots per section        200
[INFO PPL-0006] Slots increase factor    0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 538.28 um.
Elapsed time: 0:00.42[h:]min:sec. CPU time: user 0.37 sys 0.03 (98%). Peak memory: 90808KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/global_place.tcl -metrics ./logs/nangate45/gcd/base/3_3_place_gp.json) 2>&1 | tee ./logs/nangate45/gcd/base/3_3_place_gp.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 389
[INFO GPL-0007] NumPlaceInstances: 347
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 418
[INFO GPL-0011] NumPins: 1187
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65480 65480
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2005640000
[INFO GPL-0019] Util(%): 56.45
[INFO GPL-0020] StdInstsArea: 2005640000
[INFO GPL-0021] MacroInstsArea: 0
[INFO GPL-0031] FillerInit: NumGCells: 640
[INFO GPL-0032] FillerInit: NumGNets: 418
[INFO GPL-0033] FillerInit: NumGPins: 1187
[INFO GPL-0023] TargetDensity: 1.00
[INFO GPL-0024] AveragePlaceInstArea: 5779942
[INFO GPL-0025] IdealBinArea: 5779942
[INFO GPL-0026] IdealBinCnt: 622
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: 380 2800
[INFO GPL-0004] CoreAreaLxLy: 2280 2800
[INFO GPL-0005] CoreAreaUxUy: 63460 61600
[INFO GPL-0006] NumInstances: 389
[INFO GPL-0007] NumPlaceInstances: 347
[INFO GPL-0008] NumFixedInstances: 42
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 418
[INFO GPL-0011] NumPins: 1187
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 65480 65480
[INFO GPL-0014] CoreAreaLxLy: 2280 2800
[INFO GPL-0015] CoreAreaUxUy: 63460 61600
[INFO GPL-0016] CoreArea: 3597384000
[INFO GPL-0017] NonPlaceInstsArea: 44688000
[INFO GPL-0018] PlaceInstsArea: 2005640000
[INFO GPL-0019] Util(%): 56.45
[INFO GPL-0020] StdInstsArea: 2005640000
[INFO GPL-0021] MacroInstsArea: 0
[InitialPlace]  Iter: 1 CG residual: 0.00000006 HPWL: 5190695
[InitialPlace]  Iter: 2 CG residual: 0.00000011 HPWL: 4651465
[InitialPlace]  Iter: 3 CG residual: 0.00000008 HPWL: 4643586
[InitialPlace]  Iter: 4 CG residual: 0.00000006 HPWL: 4641016
[InitialPlace]  Iter: 5 CG residual: 0.00000008 HPWL: 4629452
[INFO GPL-0031] FillerInit: NumGCells: 412
[INFO GPL-0032] FillerInit: NumGNets: 418
[INFO GPL-0033] FillerInit: NumGPins: 1187
[INFO GPL-0023] TargetDensity: 0.66
[INFO GPL-0024] AveragePlaceInstArea: 5779942
[INFO GPL-0025] IdealBinArea: 8735883
[INFO GPL-0026] IdealBinCnt: 411
[INFO GPL-0027] TotalBinArea: 3597384000
[INFO GPL-0028] BinCnt: 16 16
[INFO GPL-0029] BinSize: 3824 3675
[INFO GPL-0030] NumBins: 256
[NesterovSolve] Iter: 1 overflow: 0.707814 HPWL: 2825095
[INFO GPL-0100] worst slack -4.92e-11
[INFO GPL-0103] Weighted 40 nets.
[INFO GPL-0100] worst slack -5.09e-11
[INFO GPL-0103] Weighted 40 nets.
[NesterovSolve] Iter: 10 overflow: 0.597562 HPWL: 2957177
[NesterovSolve] Snapshot saved at iter = 9
[NesterovSolve] Iter: 20 overflow: 0.562986 HPWL: 2945997
[NesterovSolve] Iter: 30 overflow: 0.560091 HPWL: 2932049
[NesterovSolve] Iter: 40 overflow: 0.564557 HPWL: 2936799
[NesterovSolve] Iter: 50 overflow: 0.566587 HPWL: 2939534
[NesterovSolve] Iter: 60 overflow: 0.564889 HPWL: 2936881
[NesterovSolve] Iter: 70 overflow: 0.563793 HPWL: 2934836
[NesterovSolve] Iter: 80 overflow: 0.564807 HPWL: 2936043
[NesterovSolve] Iter: 90 overflow: 0.564753 HPWL: 2936961
[NesterovSolve] Iter: 100 overflow: 0.563856 HPWL: 2936629
[NesterovSolve] Iter: 110 overflow: 0.563025 HPWL: 2936140
[NesterovSolve] Iter: 120 overflow: 0.56172 HPWL: 2935981
[NesterovSolve] Iter: 130 overflow: 0.559073 HPWL: 2935649
[NesterovSolve] Iter: 140 overflow: 0.554553 HPWL: 2934351
[NesterovSolve] Iter: 150 overflow: 0.546983 HPWL: 2931452
[NesterovSolve] Iter: 160 overflow: 0.534967 HPWL: 2925895
[NesterovSolve] Iter: 170 overflow: 0.517224 HPWL: 2918031
[NesterovSolve] Iter: 180 overflow: 0.497132 HPWL: 2910656
[INFO GPL-0100] worst slack -4.25e-11
[INFO GPL-0103] Weighted 41 nets.
[NesterovSolve] Iter: 190 overflow: 0.474143 HPWL: 2900093
[NesterovSolve] Iter: 200 overflow: 0.448943 HPWL: 2890738
[NesterovSolve] Iter: 210 overflow: 0.420748 HPWL: 2885081
[NesterovSolve] Iter: 220 overflow: 0.388908 HPWL: 2882292
[NesterovSolve] Iter: 230 overflow: 0.356623 HPWL: 2876910
[NesterovSolve] Iter: 240 overflow: 0.331713 HPWL: 2881010
[NesterovSolve] Iter: 250 overflow: 0.308146 HPWL: 2888377
[INFO GPL-0100] worst slack -5.45e-11
[INFO GPL-0103] Weighted 40 nets.
[NesterovSolve] Iter: 260 overflow: 0.281648 HPWL: 2896432
[NesterovSolve] Iter: 270 overflow: 0.25111 HPWL: 2904881
[NesterovSolve] Iter: 280 overflow: 0.222269 HPWL: 2915929
[INFO GPL-0100] worst slack -5.39e-11
[INFO GPL-0103] Weighted 40 nets.
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileLxLy: 0 0
[INFO GPL-0037] TileSize: 4200 4200
[INFO GPL-0038] TileCnt: 15 15
[INFO GPL-0039] numRoutingLayers: 10
[INFO GPL-0040] NumTiles: 225
[INFO GPL-0063] TotalRouteOverflowH2: 0.0
[INFO GPL-0064] TotalRouteOverflowV2: 0.0
[INFO GPL-0065] OverflowTileCnt2: 0
[INFO GPL-0066] 0.5%RC: 1.0
[INFO GPL-0067] 1.0%RC: 1.0
[INFO GPL-0068] 2.0%RC: 0.9772727340459824
[INFO GPL-0069] 5.0%RC: 0.9090909179376097
[INFO GPL-0070] 0.5rcK: 1.0
[INFO GPL-0071] 1.0rcK: 1.0
[INFO GPL-0072] 2.0rcK: 0.0
[INFO GPL-0073] 5.0rcK: 0.0
[INFO GPL-0074] FinalRC: 1.0
[NesterovSolve] Iter: 290 overflow: 0.192872 HPWL: 2921686
[NesterovSolve] Iter: 300 overflow: 0.172087 HPWL: 2936093
[NesterovSolve] Iter: 310 overflow: 0.150919 HPWL: 2951350
[INFO GPL-0100] worst slack -5.36e-11
[INFO GPL-0103] Weighted 41 nets.
[NesterovSolve] Iter: 320 overflow: 0.131109 HPWL: 2975845
[NesterovSolve] Iter: 330 overflow: 0.112656 HPWL: 2992569
[NesterovSolve] Finished with Overflow: 0.098865

==========================================================================
global place check_setup
--------------------------------------------------------------------------

==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -0.63

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ reset (in)
     3    4.80                           reset (net)
                  0.00    0.00    0.09 ^ _498_/B1 (OAI22_X1)
                  0.00    0.01    0.10 v _498_/ZN (OAI22_X1)
     1    1.32                           _002_ (net)
                  0.00    0.00    0.10 v _674_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _674_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.19    0.28    0.28 ^ _672_/Q (DFF_X1)
    41   84.21                           req_rdy (net)
                  0.19    0.00    0.28 ^ _585_/A2 (NOR2_X1)
                  0.07    0.10    0.38 v _585_/ZN (NOR2_X1)
    16   30.95                           _240_ (net)
                  0.07    0.00    0.38 v _669_/A1 (AND2_X1)
                  0.01    0.05    0.43 v _669_/ZN (AND2_X1)
     1    1.64                           _309_ (net)
                  0.01    0.00    0.43 v _670_/A (AOI21_X1)
                  0.03    0.04    0.47 ^ _670_/ZN (AOI21_X1)
     1    1.77                           _310_ (net)
                  0.03    0.00    0.47 ^ _671_/A2 (NAND2_X1)
                  0.01    0.02    0.48 v _671_/ZN (NAND2_X1)
     1    1.08                           _035_ (net)
                  0.01    0.00    0.48 v _706_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _706_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.19    0.28    0.28 ^ _672_/Q (DFF_X1)
    41   84.21                           req_rdy (net)
                  0.19    0.00    0.28 ^ _585_/A2 (NOR2_X1)
                  0.07    0.10    0.38 v _585_/ZN (NOR2_X1)
    16   30.95                           _240_ (net)
                  0.07    0.00    0.38 v _669_/A1 (AND2_X1)
                  0.01    0.05    0.43 v _669_/ZN (AND2_X1)
     1    1.64                           _309_ (net)
                  0.01    0.00    0.43 v _670_/A (AOI21_X1)
                  0.03    0.04    0.47 ^ _670_/ZN (AOI21_X1)
     1    1.77                           _310_ (net)
                  0.03    0.00    0.47 ^ _671_/A2 (NAND2_X1)
                  0.01    0.02    0.48 v _671_/ZN (NAND2_X1)
     1    1.08                           _035_ (net)
                  0.01    0.00    0.48 v _706_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _706_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-04   5.66e-05   2.77e-06   4.98e-04  44.7%
Combinational          3.19e-04   2.89e-04   8.11e-06   6.15e-04  55.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.57e-04   3.45e-04   1.09e-05   1.11e-03 100.0%
                          68.0%      31.0%       1.0%

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 513 u^2 57% utilization.

Elapsed time: 0:01.59[h:]min:sec. CPU time: user 1.27 sys 0.10 (86%). Peak memory: 194320KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/resize.tcl -metrics ./logs/nangate45/gcd/base/3_4_resizer.json) 2>&1 | tee ./logs/nangate45/gcd/base/3_4_resizer.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre check_setup
--------------------------------------------------------------------------

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns -0.63

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns -0.06

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack -0.06

==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: reset (input port clocked by core_clock)
Endpoint: _674_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ reset (in)
     3    4.80                           reset (net)
                  0.00    0.00    0.09 ^ _498_/B1 (OAI22_X1)
                  0.00    0.01    0.10 v _498_/ZN (OAI22_X1)
     1    1.32                           _002_ (net)
                  0.00    0.00    0.10 v _674_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _674_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.19    0.28    0.28 ^ _672_/Q (DFF_X1)
    41   84.21                           req_rdy (net)
                  0.19    0.00    0.28 ^ _585_/A2 (NOR2_X1)
                  0.07    0.10    0.38 v _585_/ZN (NOR2_X1)
    16   30.95                           _240_ (net)
                  0.07    0.00    0.38 v _669_/A1 (AND2_X1)
                  0.01    0.05    0.43 v _669_/ZN (AND2_X1)
     1    1.64                           _309_ (net)
                  0.01    0.00    0.43 v _670_/A (AOI21_X1)
                  0.03    0.04    0.47 ^ _670_/ZN (AOI21_X1)
     1    1.77                           _310_ (net)
                  0.03    0.00    0.47 ^ _671_/A2 (NAND2_X1)
                  0.01    0.02    0.48 v _671_/ZN (NAND2_X1)
     1    1.08                           _035_ (net)
                  0.01    0.00    0.48 v _706_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _706_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _672_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _706_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _672_/CK (DFF_X1)
                  0.19    0.28    0.28 ^ _672_/Q (DFF_X1)
    41   84.21                           req_rdy (net)
                  0.19    0.00    0.28 ^ _585_/A2 (NOR2_X1)
                  0.07    0.10    0.38 v _585_/ZN (NOR2_X1)
    16   30.95                           _240_ (net)
                  0.07    0.00    0.38 v _669_/A1 (AND2_X1)
                  0.01    0.05    0.43 v _669_/ZN (AND2_X1)
     1    1.64                           _309_ (net)
                  0.01    0.00    0.43 v _670_/A (AOI21_X1)
                  0.03    0.04    0.47 ^ _670_/ZN (AOI21_X1)
     1    1.77                           _310_ (net)
                  0.03    0.00    0.47 ^ _671_/A2 (NAND2_X1)
                  0.01    0.02    0.48 v _671_/ZN (NAND2_X1)
     1    1.08                           _035_ (net)
                  0.01    0.00    0.48 v _706_/D (DFF_X1)
                                  0.48   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                                  0.46 ^ _706_/CK (DFF_X1)
                         -0.04    0.42   library setup time
                                  0.42   data required time
-----------------------------------------------------------------------------
                                  0.42   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.06   slack (VIOLATED)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.39e-04   5.66e-05   2.77e-06   4.98e-04  44.7%
Combinational          3.19e-04   2.89e-04   8.11e-06   6.15e-04  55.3%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.57e-04   3.45e-04   1.09e-05   1.11e-03 100.0%
                          68.0%      31.0%       1.0%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 513 u^2 57% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
389

==========================================================================
pin_count
--------------------------------------------------------------------------
1133

Perform port buffering...
[INFO RSZ-0027] Inserted 35 input buffers.
[INFO RSZ-0028] Inserted 18 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0039] Resized 39 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer check_setup
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns -0.76

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _673_/CK (DFF_X1)
                  0.01    0.08    0.08 v _673_/Q (DFF_X1)
     2    2.55                           ctrl.state.out[1] (net)
                  0.01    0.00    0.08 v _505_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _505_/ZN (NAND2_X1)
     1    1.80                           _177_ (net)
                  0.01    0.00    0.10 ^ _506_/A (OAI21_X1)
                  0.01    0.01    0.11 v _506_/ZN (OAI21_X1)
     1    1.23                           _001_ (net)
                  0.01    0.00    0.11 v _673_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _673_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _692_/CK (DFF_X2)
                  0.01    0.12    0.12 ^ _692_/Q (DFF_X2)
     5    9.08                           dpath.a_lt_b$in0[1] (net)
                  0.01    0.00    0.12 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.13 v _350_/ZN (NOR2_X1)
     1    1.67                           _041_ (net)
                  0.01    0.00    0.13 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.18 ^ _351_/ZN (OAI21_X1)
     3    6.05                           _042_ (net)
                  0.04    0.00    0.18 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.20 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.20 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.23 ^ _367_/ZN (NAND2_X1)
     3    6.00                           _058_ (net)
                  0.02    0.00    0.23 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.25 v _376_/ZN (NAND2_X1)
     1    3.05                           _067_ (net)
                  0.01    0.00    0.25 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.27 ^ _393_/ZN (NAND2_X2)
     5   11.68                           _084_ (net)
                  0.02    0.00    0.27 ^ _404_/A1 (NAND2_X1)
                  0.01    0.01    0.29 v _404_/ZN (NAND2_X1)
     1    1.58                           _095_ (net)
                  0.01    0.00    0.29 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.31 ^ _415_/ZN (NAND2_X1)
     3    6.11                           _106_ (net)
                  0.02    0.00    0.31 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.33 v _421_/ZN (NAND2_X1)
     1    1.62                           _112_ (net)
                  0.01    0.00    0.33 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.35 ^ _427_/ZN (NAND2_X1)
     2    4.13                           _118_ (net)
                  0.01    0.00    0.35 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.37 v _431_/ZN (NAND2_X1)
     2    3.33                           _122_ (net)
                  0.01    0.00    0.37 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.38 ^ _433_/ZN (NAND2_X1)
     1    1.66                           _124_ (net)
                  0.01    0.00    0.38 ^ _437_/A1 (NAND2_X1)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X1)
     2    2.54                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.42 v _439_/ZN (AND2_X1)
     1    1.32                           net43 (net)
                  0.01    0.00    0.42 v output43/A (BUF_X1)
                  0.00    0.02    0.44 v output43/Z (BUF_X1)
     1    0.22                           resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _692_/CK (DFF_X2)
                  0.01    0.12    0.12 ^ _692_/Q (DFF_X2)
     5    9.08                           dpath.a_lt_b$in0[1] (net)
                  0.01    0.00    0.12 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.13 v _350_/ZN (NOR2_X1)
     1    1.67                           _041_ (net)
                  0.01    0.00    0.13 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.18 ^ _351_/ZN (OAI21_X1)
     3    6.05                           _042_ (net)
                  0.04    0.00    0.18 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.20 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.20 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.23 ^ _367_/ZN (NAND2_X1)
     3    6.00                           _058_ (net)
                  0.02    0.00    0.23 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.25 v _376_/ZN (NAND2_X1)
     1    3.05                           _067_ (net)
                  0.01    0.00    0.25 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.27 ^ _393_/ZN (NAND2_X2)
     5   11.68                           _084_ (net)
                  0.02    0.00    0.27 ^ _404_/A1 (NAND2_X1)
                  0.01    0.01    0.29 v _404_/ZN (NAND2_X1)
     1    1.58                           _095_ (net)
                  0.01    0.00    0.29 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.31 ^ _415_/ZN (NAND2_X1)
     3    6.11                           _106_ (net)
                  0.02    0.00    0.31 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.33 v _421_/ZN (NAND2_X1)
     1    1.62                           _112_ (net)
                  0.01    0.00    0.33 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.35 ^ _427_/ZN (NAND2_X1)
     2    4.13                           _118_ (net)
                  0.01    0.00    0.35 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.37 v _431_/ZN (NAND2_X1)
     2    3.33                           _122_ (net)
                  0.01    0.00    0.37 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.38 ^ _433_/ZN (NAND2_X1)
     1    1.66                           _124_ (net)
                  0.01    0.00    0.38 ^ _437_/A1 (NAND2_X1)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X1)
     2    2.54                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.42 v _439_/ZN (AND2_X1)
     1    1.32                           net43 (net)
                  0.01    0.00    0.42 v output43/A (BUF_X1)
                  0.00    0.02    0.44 v output43/Z (BUF_X1)
     1    0.22                           resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09322796016931534

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4696

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
14.317660331726074

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8936

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.4450

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
-0.0770

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
-17.303371

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.53e-04   5.84e-05   3.16e-06   5.15e-04  47.0%
Combinational          3.01e-04   2.71e-04   8.60e-06   5.80e-04  53.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.54e-04   3.29e-04   1.18e-05   1.09e-03 100.0%
                          68.9%      30.0%       1.1%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 541 u^2 60% utilization.


==========================================================================
instance_count
--------------------------------------------------------------------------
442

==========================================================================
pin_count
--------------------------------------------------------------------------
1239

Elapsed time: 0:00.72[h:]min:sec. CPU time: user 0.66 sys 0.03 (96%). Peak memory: 97960KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/detail_place.tcl -metrics ./logs/nangate45/gcd/base/3_5_opendp.json) 2>&1 | tee ./logs/nangate45/gcd/base/3_5_opendp.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Placement Analysis
---------------------------------
total displacement        414.6 u
average displacement        0.9 u
max displacement            5.1 u
original HPWL            1547.8 u
legalized HPWL           1919.2 u
delta HPWL                   24 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 442 cells, 54 terminals, 471 edges and 1293 pins.
[INFO DPO-0109] Network stats: inst 496, edges 471, pins 1293
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 96 fixed cells (excluded terminal_NI).
[INFO DPO-0318] Collected 400 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (2280, 2800) - (63460, 61600)
[INFO DPO-0310] Assigned 400 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 3.926815e+06.
[INFO DPO-0302] End of matching; objective is 3.892230e+06, improvement is 0.88 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 3.756530e+06.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 3.717360e+06.
[INFO DPO-0306] Pass   3 of global swaps; hpwl is 3.704560e+06.
[INFO DPO-0307] End of global swaps; objective is 3.704560e+06, improvement is 4.82 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 3.688935e+06.
[INFO DPO-0309] End of vertical swaps; objective is 3.688935e+06, improvement is 0.42 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 3.654120e+06.
[INFO DPO-0305] End of reordering; objective is 3.654120e+06, improvement is 0.94 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 8000 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 8000, swaps 1819, moves  1935 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.654120e+06, Scratch cost 3.589015e+06, Incremental cost 3.589015e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.589015e+06.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 1.78 percent.
[INFO DPO-0332] End of pass, Generator displacement called 8000 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 16000, swaps 3521, moves  3913 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.589015e+06, Scratch cost 3.543315e+06, Incremental cost 3.543315e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.543315e+06.
[INFO DPO-0327] Pass   2 of random improver; improvement in cost is 1.27 percent.
[INFO DPO-0332] End of pass, Generator displacement called 8000 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 24000, swaps 5128, moves  5985 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 3.543315e+06, Scratch cost 3.530060e+06, Incremental cost 3.530060e+06, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 3.530060e+06.
[INFO DPO-0327] Pass   3 of random improver; improvement in cost is 0.37 percent.
[INFO DPO-0328] End of random improver; improvement is 3.395072 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 180 cell orientations for row compatibility.
[INFO DPO-0383] Performed 146 cell flips.
[INFO DPO-0384] End of flipping; objective is 3.442070e+06, improvement is 2.49 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL             1919.2 u
Final HPWL                1664.1 u
Delta HPWL                 -13.3 %

[INFO DPL-0020] Mirrored 21 instances
[INFO DPL-0021] HPWL before            1664.1 u
[INFO DPL-0022] HPWL after             1661.9 u
[INFO DPL-0023] HPWL delta               -0.1 %
[INFO FLW-0012] Placement violations .

==========================================================================
detailed place check_setup
--------------------------------------------------------------------------

==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -0.82

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _673_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: _673_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _673_/CK (DFF_X1)
                  0.01    0.08    0.08 v _673_/Q (DFF_X1)
     2    2.59                           ctrl.state.out[1] (net)
                  0.01    0.00    0.08 v _505_/A2 (NAND2_X1)
                  0.01    0.02    0.10 ^ _505_/ZN (NAND2_X1)
     1    1.81                           _177_ (net)
                  0.01    0.00    0.10 ^ _506_/A (OAI21_X1)
                  0.01    0.01    0.11 v _506_/ZN (OAI21_X1)
     1    1.28                           _001_ (net)
                  0.01    0.00    0.11 v _673_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _673_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.12 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.12 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.13 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.13 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.18 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.18 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.20 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.20 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.23 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.23 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.25 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.25 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.27 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.27 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.29 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.29 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.31 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.31 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.33 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.33 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.35 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.35 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.37 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.37 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.38 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.38 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.40 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.43 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.12 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.12 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.13 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.13 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.18 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.18 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.20 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.20 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.23 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.23 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.25 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.25 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.27 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.27 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.29 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.29 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.31 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.31 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.33 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.33 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.35 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.35 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.37 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.37 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.38 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.38 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.40 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.43 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                  0.00    0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (ideal)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.09315609931945801

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4692

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
14.175725936889648

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.4475

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.0795

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.765363

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.53e-04   5.85e-05   3.16e-06   5.15e-04  45.6%
Combinational          3.31e-04   2.75e-04   8.60e-06   6.14e-04  54.4%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.84e-04   3.33e-04   1.18e-05   1.13e-03 100.0%
                          69.5%      29.5%       1.0%

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 541 u^2 60% utilization.

Elapsed time: 0:00.76[h:]min:sec. CPU time: user 0.66 sys 0.03 (92%). Peak memory: 93660KB.
cp results/nangate45/gcd/base/3_5_place_dp.odb results/nangate45/gcd/base/3_place.odb
cp results/nangate45/gcd/base/2_floorplan.sdc results/nangate45/gcd/base/3_place.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/cts.tcl -metrics ./logs/nangate45/gcd/base/4_1_cts.json) 2>&1 | tee ./logs/nangate45/gcd/base/4_1_cts.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO CTS-0049] Characterization buffer is: BUF_X4.
[INFO CTS-0039] Number of created patterns = 12240.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           35          1           12          
[WARNING CTS-0043] 1632 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 12240.
[INFO CTS-0047]     Number of keys in characterization LUT: 1660.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "core_clock".
[INFO CTS-0010]  Clock net "clk" has 35 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 35.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 30 and with maximum cluster diameter of 100.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0023]  Original sink region: [(6260, 4030), (59850, 57570)].
[INFO CTS-0024]  Normalized sink region: [(0.447143, 0.287857), (4.275, 4.11214)].
[INFO CTS-0025]     Width:  3.8279.
[INFO CTS-0026]     Height: 3.8243.
[WARNING CTS-0045] Creating fake entries in the LUT.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 1.9139 X 3.8243
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 1.9139 X 1.9121
[INFO CTS-0034]     Segment length (rounded): 1.
    Key: 12276 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 1 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 35.
[INFO CTS-0018]     Created 5 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 2.
[INFO CTS-0015]     Created 5 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 6:1, 8:1, 10:1, 11:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 35
[INFO CTS-0100]  Leaf buffers 0
[INFO CTS-0101]  Average sink wire length 49.86 um
[INFO CTS-0102]  Path depth 2 - 2

==========================================================================
cts pre-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts pre-repair report_tns
--------------------------------------------------------------------------
tns -1.51

==========================================================================
cts pre-repair report_wns
--------------------------------------------------------------------------
wns -0.14

==========================================================================
cts pre-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.14

==========================================================================
cts pre-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_675_/CK ^
   0.05
_686_/CK ^
   0.05      0.00       0.00


==========================================================================
cts pre-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ req_msg[19] (in)
     1    1.16                           req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
                  0.01    0.02    0.11 ^ input11/Z (BUF_X1)
     1    1.68                           net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
     1    1.63                           _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
                  0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
     1    1.27                           _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts pre-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.18 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.18 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.19 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.19 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.29 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.29 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.31 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.31 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.35 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.35 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.39 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.39 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.41 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.41 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.43 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.43 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.44 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.46 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.46 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.48 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
                  0.00    0.02    0.50 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
cts pre-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.18 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.18 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.19 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.19 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.29 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.29 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.31 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.31 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.35 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.35 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.39 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.39 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.41 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.41 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.43 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.43 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.44 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.46 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.46 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.48 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
                  0.00    0.02    0.50 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
cts pre-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts pre-repair max_slew_check_slack
--------------------------------------------------------------------------
0.09315866231918335

==========================================================================
cts pre-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts pre-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4692

==========================================================================
cts pre-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts pre-repair max_capacitance_check_slack
--------------------------------------------------------------------------
14.175725936889648

==========================================================================
cts pre-repair max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts pre-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
cts pre-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts pre-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts pre-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts pre-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts pre-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts pre-repair critical path delay
--------------------------------------------------------------------------
0.5049

==========================================================================
cts pre-repair critical path slack
--------------------------------------------------------------------------
-0.1369

==========================================================================
cts pre-repair slack div critical path delay
--------------------------------------------------------------------------
-27.114280

==========================================================================
cts pre-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.50e-04   5.85e-05   3.16e-06   5.12e-04  34.2%
Combinational          5.21e-04   4.53e-04   9.03e-06   9.83e-04  65.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.72e-04   5.12e-04   1.22e-05   1.50e-03 100.0%
                          65.0%      34.2%       0.8%

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 550 u^2 61% utilization.

[INFO RSZ-0058] Using max wire length 661um.

==========================================================================
cts post-repair check_setup
--------------------------------------------------------------------------

==========================================================================
cts post-repair report_tns
--------------------------------------------------------------------------
tns -1.51

==========================================================================
cts post-repair report_wns
--------------------------------------------------------------------------
wns -0.14

==========================================================================
cts post-repair report_worst_slack
--------------------------------------------------------------------------
worst slack -0.14

==========================================================================
cts post-repair report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_675_/CK ^
   0.05
_686_/CK ^
   0.05      0.00       0.00


==========================================================================
cts post-repair report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ req_msg[19] (in)
     1    1.16                           req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
                  0.01    0.02    0.11 ^ input11/Z (BUF_X1)
     1    1.68                           net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
     1    1.63                           _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
                  0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
     1    1.27                           _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts post-repair report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.18 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.18 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.19 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.19 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.29 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.29 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.31 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.31 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.35 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.35 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.39 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.39 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.41 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.41 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.43 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.43 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.44 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.46 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.46 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.48 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
                  0.00    0.02    0.50 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
cts post-repair report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _692_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.18                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _692_/CK (DFF_X2)
                  0.02    0.12    0.18 ^ _692_/Q (DFF_X2)
     5    9.21                           dpath.a_lt_b$in0[1] (net)
                  0.02    0.00    0.18 ^ _350_/A2 (NOR2_X1)
                  0.01    0.01    0.19 v _350_/ZN (NOR2_X1)
     1    1.61                           _041_ (net)
                  0.01    0.00    0.19 v _351_/B2 (OAI21_X1)
                  0.04    0.05    0.24 ^ _351_/ZN (OAI21_X1)
     3    6.06                           _042_ (net)
                  0.04    0.00    0.24 ^ _363_/A1 (NAND2_X1)
                  0.01    0.02    0.26 v _363_/ZN (NAND2_X1)
     1    1.72                           _054_ (net)
                  0.01    0.00    0.26 v _367_/A1 (NAND2_X1)
                  0.02    0.03    0.29 ^ _367_/ZN (NAND2_X1)
     3    6.19                           _058_ (net)
                  0.02    0.00    0.29 ^ _376_/A1 (NAND2_X1)
                  0.01    0.02    0.31 v _376_/ZN (NAND2_X1)
     1    3.19                           _067_ (net)
                  0.01    0.00    0.31 v _393_/A1 (NAND2_X2)
                  0.02    0.03    0.33 ^ _393_/ZN (NAND2_X2)
     5   11.65                           _084_ (net)
                  0.02    0.00    0.33 ^ _404_/A1 (NAND2_X1)
                  0.01    0.02    0.35 v _404_/ZN (NAND2_X1)
     1    1.63                           _095_ (net)
                  0.01    0.00    0.35 v _415_/A1 (NAND2_X1)
                  0.02    0.02    0.37 ^ _415_/ZN (NAND2_X1)
     3    6.10                           _106_ (net)
                  0.02    0.00    0.37 ^ _421_/A1 (NAND2_X1)
                  0.01    0.02    0.39 v _421_/ZN (NAND2_X1)
     1    1.69                           _112_ (net)
                  0.01    0.00    0.39 v _427_/A1 (NAND2_X1)
                  0.01    0.02    0.41 ^ _427_/ZN (NAND2_X1)
     2    4.26                           _118_ (net)
                  0.01    0.00    0.41 ^ _431_/A1 (NAND2_X1)
                  0.01    0.02    0.43 v _431_/ZN (NAND2_X1)
     2    3.40                           _122_ (net)
                  0.01    0.00    0.43 v _433_/A1 (NAND2_X1)
                  0.01    0.01    0.44 ^ _433_/ZN (NAND2_X1)
     1    1.65                           _124_ (net)
                  0.01    0.00    0.44 ^ _437_/A1 (NAND2_X1)
                  0.01    0.02    0.46 v _437_/ZN (NAND2_X1)
     2    2.74                           _128_ (net)
                  0.01    0.00    0.46 v _439_/A1 (AND2_X1)
                  0.01    0.03    0.48 v _439_/ZN (AND2_X1)
     1    1.27                           net43 (net)
                  0.01    0.00    0.48 v output43/A (BUF_X1)
                  0.00    0.02    0.50 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.50 v resp_msg[15] (out)
                                  0.50   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                 -0.14   slack (VIOLATED)



==========================================================================
cts post-repair report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts post-repair max_slew_check_slack
--------------------------------------------------------------------------
0.09315866231918335

==========================================================================
cts post-repair max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts post-repair max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4692

==========================================================================
cts post-repair max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts post-repair max_capacitance_check_slack
--------------------------------------------------------------------------
14.175725936889648

==========================================================================
cts post-repair max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts post-repair max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
cts post-repair max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts post-repair max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts post-repair max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts post-repair setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts post-repair hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts post-repair critical path delay
--------------------------------------------------------------------------
0.5049

==========================================================================
cts post-repair critical path slack
--------------------------------------------------------------------------
-0.1369

==========================================================================
cts post-repair slack div critical path delay
--------------------------------------------------------------------------
-27.114280

==========================================================================
cts post-repair report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.50e-04   5.85e-05   3.16e-06   5.12e-04  34.2%
Combinational          5.21e-04   4.53e-04   9.03e-06   9.83e-04  65.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.72e-04   5.12e-04   1.22e-05   1.50e-03 100.0%
                          65.0%      34.2%       0.8%

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 550 u^2 61% utilization.

Placement Analysis
---------------------------------
total displacement          9.4 u
average displacement        0.0 u
max displacement            1.7 u
original HPWL            1753.0 u
legalized HPWL           1822.9 u
delta HPWL                    4 %

Repair setup and hold violations...
[INFO RSZ-0040] Inserted 7 buffers.
[INFO RSZ-0041] Resized 33 instances.
[WARNING RSZ-0062] Unable to repair all setup violations.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement         64.5 u
average displacement        0.1 u
max displacement            3.1 u
original HPWL            1831.1 u
legalized HPWL           1890.6 u
delta HPWL                    3 %


==========================================================================
cts final check_setup
--------------------------------------------------------------------------

==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -1.03

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_675_/CK ^
   0.05
_686_/CK ^
   0.05      0.00       0.00


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ req_msg[19] (in)
     1    1.16                           req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
                  0.01    0.02    0.11 ^ input11/Z (BUF_X1)
     1    1.71                           net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
     1    1.60                           _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
                  0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
     1    1.29                           _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.14                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.33                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.14                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   14.07                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    6.92                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.04    0.22 ^ _373_/ZN (XNOR2_X2)
     3    8.91                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.13                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.23                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.28 v _376_/ZN (NAND2_X4)
     1    5.94                           _067_ (net)
                  0.01    0.00    0.28 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.30 ^ _393_/ZN (NAND2_X4)
     5   16.01                           _084_ (net)
                  0.01    0.00    0.30 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    5.84                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.33 ^ _415_/ZN (NAND2_X4)
     3   10.33                           _106_ (net)
                  0.01    0.00    0.33 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    5.85                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.36 ^ _427_/ZN (NAND2_X4)
     2    8.62                           _118_ (net)
                  0.01    0.00    0.36 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.64                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.02                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.61                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.42 v _439_/ZN (AND2_X2)
     1    1.27                           net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
                  0.00    0.02    0.44 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.34                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   18.14                           clknet_0_clk (net)
                  0.01    0.00    0.02 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   14.07                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    6.92                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.04    0.22 ^ _373_/ZN (XNOR2_X2)
     3    8.91                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.13                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.23                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.28 v _376_/ZN (NAND2_X4)
     1    5.94                           _067_ (net)
                  0.01    0.00    0.28 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.30 ^ _393_/ZN (NAND2_X4)
     5   16.01                           _084_ (net)
                  0.01    0.00    0.30 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    5.84                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.33 ^ _415_/ZN (NAND2_X4)
     3   10.33                           _106_ (net)
                  0.01    0.00    0.33 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    5.85                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.36 ^ _427_/ZN (NAND2_X4)
     2    8.62                           _118_ (net)
                  0.01    0.00    0.36 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.64                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.02                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.61                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.42 v _439_/ZN (AND2_X2)
     1    1.27                           net43 (net)
                  0.00    0.00    0.42 v output43/A (BUF_X1)
                  0.00    0.02    0.44 v output43/Z (BUF_X1)
     1    0.20                           resp_msg[15] (net)
                  0.00    0.00    0.44 v resp_msg[15] (out)
                                  0.44   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.09327412396669388

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4698

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
14.175725936889648

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
0.4445

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0765

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-17.210349

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.50e-04   5.91e-05   3.16e-06   5.13e-04  32.5%
Combinational          5.58e-04   4.97e-04   9.98e-06   1.06e-03  67.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-03   5.56e-04   1.31e-05   1.58e-03 100.0%
                          63.9%      35.2%       0.8%

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 580 u^2 65% utilization.

Elapsed time: 0:05.16[h:]min:sec. CPU time: user 5.03 sys 0.07 (99%). Peak memory: 105916KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/fillcell.tcl -metrics ./logs/nangate45/gcd/base/4_2_cts_fillcell.json) 2>&1 | tee ./logs/nangate45/gcd/base/4_2_cts_fillcell.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO DPL-0001] Placed 309 filler instances.
Elapsed time: 0:00.41[h:]min:sec. CPU time: user 0.38 sys 0.02 (99%). Peak memory: 91500KB.
cp results/nangate45/gcd/base/4_2_cts_fillcell.odb results/nangate45/gcd/base/4_cts.odb
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/global_route.tcl -metrics ./logs/nangate45/gcd/base/5_1_fastroute.json) 2>&1 | tee ./logs/nangate45/gcd/base/5_1_fastroute.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 6 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 42
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical         2475          1218          50.79%
metal3     Horizontal       3375          1694          49.81%
metal4     Vertical         1575          1080          31.43%
metal5     Horizontal       1575          1114          29.27%
metal6     Vertical         1575          1112          29.40%
metal7     Horizontal        450           252          44.00%
metal8     Vertical          450           252          44.00%
metal9     Horizontal        225           210          6.67%
metal10    Vertical          225           210          6.67%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 1609
[INFO GRT-0198] Via related Steiner nodes: 44
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 1793
[INFO GRT-0112] Final usage 3D: 6520

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2            1218           532           43.68%             0 /  0 /  0
metal3            1694           543           32.05%             0 /  0 /  0
metal4            1080            48            4.44%             0 /  0 /  0
metal5            1114            18            1.62%             0 /  0 /  0
metal6            1112             0            0.00%             0 /  0 /  0
metal7             252             0            0.00%             0 /  0 /  0
metal8             252             0            0.00%             0 /  0 /  0
metal9             210             0            0.00%             0 /  0 /  0
metal10            210             0            0.00%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total             7142          1141           15.98%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 4386 um
[INFO GRT-0014] Routed nets: 449

==========================================================================
global route check_setup
--------------------------------------------------------------------------

==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns -1.47

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_685_/CK ^
   0.05
_686_/CK ^
   0.05      0.00       0.00


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ req_msg[19] (in)
     1    1.24                           req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
                  0.01    0.02    0.11 ^ input11/Z (BUF_X1)
     1    1.94                           net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
     1    1.66                           _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
                  0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
     1    1.38                           _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.28                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.95                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   15.00                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.28                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.95                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   13.46                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    7.26                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.05    0.22 ^ _373_/ZN (XNOR2_X2)
     3    9.54                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.10                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.47                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.29 v _376_/ZN (NAND2_X4)
     1    6.00                           _067_ (net)
                  0.01    0.00    0.29 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.31 ^ _393_/ZN (NAND2_X4)
     5   16.20                           _084_ (net)
                  0.01    0.00    0.31 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    6.19                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.34 ^ _415_/ZN (NAND2_X4)
     3   10.63                           _106_ (net)
                  0.01    0.00    0.34 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    6.05                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.37 ^ _427_/ZN (NAND2_X4)
     2    8.68                           _118_ (net)
                  0.01    0.00    0.37 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.99                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.25                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.96                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.43 v _439_/ZN (AND2_X2)
     1    1.50                           net43 (net)
                  0.00    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.43                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    6.28                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.95                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   13.46                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    7.26                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.05    0.22 ^ _373_/ZN (XNOR2_X2)
     3    9.54                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.10                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.47                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.29 v _376_/ZN (NAND2_X4)
     1    6.00                           _067_ (net)
                  0.01    0.00    0.29 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.31 ^ _393_/ZN (NAND2_X4)
     5   16.20                           _084_ (net)
                  0.01    0.00    0.31 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    6.19                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.34 ^ _415_/ZN (NAND2_X4)
     3   10.63                           _106_ (net)
                  0.01    0.00    0.34 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    6.05                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.37 ^ _427_/ZN (NAND2_X4)
     2    8.68                           _118_ (net)
                  0.01    0.00    0.37 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.99                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.25                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.96                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.43 v _439_/ZN (AND2_X2)
     1    1.50                           net43 (net)
                  0.00    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.43                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.09173841774463654

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4621

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
14.176098823547363

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8848

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.4506

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
-0.0826

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
-18.331114

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.50e-04   6.09e-05   3.16e-06   5.14e-04  32.2%
Combinational          5.60e-04   5.14e-04   9.98e-06   1.08e-03  67.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-03   5.75e-04   1.31e-05   1.60e-03 100.0%
                          63.2%      36.0%       0.8%

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 580 u^2 65% utilization.


==========================================================================
check_antennas
--------------------------------------------------------------------------
[WARNING ANT-0011] -report_violating_nets is deprecated.
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
[INFO FLW-0007] clock core_clock period 0.460000
[INFO FLW-0008] Clock core_clock period 0.515
[INFO FLW-0009] Clock core_clock slack -0.083
[INFO FLW-0011] Path endpoint count 87
Elapsed time: 0:00.71[h:]min:sec. CPU time: user 0.58 sys 0.09 (95%). Peak memory: 181700KB.
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/detail_route.tcl -metrics ./logs/nangate45/gcd/base/5_2_TritonRoute.json) 2>&1 | tee ./logs/nangate45/gcd/base/5_2_TritonRoute.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 4 thread(s).
detailed_route arguments:  -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       27
Number of viarulegen: 19

[INFO DRT-0150] Reading design.

Design:                   gcd
Die area:                 ( 0 0 ) ( 65480 65480 )
Number of track patterns: 20
Number of DEF vias:       3
Number of components:     763
Number of terminals:      54
Number of snets:          2
Number of nets:           483

[INFO DRT-0167] List of default vias:
  Layer via1
    default via: via1_7
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 68.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 7202.
[INFO DRT-0033] via1 shape region query size = 66.
[INFO DRT-0033] metal2 shape region query size = 44.
[INFO DRT-0033] via2 shape region query size = 66.
[INFO DRT-0033] metal3 shape region query size = 44.
[INFO DRT-0033] via3 shape region query size = 66.
[INFO DRT-0033] metal4 shape region query size = 24.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] metal5 shape region query size = 26.
[INFO DRT-0033] via5 shape region query size = 0.
[INFO DRT-0033] metal6 shape region query size = 28.
[INFO DRT-0033] via6 shape region query size = 0.
[INFO DRT-0033] metal7 shape region query size = 0.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 174 pins.
[INFO DRT-0081]   Complete 52 unique inst patterns.
[INFO DRT-0084]   Complete 174 groups.
#scanned instances     = 763
#unique  instances     = 68
#stdCellGenAp          = 1335
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1004
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1263
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:01, memory = 93.84 (MB), peak = 93.84 (MB)

Number of guides:     3130

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 15 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 15 STEP 4200 ;
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 1012.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 755.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 422.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 83.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 60.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 28.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 0.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 0.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 0.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 866 vertical wires in 1 frboxes and 1494 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 215 vertical wires in 1 frboxes and 361 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 103.62 (MB), peak = 103.62 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 103.62 (MB), peak = 103.62 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 104.79 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 107.88 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:00, memory = 107.88 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 111.32 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:00, memory = 115.76 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:01, memory = 121.62 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:01, memory = 125.48 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:02, memory = 121.63 (MB).
    Completing 90% with 25 violations.
    elapsed time = 00:00:03, memory = 131.30 (MB).
    Completing 100% with 49 violations.
    elapsed time = 00:00:03, memory = 131.30 (MB).
[INFO DRT-0199]   Number of violations = 197.
Viol/Layer      metal1 metal2 metal3 metal4   via4 metal5   via5 metal6
Cut Spacing          0      0      0      0      5      0      4      0
Metal Spacing        1      8      0      0      0      0      0      0
Recheck              0     70     47     15      0     11      0      5
Short                0     31      0      0      0      0      0      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 672.39 (MB), peak = 684.20 (MB)
Total wire length = 2458 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1149 um.
Total wire length on LAYER metal3 = 1098 um.
Total wire length on LAYER metal4 = 93 um.
Total wire length on LAYER metal5 = 54 um.
Total wire length on LAYER metal6 = 63 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2350.
Up-via summary (total 2350):.

---------------
 active       0
 metal1    1229
 metal2     939
 metal3      94
 metal4      60
 metal5      28
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2350


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 197 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 20% with 197 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 30% with 197 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 40% with 197 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 50% with 168 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 60% with 168 violations.
    elapsed time = 00:00:00, memory = 672.39 (MB).
    Completing 70% with 98 violations.
    elapsed time = 00:00:00, memory = 672.64 (MB).
    Completing 80% with 98 violations.
    elapsed time = 00:00:01, memory = 672.64 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:01, memory = 683.98 (MB).
    Completing 100% with 11 violations.
    elapsed time = 00:00:01, memory = 683.98 (MB).
[INFO DRT-0199]   Number of violations = 11.
Viol/Layer      metal2 metal3
Metal Spacing        5      0
Short                4      2
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:02, memory = 696.67 (MB), peak = 696.67 (MB)
Total wire length = 2419 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1135 um.
Total wire length on LAYER metal3 = 1073 um.
Total wire length on LAYER metal4 = 100 um.
Total wire length on LAYER metal5 = 51 um.
Total wire length on LAYER metal6 = 58 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2354.
Up-via summary (total 2354):.

---------------
 active       0
 metal1    1229
 metal2     943
 metal3      94
 metal4      60
 metal5      28
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2354


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 11 violations.
    elapsed time = 00:00:00, memory = 696.67 (MB).
    Completing 20% with 11 violations.
    elapsed time = 00:00:00, memory = 696.67 (MB).
    Completing 30% with 11 violations.
    elapsed time = 00:00:00, memory = 696.67 (MB).
    Completing 40% with 11 violations.
    elapsed time = 00:00:00, memory = 697.18 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 697.18 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 697.18 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 697.18 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 697.18 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 697.18 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:01, memory = 697.18 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer      metal2 metal3
Metal Spacing        3      0
Short                4      1
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:02, memory = 697.44 (MB), peak = 697.44 (MB)
Total wire length = 2414 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1150 um.
Total wire length on LAYER metal3 = 1069 um.
Total wire length on LAYER metal4 = 83 um.
Total wire length on LAYER metal5 = 53 um.
Total wire length on LAYER metal6 = 56 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2340.
Up-via summary (total 2340):.

---------------
 active       0
 metal1    1229
 metal2     938
 metal3      85
 metal4      60
 metal5      28
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2340


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 697.44 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:00, memory = 700.02 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 700.02 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 700.02 (MB), peak = 700.02 (MB)
Total wire length = 2413 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1137 um.
Total wire length on LAYER metal3 = 1073 um.
Total wire length on LAYER metal4 = 91 um.
Total wire length on LAYER metal5 = 53 um.
Total wire length on LAYER metal6 = 56 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2363.
Up-via summary (total 2363):.

---------------
 active       0
 metal1    1229
 metal2     953
 metal3      93
 metal4      60
 metal5      28
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2363


[INFO DRT-0198] Complete detail routing.
Total wire length = 2413 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 1137 um.
Total wire length on LAYER metal3 = 1073 um.
Total wire length on LAYER metal4 = 91 um.
Total wire length on LAYER metal5 = 53 um.
Total wire length on LAYER metal6 = 56 um.
Total wire length on LAYER metal7 = 0 um.
Total wire length on LAYER metal8 = 0 um.
Total wire length on LAYER metal9 = 0 um.
Total wire length on LAYER metal10 = 0 um.
Total number of vias = 2363.
Up-via summary (total 2363):.

---------------
 active       0
 metal1    1229
 metal2     953
 metal3      93
 metal4      60
 metal5      28
 metal6       0
 metal7       0
 metal8       0
 metal9       0
---------------
           2363


[INFO DRT-0267] cpu time = 00:00:11, elapsed time = 00:00:09, memory = 700.02 (MB), peak = 700.02 (MB)

[INFO DRT-0180] Post processing.
Elapsed time: 0:11.99[h:]min:sec. CPU time: user 19.06 sys 0.32 (161%). Peak memory: 716916KB.
cp results/nangate45/gcd/base/5_2_route.odb results/nangate45/gcd/base/5_route.odb
cp results/nangate45/gcd/base/5_route.odb results/nangate45/gcd/base/6_1_fill.odb
cp results/nangate45/gcd/base/4_cts.sdc results/nangate45/gcd/base/5_route.sdc
cp results/nangate45/gcd/base/5_route.sdc results/nangate45/gcd/base/6_1_fill.sdc
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/sumanto/OpenROAD-flow-scripts/tools/install/OpenROAD/bin/openroad -exit -no_init  ./scripts/final_report.tcl -metrics ./logs/nangate45/gcd/base/6_report.json) 2>&1 | tee ./logs/nangate45/gcd/base/6_report.log
OpenROAD v2.0-6895-g5c85b36f8 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of gcd ...
[INFO RCX-0435] Reading extraction model file ./platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation gcd (max_merge_res 50.0) ...
[INFO RCX-0040] Final 1228 rc segments
[INFO RCX-0439] Coupling Cap extraction gcd ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 2169 wires to be extracted
[INFO RCX-0442] 49% completion -- 1068 wires have been extracted
[INFO RCX-0442] 100% completion -- 2169 wires have been extracted
[INFO RCX-0045] Extract 483 nets, 1677 rsegs, 1677 caps, 2987 ccs
[INFO RCX-0015] Finished extracting gcd.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 483 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 30.590 or core height of 29.400. Changing bump location to the center of the die at (16.435, 16.100).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (16.435um, 16.100um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (31.140um, 16.800um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 112.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 1.09e+00 V
Average IR drop  : 4.08e-03 V
Worstcase IR drop: 1.22e-02 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 30.590 or core height of 29.400. Changing bump location to the center of the die at (16.435, 16.100).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (16.435um, 16.100um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (3.140um, 15.400um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 112.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 1.02e-02 V
Average IR drop  : 3.71e-03 V
Worstcase IR drop: 1.02e-02 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -1.30

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.08

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.08

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
Latency      CRPR       Skew
_685_/CK ^
   0.05
_686_/CK ^
   0.05      0.00       0.00


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: req_msg[19] (input port clocked by core_clock)
Endpoint: _694_ (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.09    0.09 ^ input external delay
                  0.00    0.00    0.09 ^ req_msg[19] (in)
     1    1.14                           req_msg[19] (net)
                  0.00    0.00    0.09 ^ input11/A (BUF_X1)
                  0.01    0.02    0.11 ^ input11/Z (BUF_X1)
     1    1.71                           net11 (net)
                  0.01    0.00    0.11 ^ _602_/A1 (NAND2_X1)
                  0.01    0.01    0.12 v _602_/ZN (NAND2_X1)
     1    1.67                           _254_ (net)
                  0.01    0.00    0.12 v _604_/A2 (NAND3_X1)
                  0.01    0.02    0.14 ^ _604_/ZN (NAND3_X1)
     1    1.26                           _023_ (net)
                  0.01    0.00    0.14 ^ _694_/D (DFF_X1)
                                  0.14   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    5.60                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.88                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_0__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_0__f_clk/Z (BUF_X4)
    11   14.71                           clknet_2_0__leaf_clk (net)
                  0.01    0.00    0.05 ^ _694_/CK (DFF_X1)
                          0.00    0.05   clock reconvergence pessimism
                          0.01    0.06   library hold time
                                  0.06   data required time
-----------------------------------------------------------------------------
                                  0.06   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    5.60                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.88                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   13.45                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    6.90                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.05    0.22 ^ _373_/ZN (XNOR2_X2)
     3    9.20                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.04                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.28                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.29 v _376_/ZN (NAND2_X4)
     1    5.95                           _067_ (net)
                  0.01    0.00    0.29 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.30 ^ _393_/ZN (NAND2_X4)
     5   16.03                           _084_ (net)
                  0.01    0.00    0.31 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    5.82                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.33 ^ _415_/ZN (NAND2_X4)
     3   10.68                           _106_ (net)
                  0.01    0.00    0.34 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    5.82                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.36 ^ _427_/ZN (NAND2_X4)
     2    8.71                           _118_ (net)
                  0.01    0.00    0.36 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.66                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.19                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.87                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.43 v _439_/ZN (AND2_X2)
     1    1.21                           net43 (net)
                  0.00    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.17                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: _697_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[15] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
                  0.00    0.00    0.00 ^ clk (in)
     1    5.60                           clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (BUF_X4)
                  0.01    0.02    0.02 ^ clkbuf_0_clk/Z (BUF_X4)
     4   17.88                           clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (BUF_X4)
                  0.01    0.03    0.05 ^ clkbuf_2_1__f_clk/Z (BUF_X4)
    10   13.45                           clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.05 ^ _697_/CK (DFF_X2)
                  0.01    0.12    0.17 ^ _697_/Q (DFF_X2)
     3    6.90                           dpath.a_lt_b$in0[6] (net)
                  0.01    0.00    0.17 ^ _373_/B (XNOR2_X2)
                  0.03    0.05    0.22 ^ _373_/ZN (XNOR2_X2)
     3    9.20                           _064_ (net)
                  0.03    0.00    0.22 ^ _374_/A2 (NAND2_X4)
                  0.01    0.02    0.24 v _374_/ZN (NAND2_X4)
     2   13.04                           _065_ (net)
                  0.01    0.00    0.24 v _375_/A2 (NOR2_X4)
                  0.01    0.03    0.27 ^ _375_/ZN (NOR2_X4)
     1    6.28                           _066_ (net)
                  0.01    0.00    0.27 ^ _376_/A2 (NAND2_X4)
                  0.01    0.01    0.29 v _376_/ZN (NAND2_X4)
     1    5.95                           _067_ (net)
                  0.01    0.00    0.29 v _393_/A1 (NAND2_X4)
                  0.01    0.02    0.30 ^ _393_/ZN (NAND2_X4)
     5   16.03                           _084_ (net)
                  0.01    0.00    0.31 ^ _404_/A1 (NAND2_X4)
                  0.01    0.01    0.32 v _404_/ZN (NAND2_X4)
     1    5.82                           _095_ (net)
                  0.01    0.00    0.32 v _415_/A1 (NAND2_X4)
                  0.01    0.02    0.33 ^ _415_/ZN (NAND2_X4)
     3   10.68                           _106_ (net)
                  0.01    0.00    0.34 ^ _421_/A1 (NAND2_X4)
                  0.01    0.01    0.35 v _421_/ZN (NAND2_X4)
     1    5.82                           _112_ (net)
                  0.01    0.00    0.35 v _427_/A1 (NAND2_X4)
                  0.01    0.02    0.36 ^ _427_/ZN (NAND2_X4)
     2    8.71                           _118_ (net)
                  0.01    0.00    0.36 ^ _431_/A1 (NAND2_X4)
                  0.01    0.01    0.38 v _431_/ZN (NAND2_X4)
     2    7.66                           _122_ (net)
                  0.01    0.00    0.38 v _433_/A1 (NAND2_X4)
                  0.01    0.01    0.39 ^ _433_/ZN (NAND2_X4)
     1    6.19                           _124_ (net)
                  0.01    0.00    0.39 ^ _437_/A1 (NAND2_X4)
                  0.01    0.01    0.40 v _437_/ZN (NAND2_X4)
     2    3.87                           _128_ (net)
                  0.01    0.00    0.40 v _439_/A1 (AND2_X2)
                  0.00    0.02    0.43 v _439_/ZN (AND2_X2)
     1    1.21                           net43 (net)
                  0.00    0.00    0.43 v output43/A (BUF_X1)
                  0.00    0.02    0.45 v output43/Z (BUF_X1)
     1    0.17                           resp_msg[15] (net)
                  0.00    0.00    0.45 v resp_msg[15] (out)
                                  0.45   data arrival time

                          0.46    0.46   clock core_clock (rise edge)
                          0.00    0.46   clock network delay (propagated)
                          0.00    0.46   clock reconvergence pessimism
                         -0.09    0.37   output external delay
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.45   data arrival time
-----------------------------------------------------------------------------
                                 -0.08   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.09220720827579498

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4644

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
14.234132766723633

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
16.021699905395508

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8884

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 1

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.4470

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.0790

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-17.673378

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.50e-04   5.99e-05   3.16e-06   5.13e-04  32.5%
Combinational          5.59e-04   4.96e-04   9.98e-06   1.06e-03  67.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.01e-03   5.56e-04   1.31e-05   1.58e-03 100.0%
                          63.9%      35.2%       0.8%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 580 u^2 65% utilization.

[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/final_routing.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/final_placement.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/final_ir_drop.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/final_clocks.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/final_resizer.webp.png
[WARNING GUI-0010] File path does not end with a valid extension, new path is: ./reports/nangate45/gcd/base/cts_core_clock.webp.png
Elapsed time: 0:12.95[h:]min:sec. CPU time: user 2.70 sys 0.26 (22%). Peak memory: 232512KB.
cp results/nangate45/gcd/base/5_route.sdc results/nangate45/gcd/base/6_final.sdc
sed '/OR_DEFAULT/d' platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef > objects/nangate45/gcd/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>/home/sumanto/OpenROAD-flow-scripts/flow/objects/nangate45/gcd/base/klayout_tech.lef</lef-files> <lef-files>/home/sumanto/OpenROAD-flow-scripts/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' platforms/nangate45/FreePDK45.lyt > objects/nangate45/gcd/base/klayout.lyt
(/usr/bin/time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=gcd \
        -rd in_def=results/nangate45/gcd/base/6_final.def \
        -rd in_files="./platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd config_file= \
        -rd seal_file="" \
        -rd out_file=results/nangate45/gcd/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/gcd/base/klayout.lyt \
        -rd layer_map= \
        -r ./util/def2stream.py) 2>&1 | tee ./logs/nangate45/gcd/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	./platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'gcd'
WARNING: no fill config file specified
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS 'results/nangate45/gcd/base/6_1_merged.gds'
Elapsed time: 0:09.03[h:]min:sec. CPU time: user 1.68 sys 0.31 (22%). Peak memory: 317416KB.
cp results/nangate45/gcd/base/6_1_merged.gds results/nangate45/gcd/base/6_final.gds
Log                       Elapsed seconds
1_1_yosys                          2
2_1_floorplan                      7
2_2_floorplan_io                   0
2_3_tdms_place                     0
2_4_mplace                         0
2_5_tapcell                        0
2_6_pdn                            0
3_1_place_gp_skip_io               0
3_2_place_iop                      0
3_3_place_gp                       1
3_4_resizer                        0
3_5_opendp                         0
4_1_cts                            5
4_2_cts_fillcell                   0
5_1_fastroute                      0
5_2_TritonRoute                   11
6_1_merge                          9
6_report                          12
echo ./designs/nangate45/gcd/ > ./reports/nangate45/gcd/base/design-dir.txt
./util/genMetrics.py -d gcd \
	-p nangate45 \
	-v base \
	-o reports/nangate45/gcd/base/metadata-base.json 2>&1 | tee ./reports/nangate45/gcd/base/gen-metrics-base-check.log
[WARN] Overwriting Tag detailedplace__design__violations
[WARN] Tag detailedplace__design__violations not found in ././logs/nangate45/gcd/base/3_5_opendp.log. Will use 0.
[WARN] Overwriting Tag cts__design__instance__count__setup_buffer
[WARN] Overwriting Tag cts__design__instance__count__hold_buffer
[WARN] Tag cts__design__instance__count__hold_buffer not found in ././logs/nangate45/gcd/base/4_1_cts.log. Will use 0.
[WARN] Overwriting Tag finish__timing__drv__setup_violation_count
[WARN] Overwriting Tag finish__timing__drv__hold_violation_count
./util/checkMetadata.py -m reports/nangate45/gcd/base/metadata-base.json -r ./designs/nangate45/gcd/rules-base.json 2>&1 | tee reports/nangate45/gcd/base/metadata-base-check.log
[INFO] synth__design__instance__area__stdcell pass test: 519.764 <= 598.0
[INFO] constraints__clocks__count pass test: 1.0 == 1.0
[INFO] placeopt__design__instance__area pass test: 540.778 <= 622.0
[INFO] placeopt__design__instance__count__stdcell pass test: 442.0 <= 508.0
[INFO] detailedplace__design__violations pass test: 0.0 == 0.0
[INFO] cts__timing__setup__ws pass test: -0.0764722 >= -0.19
[INFO] cts__timing__setup__ws__pre_repair pass test: -0.136887 >= -0.25
[INFO] cts__timing__setup__ws__post_repair pass test: -0.136887 >= -0.25
[INFO] cts__design__instance__count__setup_buffer pass test: 7.0 <= 22.0
[INFO] cts__design__instance__count__hold_buffer pass test: 0.0 <= 22.0
[INFO] globalroute__timing__clock__slack pass test: -0.083 >= -0.1
[INFO] globalroute__timing__setup__ws pass test: -0.0825887 >= -0.1
[INFO] detailedroute__route__wirelength pass test: 2413.0 <= 2828.0
[INFO] detailedroute__route__drc_errors pass test: 0.0 <= 0.0
[INFO] finish__timing__setup__ws pass test: -0.0790041 >= -0.09
[INFO] finish__design__instance__area pass test: 580.146 <= 666.0
[INFO] finish__timing__drv__max_slew_limit pass test: 0.464438 >= -0.2
[INFO] finish__timing__drv__max_fanout_limit pass test: 1e+30 >= -0.2
[INFO] finish__timing__drv__max_cap_limit pass test: 0.888428 >= -0.2
[INFO] finish__timing__drv__setup_violation_count pass test: 1.0 <= 10.0
[INFO] finish__timing__drv__hold_violation_count pass test: 0.0 <= 10.0
[INFO] finish__timing__wns_percent_delay pass test: -17.673378 >= -30.22
All metadata rules passed (22 rules)
