==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.859 ; gain = 45.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.859 ; gain = 45.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 111.836 ; gain = 55.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:28 . Memory (MB): peak = 117.086 ; gain = 60.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:147) in function 'accelerator_function' partially with a factor of 5.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 157 to 156 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:39 ; elapsed = 00:03:07 . Memory (MB): peak = 194.844 ; gain = 138.352
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:32 ; elapsed = 00:04:01 . Memory (MB): peak = 254.859 ; gain = 198.367
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 381.481 seconds; current allocated memory: 229.124 MB.
INFO: [HLS 200-434] Only 200 loops out of a total 221 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2351ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_18', combined_final_hls/top.cpp:74) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 62.898 seconds; current allocated memory: 363.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 49.76 seconds; current allocated memory: 449.887 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:07 ; elapsed = 00:09:02 . Memory (MB): peak = 691.785 ; gain = 635.293
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 542.763 seconds; peak allocated memory: 449.887 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.781 ; gain = 46.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:25 . Memory (MB): peak = 101.781 ; gain = 46.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 111.855 ; gain = 56.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 116.914 ; gain = 61.363
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:147) in function 'accelerator_function' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:35 ; elapsed = 00:03:03 . Memory (MB): peak = 194.512 ; gain = 138.961
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:27 ; elapsed = 00:03:56 . Memory (MB): peak = 263.418 ; gain = 207.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.879 ; gain = 46.203
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.879 ; gain = 46.203
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.992 ; gain = 56.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.824 ; gain = 61.148
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:147) in function 'accelerator_function' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:43 ; elapsed = 00:02:58 . Memory (MB): peak = 194.340 ; gain = 138.664
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:122:43) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:42 ; elapsed = 00:03:57 . Memory (MB): peak = 263.613 ; gain = 207.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_0_9') to 'fadd' operation ('sum_100') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_1_9') to 'fadd' operation ('sum_2_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_2_9') to 'fadd' operation ('sum_2_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_3_9') to 'fadd' operation ('sum_2_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_4_9') to 'fadd' operation ('sum_2_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_5_9') to 'fadd' operation ('sum_2_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_6_9') to 'fadd' operation ('sum_2_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_7_9') to 'fadd' operation ('sum_2_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_8_9') to 'fadd' operation ('sum_2_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 39, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 40, Depth = 52.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_9_9') to 'fadd' operation ('sum_2_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) (7.26 ns)
	'fadd' operation ('sum_2_0_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 404.105 seconds; current allocated memory: 238.969 MB.
INFO: [HLS 200-434] Only 210 loops out of a total 221 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 85.557 seconds; current allocated memory: 382.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 86.656 seconds; current allocated memory: 474.253 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:49 ; elapsed = 00:10:37 . Memory (MB): peak = 734.500 ; gain = 678.824
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 637.76 seconds; peak allocated memory: 474.253 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.801 ; gain = 46.074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 101.801 ; gain = 46.074
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 111.887 ; gain = 56.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 116.961 ; gain = 61.234
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:147) in function 'accelerator_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:24 ; elapsed = 00:02:47 . Memory (MB): peak = 195.688 ; gain = 139.961
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:10 ; elapsed = 00:03:33 . Memory (MB): peak = 280.145 ; gain = 224.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_94', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_95', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_96', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_97', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_98', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 363.991 seconds; current allocated memory: 258.615 MB.
INFO: [HLS 200-434] Only 200 loops out of a total 221 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2351ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_18', combined_final_hls/top.cpp:74) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 82.061 seconds; current allocated memory: 449.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 82.21 seconds; current allocated memory: 570.897 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:10 ; elapsed = 00:09:59 . Memory (MB): peak = 860.699 ; gain = 804.973
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 599.593 seconds; peak allocated memory: 570.897 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.758 ; gain = 45.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.758 ; gain = 45.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:98).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:83).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 112.016 ; gain = 56.117
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.945 ; gain = 61.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:147) in function 'accelerator_function' partially with a factor of 20.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:42 ; elapsed = 00:02:54 . Memory (MB): peak = 191.852 ; gain = 135.953
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:122:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:03:36 ; elapsed = 00:03:48 . Memory (MB): peak = 265.539 ; gain = 209.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_49', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_50', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_51', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_52', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_53', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_54', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_55', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_56', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_57', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_58', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_59', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_60', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_61', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_62', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_63', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_64', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_65', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_66', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_67', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_68', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_69', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_70', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_71', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_72', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_73', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_74', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_75', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_76', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_77', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_78', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_79', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_80', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_81', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_82', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_83', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_84', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_85', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_86', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_87', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_88', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_89', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_90', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_91', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_92', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_5'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72) and 'fadd' operation ('sum_1_93', combined_final_hls/top.cpp:72).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_0_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_0_18') to 'fadd' operation ('sum_95') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_1_18') to 'fadd' operation ('sum_2_1') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_2_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_2_18') to 'fadd' operation ('sum_2_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_3_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_3_18') to 'fadd' operation ('sum_2_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_4_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_4_18') to 'fadd' operation ('sum_2_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_5_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_5_18') to 'fadd' operation ('sum_2_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_6_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_6_18') to 'fadd' operation ('sum_2_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_7_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_7_18') to 'fadd' operation ('sum_2_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_8_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_8_18') to 'fadd' operation ('sum_2_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_9_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_2_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_9_18') to 'fadd' operation ('sum_2_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
WARNING: [SCHED 204-21] Estimated clock period (14.512ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) (7.26 ns)
	'fadd' operation ('sum_2_0_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) (7.26 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 438.521 seconds; current allocated memory: 245.609 MB.
INFO: [HLS 200-434] Only 200 loops out of a total 211 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 82.636 seconds; current allocated memory: 410.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 64.174 seconds; current allocated memory: 515.900 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:10:13 ; elapsed = 00:10:51 . Memory (MB): peak = 789.266 ; gain = 733.367
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 651.778 seconds; peak allocated memory: 515.900 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.617 ; gain = 45.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.617 ; gain = 45.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:107).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:75).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.602 ; gain = 55.391
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 116.719 ; gain = 60.508
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:148) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:124) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:24:37 ; elapsed = 00:24:56 . Memory (MB): peak = 235.773 ; gain = 179.563
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:123:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:112:59) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:26:25 ; elapsed = 00:26:44 . Memory (MB): peak = 540.832 ; gain = 484.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_18') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_19_18') to 'fadd' operation ('sum_s') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_18') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_18') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_18') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_18') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_18') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_7_18') to 'fadd' operation ('sum_7') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_8_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_8_18') to 'fadd' operation ('sum_8') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_9_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_9_18') to 'fadd' operation ('sum_9') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_10_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_10_18') to 'fadd' operation ('sum_10') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_11_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_11_18') to 'fadd' operation ('sum_11') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_12_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_12_18') to 'fadd' operation ('sum_12') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_13_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_13_18') to 'fadd' operation ('sum_13') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_14_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_14_18') to 'fadd' operation ('sum_14') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_15_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_15_18') to 'fadd' operation ('sum_15') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_16_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_16_18') to 'fadd' operation ('sum_16') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_17_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_17_18') to 'fadd' operation ('sum_17') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_18_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_18_18') to 'fadd' operation ('sum_18') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_1920_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_1920_18') to 'fadd' operation ('sum_19') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_20_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_20_18') to 'fadd' operation ('sum_20') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_21_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_21_18') to 'fadd' operation ('sum_21') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_22_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_22_18') to 'fadd' operation ('sum_22') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_23_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_23_18') to 'fadd' operation ('sum_23') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_24_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_24_18') to 'fadd' operation ('sum_24') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_25_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_25_18') to 'fadd' operation ('sum_25') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_26_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_26_18') to 'fadd' operation ('sum_26') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_27_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_27_18') to 'fadd' operation ('sum_27') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_28_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_28_18') to 'fadd' operation ('sum_28') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_29_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_29_18') to 'fadd' operation ('sum_29') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_30_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_30_18') to 'fadd' operation ('sum_30') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_31_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_31_18') to 'fadd' operation ('sum_31') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_32_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_32_18') to 'fadd' operation ('sum_32') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_33_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_33_18') to 'fadd' operation ('sum_33') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_34_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_34_18') to 'fadd' operation ('sum_34') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_35_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_35_18') to 'fadd' operation ('sum_35') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_36_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_36_18') to 'fadd' operation ('sum_36') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_37_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_37_18') to 'fadd' operation ('sum_37') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_38_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_38_18') to 'fadd' operation ('sum_38') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_39_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_39_18') to 'fadd' operation ('sum_39') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_40_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_40_18') to 'fadd' operation ('sum_40') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_41_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_41_18') to 'fadd' operation ('sum_41') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:75).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_42_18', combined_final_hls/top.cpp:152->co==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.898 ; gain = 45.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.898 ; gain = 45.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:124) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=10).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:107).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:75).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.984 ; gain = 55.809
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.988 ; gain = 60.813
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:124) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:148) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:124) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:06 ; elapsed = 00:06:17 . Memory (MB): peak = 162.320 ; gain = 106.145
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:12 ; elapsed = 00:06:24 . Memory (MB): peak = 218.199 ; gain = 162.023
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 403.413 seconds; current allocated memory: 198.179 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 62 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3582ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:75) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 43.617 seconds; current allocated memory: 350.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 65.839 seconds; current allocated memory: 504.658 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:08:53 ; elapsed = 00:09:19 . Memory (MB): peak = 766.031 ; gain = 709.855
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 559.536 seconds; peak allocated memory: 504.658 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
ERROR: [HLS 200-70] #pragma HLS UNROLL factor
ERROR: [HLS 200-70] Option 'factor' must have an integer value.
ERROR: [HLS 200-70] '#pragma HLS UNROLL factor' is not a valid pragma.
ERROR: [HLS 200-70] #pragma HLS UNROLL factor
ERROR: [HLS 200-70] Option 'factor' must have an integer value.
ERROR: [HLS 200-70] '#pragma HLS UNROLL factor' is not a valid pragma.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.813 ; gain = 46.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.813 ; gain = 46.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:107).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:75).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:139).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.980 ; gain = 56.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.992 ; gain = 61.488
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:149) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:123) in function 'accelerator_function' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:123) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.680 ; gain = 45.844
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 101.680 ; gain = 45.844
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:107).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:75).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:84).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.742 ; gain = 55.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.941 ; gain = 61.105
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:148) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:124) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:29 ; elapsed = 00:06:41 . Memory (MB): peak = 161.805 ; gain = 105.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:36 ; elapsed = 00:06:48 . Memory (MB): peak = 217.676 ; gain = 161.840
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 429.625 seconds; current allocated memory: 198.148 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 62 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3582ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:75) (10.4 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.751 seconds; current allocated memory: 350.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 77.334 seconds; current allocated memory: 504.592 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:39 ; elapsed = 00:10:06 . Memory (MB): peak = 767.723 ; gain = 711.887
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 606.706 seconds; peak allocated memory: 504.592 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.887 ; gain = 45.211
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.887 ; gain = 45.211
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:115).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:52).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 111.809 ; gain = 55.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 116.664 ; gain = 59.988
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (combined_final_hls/top.cpp:91) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:58) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:146) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_22' (combined_final_hls/top.cpp:93) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:121) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:07:21 ; elapsed = 00:07:33 . Memory (MB): peak = 208.602 ; gain = 151.926
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:58:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:57:56) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:109:43) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:108:59) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:08:10 ; elapsed = 00:08:23 . Memory (MB): peak = 767.809 ; gain = 711.133
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' and axis read on port 'in_stream_predict_data_V'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 101.789 ; gain = 45.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 101.789 ; gain = 45.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 111.930 ; gain = 55.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 117.016 ; gain = 60.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:140) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:116) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:25:47 ; elapsed = 00:26:05 . Memory (MB): peak = 253.316 ; gain = 197.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:115:43) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:104:59) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:27:59 ; elapsed = 00:28:18 . Memory (MB): peak = 579.660 ; gain = 523.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_0_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_0_18') to 'fadd' operation ('sum') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_19_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_19_18') to 'fadd' operation ('sum_s') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_2_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_2_18') to 'fadd' operation ('sum_2') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_3_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_3_18') to 'fadd' operation ('sum_3') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_4_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_4_18') to 'fadd' operation ('sum_4') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_5_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_5_18') to 'fadd' operation ('sum_5') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 79, distance = 1, offset = 0)
   between 'fadd' operation ('sum_6_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 80, Depth = 92.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fadd' operation ('sum_6_18') to 'fadd' operation ('sum_6') (combination delay: 16.281 ns) to honor II or Latency constraint in region 'LOOP_R'.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 67, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 74, distance = 1, offset = 0)
   between 'fadd' operation ('sum_7_18', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 78, distance = 1, offset = 0)
   between 'fadd' operat==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.789 ; gain = 46.234
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.789 ; gain = 46.234
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.883 ; gain = 56.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.777 ; gain = 61.223
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:140) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:116) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:28:08 ; elapsed = 00:28:53 . Memory (MB): peak = 252.961 ; gain = 197.406
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:30:58 ; elapsed = 00:31:48 . Memory (MB): peak = 577.055 ; gain = 521.500
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3809.1 seconds; current allocated memory: 608.901 MB.
INFO: [HLS 200-434] Only 100 loops out of a total 221 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (11.1811ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_25', combined_final_hls/top.cpp:142->combined_final_hls/top.cpp:67) (11.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2494.18 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functkb==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.770 ; gain = 46.195
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 101.770 ; gain = 46.195
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 111.930 ; gain = 56.355
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 117.012 ; gain = 61.438
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:57) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:140) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:116) in function 'accelerator_function' completely.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 40 to 39 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:24:48 ; elapsed = 00:25:04 . Memory (MB): peak = 254.754 ; gain = 199.180
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:56:56) in function 'accelerator_function' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:26:31 ; elapsed = 00:26:48 . Memory (MB): peak = 592.172 ; gain = 536.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3049.36 seconds; current allocated memory: 627.895 MB.
INFO: [HLS 200-434] Only 100 loops out of a total 226 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1676ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_18', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:67) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2147.34 seconds; current allocated memory: 2.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: ==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 101.570 ; gain = 45.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 101.570 ; gain = 45.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 111.484 ; gain = 54.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 116.512 ; gain = 60.004
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 143.047 ; gain = 86.539
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 144.457 ; gain = 87.949
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 34.281 seconds; current allocated memory: 98.155 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.645 seconds; current allocated memory: 99.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.561 seconds; current allocated memory: 104.798 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:43 . Memory (MB): peak = 163.754 ; gain = 107.246
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 42.587 seconds; peak allocated memory: 104.798 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.777 ; gain = 45.852
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 101.777 ; gain = 45.852
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 111.555 ; gain = 55.629
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 116.508 ; gain = 60.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 142.828 ; gain = 86.902
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 144.547 ; gain = 88.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 16.6 seconds; current allocated memory: 98.187 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 99.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.224 seconds; current allocated memory: 104.837 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 164.117 ; gain = 108.191
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 23.794 seconds; peak allocated memory: 104.837 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 101.758 ; gain = 46.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 101.758 ; gain = 46.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:51).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 111.691 ; gain = 55.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 116.699 ; gain = 60.996
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:8).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:121) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:34 . Memory (MB): peak = 143.324 ; gain = 87.621
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:35 . Memory (MB): peak = 144.680 ; gain = 88.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 35.233 seconds; current allocated memory: 98.187 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.469 seconds; current allocated memory: 99.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.438 seconds; current allocated memory: 104.837 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 164.246 ; gain = 108.543
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 42.907 seconds; peak allocated memory: 104.837 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.035 ; gain = 45.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 102.035 ; gain = 45.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 124.758 ; gain = 68.699
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 140.137 ; gain = 84.078
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 176.965 ; gain = 120.906
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 182.863 ; gain = 126.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 22.317 seconds; current allocated memory: 133.617 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 134.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.295 seconds; current allocated memory: 140.279 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 201.199 ; gain = 145.141
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 30.398 seconds; peak allocated memory: 140.279 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.160 ; gain = 45.961
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 102.160 ; gain = 45.961
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 124.723 ; gain = 68.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:123) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 140.336 ; gain = 84.137
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:123) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 176.211 ; gain = 120.012
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 183.336 ; gain = 127.137
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.691 seconds; current allocated memory: 133.671 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 135.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.087 seconds; current allocated memory: 140.337 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 201.137 ; gain = 144.938
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 26.476 seconds; peak allocated memory: 140.337 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.344 ; gain = 46.387
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.344 ; gain = 46.387
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.031 ; gain = 68.074
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:123) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.402 ; gain = 84.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:123) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 176.398 ; gain = 120.441
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 183.316 ; gain = 127.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.019 seconds; current allocated memory: 133.672 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 135.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 140.338 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 201.539 ; gain = 145.582
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 21.672 seconds; peak allocated memory: 140.338 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.016 ; gain = 46.184
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.016 ; gain = 46.184
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.445 ; gain = 68.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69) automatically.
INFO: [XFORM 203-602] Inlining function 'rbf_kernel.1' into 'accelerator_function' (combined_final_hls/top.cpp:123) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.172 ; gain = 84.340
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:141) in function 'rbf_kernel.1' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:141) in function 'rbf_kernel' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 188.180 ; gain = 132.348
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 276.734 ; gain = 220.902
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'rbf_kernel.1' to 'rbf_kernel_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.398 seconds; current allocated memory: 247.826 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 33.22 seconds; current allocated memory: 382.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rbf_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.177 seconds; current allocated memory: 420.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.5164ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_6', combined_final_hls/top.cpp:143) (10.5 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.633 seconds; current allocated memory: 562.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 26.677 seconds; current allocated memory: 565.232 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 14 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.578 seconds; current allocated memory: 567.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_18_1_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel'.
INFO: [HLS 200-111]  Elapsed time: 46.018 seconds; current allocated memory: 747.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rbf_kernel_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_5ns_15_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functbkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functdEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functeOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functfYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rbf_kernel_1'.
INFO: [HLS 200-111]  Elapsed time: 81.943 seconds; current allocated memory: 934.983 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'tile_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 48.269 seconds; current allocated memory: 946.246 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functkbM_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functlbW_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functmb6_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functncg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functocq_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:01 ; elapsed = 00:06:47 . Memory (MB): peak = 1311.297 ; gain = 1255.465
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 407.142 seconds; peak allocated memory: 946.246 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.195 ; gain = 46.063
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.195 ; gain = 46.063
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.348 ; gain = 68.215
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 139.867 ; gain = 83.734
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:142) in function 'accelerator_function' partially with a factor of 10.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop upper bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
WARNING: [XFORM 203-561] Updating loop lower bound from 79 to 78 for loop 'LOOP_R' in function 'accelerator_function'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:26 ; elapsed = 00:00:41 . Memory (MB): peak = 176.785 ; gain = 120.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 183.387 ; gain = 127.254
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.211 seconds; current allocated memory: 136.154 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.578 seconds; current allocated memory: 138.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.31 seconds; current allocated memory: 145.542 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:48 . Memory (MB): peak = 211.289 ; gain = 155.156
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 48.184 seconds; peak allocated memory: 145.542 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.141 ; gain = 45.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.141 ; gain = 45.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.094 ; gain = 67.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.352 ; gain = 83.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:142) in function 'accelerator_function' partially with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:12:10 ; elapsed = 00:12:25 . Memory (MB): peak = 186.742 ; gain = 130.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:16:55 ; elapsed = 00:17:11 . Memory (MB): peak = 200.004 ; gain = 143.594
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1035.97 seconds; current allocated memory: 162.400 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2645ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_22', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:69) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.954 seconds; current allocated memory: 184.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 7.96 seconds; current allocated memory: 216.762 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:17:20 ; elapsed = 00:17:42 . Memory (MB): peak = 334.469 ; gain = 278.059
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 1062.2 seconds; peak allocated memory: 216.762 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.273 ; gain = 46.754
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 102.273 ; gain = 46.754
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.277 ; gain = 68.758
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.043 ; gain = 84.523
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 177.617 ; gain = 122.098
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 183.695 ; gain = 128.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.106 seconds; current allocated memory: 133.792 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 135.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 140.851 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 202.496 ; gain = 146.977
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 22.117 seconds; peak allocated memory: 140.851 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 46.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.043 ; gain = 46.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 123.945 ; gain = 68.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 140.039 ; gain = 84.586
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 176.777 ; gain = 121.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:60:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:59:56) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 182.855 ; gain = 127.402
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.911 seconds; current allocated memory: 133.912 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 135.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 141.171 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:23 . Memory (MB): peak = 202.383 ; gain = 146.930
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 23.202 seconds; peak allocated memory: 141.171 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.973 ; gain = 45.813
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.973 ; gain = 45.813
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.258 ; gain = 68.098
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.199 ; gain = 84.039
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-503] Cannot unroll loop 'LOOP_2' (combined_final_hls/top.cpp:58) in function 'accelerator_function' completely: variable loop bound.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 177.629 ; gain = 121.469
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 183.707 ; gain = 127.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 17.251 seconds; current allocated memory: 133.796 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 16 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 135.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 1.046 seconds; current allocated memory: 140.855 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:06 ; elapsed = 00:00:22 . Memory (MB): peak = 202.391 ; gain = 146.230
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 22.303 seconds; peak allocated memory: 140.855 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 101.863 ; gain = 46.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 101.863 ; gain = 46.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.547 ; gain = 68.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.559 ; gain = 84.695
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 223.191 ; gain = 167.328
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:05 ; elapsed = 00:01:19 . Memory (MB): peak = 277.672 ; gain = 221.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 98.716 seconds; current allocated memory: 235.300 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 213 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1929ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_18', combined_final_hls/top.cpp:148->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 39.893 seconds; current allocated memory: 324.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 33.625 seconds; current allocated memory: 389.234 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:58 ; elapsed = 00:03:22 . Memory (MB): peak = 593.305 ; gain = 537.441
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 202.714 seconds; peak allocated memory: 389.234 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.168 ; gain = 46.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.168 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.559 ; gain = 68.742
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 139.875 ; gain = 84.059
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 196.430 ; gain = 140.613
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:32 . Memory (MB): peak = 224.234 ; gain = 168.418
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.978 seconds; current allocated memory: 181.176 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 132 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_57', combined_final_hls/top.cpp:149->combined_final_hls/top.cpp:68) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.573 seconds; current allocated memory: 212.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.726 seconds; current allocated memory: 247.832 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 380.469 ; gain = 324.652
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 83.666 seconds; peak allocated memory: 247.832 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.012 ; gain = 45.770
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.012 ; gain = 45.770
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:115).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.484 ; gain = 68.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.090 ; gain = 83.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_2' (combined_final_hls/top.cpp:58) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_44' (combined_final_hls/top.cpp:107) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' completely.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.934 ; gain = 46.355
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.934 ; gain = 46.355
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.504 ; gain = 68.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.293 ; gain = 84.715
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 192.043 ; gain = 136.465
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 218.918 ; gain = 163.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.939 seconds; current allocated memory: 179.395 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:68) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.662 seconds; current allocated memory: 219.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 16.403 seconds; current allocated memory: 260.286 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:12 . Memory (MB): peak = 391.973 ; gain = 336.395
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 72.338 seconds; peak allocated memory: 260.286 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.664 ; gain = 45.996
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.664 ; gain = 45.996
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.145 ; gain = 68.477
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.063 ; gain = 84.395
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 207.078 ; gain = 151.410
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 269.008 ; gain = 213.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.996 seconds; current allocated memory: 231.282 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 230 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_101', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 40.729 seconds; current allocated memory: 345.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 45.941 seconds; current allocated memory: 423.597 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:35 ; elapsed = 00:03:02 . Memory (MB): peak = 633.496 ; gain = 577.828
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 182.338 seconds; peak allocated memory: 423.597 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.039 ; gain = 46.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.039 ; gain = 46.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.496 ; gain = 68.762
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.762 ; gain = 85.027
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:145) in function 'accelerator_function' partially with a factor of 100.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cp==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.973 ; gain = 46.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.973 ; gain = 46.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.488 ; gain = 68.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.320 ; gain = 84.480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:144) in function 'accelerator_function' partially with a factor of 100.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cp==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 101.980 ; gain = 46.223
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 101.980 ; gain = 46.223
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:120) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.109 ; gain = 68.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.793 ; gain = 84.035
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:120) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:145) in function 'accelerator_function' partially with a factor of 100.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' partially with a factor of 50.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.164 ; gain = 46.477
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 102.164 ; gain = 46.477
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:119) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.621 ; gain = 68.934
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.301 ; gain = 84.613
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.105 ; gain = 46.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.105 ; gain = 46.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.645 ; gain = 69.172
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.637 ; gain = 85.164
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 204.961 ; gain = 149.488
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 255.746 ; gain = 200.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.759 seconds; current allocated memory: 219.130 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_48', combined_final_hls/top.cpp:148->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.903 seconds; current allocated memory: 329.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 37.883 seconds; current allocated memory: 405.247 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:16 ; elapsed = 00:02:41 . Memory (MB): peak = 604.953 ; gain = 549.480
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 161.671 seconds; peak allocated memory: 405.247 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.035 ; gain = 46.227
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.035 ; gain = 46.227
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:119) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.680 ; gain = 68.871
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.129 ; gain = 84.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:119) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=20) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:119) in function 'accelerator_function' completely.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:37 ; ela==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.031 ; gain = 46.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.031 ; gain = 46.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.480 ; gain = 68.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.457 ; gain = 84.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 193.848 ; gain = 138.250
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 217.699 ; gain = 162.102
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.674 seconds; current allocated memory: 175.263 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_33', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.898 seconds; current allocated memory: 204.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 12.515 seconds; current allocated memory: 237.511 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 359.441 ; gain = 303.844
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 73.484 seconds; peak allocated memory: 237.511 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.934 ; gain = 46.066
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 101.934 ; gain = 46.066
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.141 ; gain = 68.273
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.059 ; gain = 84.191
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:25 . Memory (MB): peak = 204.973 ; gain = 149.105
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 255.055 ; gain = 199.188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.413 seconds; current allocated memory: 219.130 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_48', combined_final_hls/top.cpp:148->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 35.598 seconds; current allocated memory: 329.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 38.278 seconds; current allocated memory: 405.247 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:17 ; elapsed = 00:02:43 . Memory (MB): peak = 602.426 ; gain = 546.559
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 162.72 seconds; peak allocated memory: 405.247 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.055 ; gain = 46.367
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.055 ; gain = 46.367
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 124.180 ; gain = 68.492
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 140.426 ; gain = 84.738
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 60.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 60.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:44 . Memory (MB): peak = 224.469 ; gain = 168.781
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 282.555 ; gain = 226.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 111.798 seconds; current allocated memory: 247.453 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 252 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1138ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_23', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:68) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 51.91 seconds; current allocated memory: 400.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 31 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 60 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 53.896 seconds; current allocated memory: 494.876 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:03:55 ; elapsed = 00:04:22 . Memory (MB): peak = 737.762 ; gain = 682.074
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 262.72 seconds; peak allocated memory: 494.876 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.090 ; gain = 46.555
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.090 ; gain = 46.555
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.754 ; gain = 69.219
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 140.086 ; gain = 84.551
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 70.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 70.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:59 . Memory (MB): peak = 237.398 ; gain = 181.863
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:59:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:58:56) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:119:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WAR==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 102.066 ; gain = 46.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 102.066 ; gain = 46.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 124.094 ; gain = 68.328
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 140.375 ; gain = 84.609
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 70.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 70.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 235.723 ; gain = 179.957
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:58 ; elapsed = 00:02:13 . Memory (MB): peak = 304.035 ; gain = 248.270
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 161.651 seconds; current allocated memory: 269.166 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 292 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.2448ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_44', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 68.484 seconds; current allocated memory: 471.991 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 5702 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 69 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 70 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 69.589 seconds; current allocated memory: 585.220 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:05:26 ; elapsed = 00:05:57 . Memory (MB): peak = 863.102 ; gain = 807.336
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 357.175 seconds; peak allocated memory: 585.220 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.293 ; gain = 46.359
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 102.293 ; gain = 46.359
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 123.875 ; gain = 67.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 139.883 ; gain = 83.949
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:07 . Memory (MB): peak = 242.016 ; gain = 186.082
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:22 ; elapsed = 00:02:35 . Memory (MB): peak = 312.719 ; gain = 256.785
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 186.971 seconds; current allocated memory: 279.429 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_44', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 81.005 seconds; current allocated memory: 509.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_1_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_1_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6102 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 75 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 75 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 74.402 seconds; current allocated memory: 634.881 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:24 ; elapsed = 00:06:53 . Memory (MB): peak = 926.336 ; gain = 870.402
INFO: [SYSC 207-301] Generating SystemC RTL for accelerator_function.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 413.402 seconds; peak allocated memory: 634.881 MB.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from combined_final_hls/top.cpp:1:
combined_final_hls/top.cpp:68:26: error: no matching function for call to 'rbf_kernel'
     result_buf[l_idx] = rbf_kernel(index_buf, input_buf[i]);
                         ^~~~~~~~~~
combined_final_hls/top_header.hpp:31:3: note: candidate function not viable: no known conversion from 'fxd [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
In file included from combined_final_hls/top.cpp:1:
combined_final_hls/top.cpp:123:54: error: no matching function for call to 'rbf_kernel'
      result_buf[i] += dual_coef_buf[(k * 20) + j] * rbf_kernel(supp_vecs_buf[j], input_buf[i]);
                                                     ^~~~~~~~~~
combined_final_hls/top_header.hpp:31:3: note: candidate function not viable: no known conversion from 'fxd [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from combined_final_hls/top.cpp:1:
combined_final_hls/top.cpp:68:26: error: no matching function for call to 'rbf_kernel'
     result_buf[l_idx] = rbf_kernel(index_buf, input_buf[i]);
                         ^~~~~~~~~~
combined_final_hls/top_header.hpp:31:3: note: candidate function not viable: no known conversion from 'fxd [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
In file included from combined_final_hls/top.cpp:1:
combined_final_hls/top.cpp:123:54: error: no matching function for call to 'rbf_kernel'
      result_buf[i] += dual_coef_buf[(k * 20) + j] * rbf_kernel(supp_vecs_buf[j], input_buf[i]);
                                                     ^~~~~~~~~~
combined_final_hls/top_header.hpp:31:3: note: candidate function not viable: no known conversion from 'fxd [784]' to 'T *' (aka 'float *') for 1st argument; 
T rbf_kernel(T input1[784], T input2[784]);
  ^
2 errors generated.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.578 ; gain = 80.242
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.578 ; gain = 80.242
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.742 ; gain = 80.406
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] combined_final_hls/top.cpp:144: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 203.488 ; gain = 113.152
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:52:42) to (combined_final_hls/top.cpp:52:36) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:64:45) to (combined_final_hls/top.cpp:64:39) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:59:26) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:61:2) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:59:37) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:75:55) to (combined_final_hls/top.cpp:75:49) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:92:43) to (combined_final_hls/top.cpp:92:38) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:100:57) to (combined_final_hls/top.cpp:100:52) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:111:46) to (combined_final_hls/top.cpp:111:41) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:143:48) to (combined_final_hls/top.cpp:143:43) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:147:12) to (combined_final_hls/top.cpp:119:35) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (combined_final_hls/top.cpp:130:42) to (combined_final_hls/top.cpp:130:37) in function 'accelerator_function'... converting 10 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:14 ; elapsed = 00:02:51 . Memory (MB): peak = 402.469 ; gain = 312.133
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:59 ; elapsed = 00:06:40 . Memory (MB): peak = 511.926 ; gain = 421.590
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 613.127 seconds; current allocated memory: 486.134 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_76', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 926.405 seconds; current allocated memory: 888.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf_V' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf_V' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf_V' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf_V' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf_V' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fadd_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6267 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 291.975 seconds; current allocated memory: 1.110 GB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:36:13 ; elapsed = 00:38:11 . Memory (MB): peak = 2079.457 ; gain = 1989.121
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 2292.01 seconds; peak allocated memory: 1.110 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.598 ; gain = 80.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.598 ; gain = 80.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.598 ; gain = 80.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 192.961 ; gain = 102.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 272.555 ; gain = 182.496
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:50 . Memory (MB): peak = 353.105 ; gain = 263.047
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 84.782 seconds; current allocated memory: 307.762 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 92.263 seconds; current allocated memory: 555.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_17s_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 65.709 seconds; current allocated memory: 684.768 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:32 ; elapsed = 00:05:11 . Memory (MB): peak = 1195.781 ; gain = 1105.723
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 311.087 seconds; peak allocated memory: 684.768 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.602 ; gain = 80.199
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.602 ; gain = 80.199
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.602 ; gain = 80.199
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 192.883 ; gain = 102.480
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:33 . Memory (MB): peak = 272.055 ; gain = 181.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 354.586 ; gain = 264.184
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 82.09 seconds; current allocated memory: 307.751 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 93.627 seconds; current allocated memory: 555.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 60.394 seconds; current allocated memory: 684.782 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:29 ; elapsed = 00:05:03 . Memory (MB): peak = 1208.980 ; gain = 1118.578
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 303.377 seconds; peak allocated memory: 684.782 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.215 ; gain = 80.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.215 ; gain = 80.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.215 ; gain = 80.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 192.844 ; gain = 102.789
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 273.180 ; gain = 183.125
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:49 . Memory (MB): peak = 354.395 ; gain = 264.340
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 85.935 seconds; current allocated memory: 307.746 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 92.837 seconds; current allocated memory: 555.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 56.319 seconds; current allocated memory: 684.792 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:32 ; elapsed = 00:05:09 . Memory (MB): peak = 1201.141 ; gain = 1111.086
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 309.076 seconds; peak allocated memory: 684.792 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.227 ; gain = 78.824
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.227 ; gain = 78.824
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.227 ; gain = 78.824
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 192.449 ; gain = 101.047
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 271.457 ; gain = 180.055
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:48 . Memory (MB): peak = 354.289 ; gain = 262.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 78.192 seconds; current allocated memory: 307.762 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 86.566 seconds; current allocated memory: 555.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_17s_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 54.18 seconds; current allocated memory: 684.768 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:07 ; elapsed = 00:04:42 . Memory (MB): peak = 1196.211 ; gain = 1104.809
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 282.152 seconds; peak allocated memory: 684.768 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 170.504 ; gain = 79.352
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 170.504 ; gain = 79.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 170.504 ; gain = 79.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 192.535 ; gain = 101.383
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:52 . Memory (MB): peak = 275.156 ; gain = 184.004
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:01:10 . Memory (MB): peak = 354.082 ; gain = 262.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 109.382 seconds; current allocated memory: 307.788 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 107.014 seconds; current allocated memory: 555.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 61.337 seconds; current allocated memory: 684.857 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:56 ; elapsed = 00:05:52 . Memory (MB): peak = 1197.086 ; gain = 1105.934
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 352.863 seconds; peak allocated memory: 684.857 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.121 ; gain = 79.715
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.121 ; gain = 79.715
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.121 ; gain = 79.715
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 193.480 ; gain = 103.074
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 75.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 75.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:45 . Memory (MB): peak = 272.113 ; gain = 181.707
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:01:00 . Memory (MB): peak = 354.336 ; gain = 263.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 89.955 seconds; current allocated memory: 307.798 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 312 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.3198ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.3 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 88.002 seconds; current allocated memory: 555.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 6324 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 150 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 60.351 seconds; current allocated memory: 684.758 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:04:12 ; elapsed = 00:05:03 . Memory (MB): peak = 1207.141 ; gain = 1116.734
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 303.706 seconds; peak allocated memory: 684.758 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.512 ; gain = 80.238
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.512 ; gain = 80.238
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.512 ; gain = 80.238
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 193.156 ; gain = 102.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 264.926 ; gain = 174.652
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 314.539 ; gain = 224.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.658 seconds; current allocated memory: 264.936 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.143 seconds; current allocated memory: 383.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 28.77 seconds; current allocated memory: 464.550 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:02:27 . Memory (MB): peak = 776.258 ; gain = 685.984
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 147.241 seconds; peak allocated memory: 464.550 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.484 ; gain = 79.605
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.484 ; gain = 79.605
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.484 ; gain = 79.605
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 192.988 ; gain = 102.109
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 262.910 ; gain = 172.031
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:35 . Memory (MB): peak = 314.598 ; gain = 223.719
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.246 seconds; current allocated memory: 264.936 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.317 seconds; current allocated memory: 383.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 28.77 seconds; current allocated memory: 464.551 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:58 ; elapsed = 00:02:28 . Memory (MB): peak = 775.328 ; gain = 684.449
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 147.749 seconds; peak allocated memory: 464.551 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.445 ; gain = 79.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.445 ; gain = 79.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.445 ; gain = 79.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 193.070 ; gain = 101.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 263.301 ; gain = 171.895
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:35 . Memory (MB): peak = 313.879 ; gain = 222.473
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.311 seconds; current allocated memory: 264.128 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.158 seconds; current allocated memory: 382.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 28.043 seconds; current allocated memory: 455.201 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:56 ; elapsed = 00:02:26 . Memory (MB): peak = 766.285 ; gain = 674.879
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 146.185 seconds; peak allocated memory: 455.201 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.410 ; gain = 80.250
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.410 ; gain = 80.250
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:133).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 170.410 ; gain = 80.250
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 193.141 ; gain = 102.980
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 262.129 ; gain = 171.969
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:36 . Memory (MB): peak = 314.469 ; gain = 224.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.544 seconds; current allocated memory: 264.126 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:147->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.145 seconds; current allocated memory: 382.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_17s_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 100 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 27.464 seconds; current allocated memory: 455.212 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:56 ; elapsed = 00:02:26 . Memory (MB): peak = 765.691 ; gain = 675.531
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 146.446 seconds; peak allocated memory: 455.212 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.754 ; gain = 79.773
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.754 ; gain = 79.773
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.754 ; gain = 79.773
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 193.332 ; gain = 102.352
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:37 . Memory (MB): peak = 257.039 ; gain = 166.059
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 284.918 ; gain = 193.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 47.77 seconds; current allocated memory: 233.879 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:67) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.155 seconds; current allocated memory: 278.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_17s_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 11.853 seconds; current allocated memory: 317.903 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:47 ; elapsed = 00:01:28 . Memory (MB): peak = 492.398 ; gain = 401.418
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 87.693 seconds; peak allocated memory: 317.903 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 171.379 ; gain = 81.266
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 171.379 ; gain = 81.266
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 171.379 ; gain = 81.266
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 192.551 ; gain = 102.438
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:23 . Memory (MB): peak = 253.684 ; gain = 163.570
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:27 . Memory (MB): peak = 285.293 ; gain = 195.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.048 seconds; current allocated memory: 233.996 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:67) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.516 seconds; current allocated memory: 277.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 11.166 seconds; current allocated memory: 316.563 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 491.074 ; gain = 400.961
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 69.086 seconds; peak allocated memory: 316.563 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.504 ; gain = 79.301
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.504 ; gain = 79.301
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.504 ; gain = 79.301
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 192.801 ; gain = 101.598
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [HLS 200-489] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 262.930 ; gain = 171.727
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:48 . Memory (MB): peak = 315.141 ; gain = 223.938
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 63.358 seconds; current allocated memory: 266.465 MB.
INFO: [HLS 200-434] Only 2 loops out of a total 213 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1929ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:67) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 29.415 seconds; current allocated memory: 407.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 31.53 seconds; current allocated memory: 496.699 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:57 ; elapsed = 00:02:39 . Memory (MB): peak = 836.598 ; gain = 745.395
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 158.946 seconds; peak allocated memory: 496.699 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.680 ; gain = 80.457
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.680 ; gain = 80.457
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:120) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:115).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:95).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:126).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:136).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.680 ; gain = 80.457
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 192.555 ; gain = 102.332
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (combined_final_hls/top.cpp:92) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_55' (combined_final_hls/top.cpp:109) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:120) in function 'accelerator_function': changing partial unrolling into complete==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.586 ; gain = 79.563
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.586 ; gain = 79.563
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:104).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:95).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.586 ; gain = 79.563
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.301 ; gain = 102.277
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (combined_final_hls/top.cpp:92) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_55' (combined_final_hls/top.cpp:110) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function': changing partial unrolling into complete==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.617 ; gain = 80.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.617 ; gain = 80.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:114).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.617 ; gain = 80.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 193.375 ; gain = 103.238
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (combined_final_hls/top.cpp:91) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (combined_final_hls/top.cpp:93) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:48 ; elapsed = 00:01:09 . Memory (MB): peak = 303.309 ; gain = 213.172
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:07 ; elapsed = 00:02:29 . Memory (MB): peak = 510.645 ; gain = 420.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'in_stream_predict_data_V' (combined_final_hls/top.cpp:10).
INFO: [SCHED 204-61] Unable to satisfy pipeline directive: Unable to pipeline the region.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 227.106 seconds; current allocated memory: 335.761 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1929ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:149->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 178.548 seconds; current allocated memory: 552.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'accelerator_function' is 5616 from HDL expression: ap_rst_n_inv
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 95.754 seconds; current allocated memory: 740.891 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:04 ; elapsed = 00:09:44 . Memory (MB): peak = 1263.875 ; gain = 1173.738
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 584.59 seconds; peak allocated memory: 740.891 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.383 ; gain = 80.176
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.383 ; gain = 80.176
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.383 ; gain = 80.176
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.262 ; gain = 103.055
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=100) is no less than the loop trip count (=100).
INFO: [HLS 200-489] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' completely with a factor of 100.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:31 . Memory (MB): peak = 264.984 ; gain = 174.777
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:41 . Memory (MB): peak = 315.016 ; gain = 224.809
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 60.304 seconds; current allocated memory: 266.491 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 213 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1929ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:148->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 37.717 seconds; current allocated memory: 407.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 38.446 seconds; current allocated memory: 496.767 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:24 ; elapsed = 00:02:58 . Memory (MB): peak = 831.707 ; gain = 741.500
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 177.836 seconds; peak allocated memory: 496.767 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.516 ; gain = 79.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.516 ; gain = 79.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:102).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:124).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:134).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.516 ; gain = 79.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 192.672 ; gain = 101.445
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:118) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 254.641 ; gain = 163.414
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 285.426 ; gain = 194.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.21 seconds; current allocated memory: 234.041 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:148->combined_final_hls/top.cpp:68) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.469 seconds; current allocated memory: 277.990 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 12.686 seconds; current allocated memory: 316.727 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:50 ; elapsed = 00:01:33 . Memory (MB): peak = 492.191 ; gain = 400.965
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 92.735 seconds; peak allocated memory: 316.727 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.539 ; gain = 81.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 171.539 ; gain = 81.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:114).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 171.539 ; gain = 81.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 192.859 ; gain = 102.664
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:11 ; elapsed = 00:00:43 . Memory (MB): peak = 262.324 ; gain = 172.129
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 315.391 ; gain = 225.195
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 73.586 seconds; current allocated memory: 264.976 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 212 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:149->combined_final_hls/top.cpp:69) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 50.107 seconds; current allocated memory: 383.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 29 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 36.474 seconds; current allocated memory: 456.700 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:33 ; elapsed = 00:03:21 . Memory (MB): peak = 767.355 ; gain = 677.160
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 200.909 seconds; peak allocated memory: 456.700 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 170.617 ; gain = 84.906
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 170.617 ; gain = 84.906
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:114).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:37 . Memory (MB): peak = 170.617 ; gain = 84.906
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 192.977 ; gain = 107.266
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' partially with a factor of 25.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 258.043 ; gain = 172.332
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:51 . Memory (MB): peak = 300.715 ; gain = 215.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.263 seconds; current allocated memory: 248.965 MB.
INFO: [HLS 200-434] Only 4 loops out of a total 162 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0935ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:149->combined_final_hls/top.cpp:69) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 25.509 seconds; current allocated memory: 326.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 21.008 seconds; current allocated memory: 381.556 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:27 ; elapsed = 00:02:14 . Memory (MB): peak = 616.434 ; gain = 530.723
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 134.63 seconds; peak allocated memory: 381.556 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.418 ; gain = 80.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.418 ; gain = 80.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:114).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:103).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:94).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:125).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:135).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:79).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.418 ; gain = 80.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:35 . Memory (MB): peak = 193.027 ; gain = 102.926
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_77' (combined_final_hls/top.cpp:119) in function 'accelerator_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_4' (combined_final_hls/top.cpp:65) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:145) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:121) in function 'accelerator_function' completely with a factor of 20.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:05:05 ; elapsed = 00:05:39 . Memory (MB): peak = 557.492 ; gain = 467.391
WARNING: [ANALYSIS 214-1] Tool encounters 17249 load/store instructions to analyze which may result in long runtime.
ERROR: [XFORM 203-1403] Unsupported enormous number of load/store instructions: 'accelerator_function' .
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.574 ; gain = 79.363
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.574 ; gain = 79.363
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.574 ; gain = 79.363
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.336 ; gain = 102.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_4' (combined_final_hls/top.cpp:64) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-489] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:140) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 285.480 ; gain = 194.270
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:58:56) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:16 ; elapsed = 00:02:36 . Memory (MB): peak = 801.520 ; gain = 710.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_3'.
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Violation in module 'accelerator_function' (Loop: LOOP_3): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1)
   between axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10) and axis read on port 'kernel_in_stream_data_V' (combined_final_hls/top.cpp:10).
WARNING: [SCHED 204-68] The II Viol==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.859 ; gain = 80.703
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.859 ; gain = 80.703
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 170.859 ; gain = 80.703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.277 ; gain = 103.121
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_2' (combined_final_hls/top.cpp:58) in function 'accelerator_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' completely with a factor of 100.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.602 ; gain = 80.445
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.602 ; gain = 80.445
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.602 ; gain = 80.445
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 192.730 ; gain = 102.574
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_44' (combined_final_hls/top.cpp:104) in function 'accelerator_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:106) in function 'accelerator_function' completely with a factor of 20.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:106) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.652 ; gain = 79.898
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.652 ; gain = 79.898
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 170.652 ; gain = 79.898
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 192.602 ; gain = 101.848
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'LOOP_88' (combined_final_hls/top.cpp:117) in function 'accelerator_function' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'LOOP_R' (combined_final_hls/top.cpp:140) in function 'accelerator_function' completely with a factor of 784.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:04:17 ; elapsed = 00:04:37 . Memory (MB): peak = 458.746 ; gain = 367.992
WARNING: [ANALYSIS 214-1] Tool encounters 15683 load/store instructions to analyze which may result in long runtime.
ERROR: [XFORM 203-1403] Unsupported enormous number of load/store instructions: 'accelerator_function' .
ERROR: [HLS 200-70] Failed building synthesis data model.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.594 ; gain = 79.082
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.594 ; gain = 79.082
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:121).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:130).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.594 ; gain = 79.082
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.105 ; gain = 101.594
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:25 . Memory (MB): peak = 253.059 ; gain = 161.547
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 285.289 ; gain = 193.777
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 33.448 seconds; current allocated memory: 232.830 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 114 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.049ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_1', combined_final_hls/top.cpp:144->combined_final_hls/top.cpp:67) (10 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.753 seconds; current allocated memory: 273.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 11.356 seconds; current allocated memory: 311.694 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:39 ; elapsed = 00:01:06 . Memory (MB): peak = 486.035 ; gain = 394.523
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 66.31 seconds; peak allocated memory: 311.694 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.570 ; gain = 80.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.570 ; gain = 80.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 170.570 ; gain = 80.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.289 ; gain = 103.125
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' partially with a factor of 50.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.766 ; gain = 80.672
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.766 ; gain = 80.672
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:110).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:99).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:91).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:64).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:76).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.766 ; gain = 80.672
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.457 ; gain = 103.363
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' partially with a factor of 50.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:115) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.434 ; gain = 80.039
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.434 ; gain = 80.039
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 170.434 ; gain = 80.039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 192.484 ; gain = 102.090
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 258.766 ; gain = 168.371
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 296.691 ; gain = 206.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.705 seconds; current allocated memory: 244.247 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 152 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.161ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:68) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 10.314 seconds; current allocated memory: 310.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 16.448 seconds; current allocated memory: 361.186 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:58 ; elapsed = 00:01:25 . Memory (MB): peak = 587.129 ; gain = 496.734
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 85.174 seconds; peak allocated memory: 361.186 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.852 ; gain = 80.430
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.852 ; gain = 80.430
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.852 ; gain = 80.430
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 193.250 ; gain = 102.828
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:36 . Memory (MB): peak = 257.809 ; gain = 167.387
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:41 . Memory (MB): peak = 290.758 ; gain = 200.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 45.371 seconds; current allocated memory: 238.139 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 132 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:68) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.87 seconds; current allocated memory: 290.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.265 seconds; current allocated memory: 334.281 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:44 ; elapsed = 00:01:22 . Memory (MB): peak = 537.656 ; gain = 447.234
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 82.779 seconds; peak allocated memory: 334.281 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.508 ; gain = 78.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.508 ; gain = 78.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 170.508 ; gain = 78.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 193.387 ; gain = 101.836
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 257.828 ; gain = 166.277
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:59:42) in function 'accelerator_function' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:58:56) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:118:40) in function 'accelerator_function' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.398 ; gain = 80.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 170.398 ; gain = 80.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:111).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 170.398 ; gain = 80.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 193.539 ; gain = 103.465
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:116) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 256.551 ; gain = 166.477
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:36 . Memory (MB): peak = 291.480 ; gain = 201.406
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.503 seconds; current allocated memory: 238.143 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 132 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:68) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.102 seconds; current allocated memory: 290.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.318 seconds; current allocated memory: 334.285 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:27 . Memory (MB): peak = 536.246 ; gain = 446.172
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 87.176 seconds; peak allocated memory: 334.285 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.594 ; gain = 80.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.594 ; gain = 80.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.594 ; gain = 80.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 192.766 ; gain = 102.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 256.273 ; gain = 166.262
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 302.543 ; gain = 212.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.512 seconds; current allocated memory: 248.803 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 132 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:69) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.113 seconds; current allocated memory: 300.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.592 seconds; current allocated memory: 301.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 301.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 10.566 seconds; current allocated memory: 345.611 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.79 seconds; current allocated memory: 349.141 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:25 . Memory (MB): peak = 549.617 ; gain = 459.605
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 85.472 seconds; peak allocated memory: 349.141 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.801 ; gain = 80.465
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.801 ; gain = 80.465
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.801 ; gain = 80.465
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 193.281 ; gain = 102.945
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_2' (combined_final_hls/top.cpp:59) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_44' (combined_final_hls/top.cpp:106) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:39 . Memory (MB): peak = 267.770 ; gain = 177.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 342.223 ; gain = 251.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.629 seconds; current allocated memory: 285.585 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 288 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:69) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.525 seconds; current allocated memory: 354.664 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.057 seconds; current allocated memory: 364.144 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 364.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resuldEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 12.119 seconds; current allocated memory: 418.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 22.57 seconds; current allocated memory: 426.839 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_cud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resuldEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:43 ; elapsed = 00:02:16 . Memory (MB): peak = 673.145 ; gain = 582.809
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 136.636 seconds; peak allocated memory: 426.839 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.500 ; gain = 80.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.500 ; gain = 80.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:100).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:92).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:65).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:53).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:122).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:131).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:77).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 170.500 ; gain = 80.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 192.824 ; gain = 102.883
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_2' (combined_final_hls/top.cpp:58) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_44' (combined_final_hls/top.cpp:105) in function 'accelerator_function' partially with a factor of 50.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:47 . Memory (MB): peak = 268.703 ; gain = 178.762
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:01:02 . Memory (MB): peak = 332.789 ; gain = 242.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 68.621 seconds; current allocated memory: 275.329 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 288 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:145->combined_final_hls/top.cpp:68) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.881 seconds; current allocated memory: 344.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'tile_size_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'accelerator_function_input_buf' to 'accelerator_functbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_index_buf' to 'accelerator_functcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_supp_vecs_buf' to 'accelerator_functdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dual_coef_buf' to 'accelerator_functeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_result_buf' to 'accelerator_functfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 21.017 seconds; current allocated memory: 407.296 MB.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'accelerator_functfYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:29 ; elapsed = 00:02:13 . Memory (MB): peak = 661.766 ; gain = 571.824
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 133.626 seconds; peak allocated memory: 407.296 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.766 ; gain = 80.617
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.766 ; gain = 80.617
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function(unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, unsigned int*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*, ap_axiu<32, 4, 5, 5>*)': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:113).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.766 ; gain = 80.617
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 192.949 ; gain = 102.801
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function': changing partial unrolling into complete unrolling since the unrolling factor (=50) is no less than the loop trip count (=20).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' partially with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LOOP_55' (combined_final_hls/top.cpp:107) in function 'accelerator_function' completely with a factor of 20.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:38 . Memory (MB): peak = 248.582 ; gain = 158.434
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 271.430 ; gain = 181.281
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.178 seconds; current allocated memory: 216.740 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 52 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 221.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.213 seconds; current allocated memory: 221.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 222.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 233.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 3.102 seconds; current allocated memory: 234.577 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:53 . Memory (MB): peak = 324.559 ; gain = 234.410
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 53.174 seconds; peak allocated memory: 234.577 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.035 ; gain = 79.895
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.035 ; gain = 79.895
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:112).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:101).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:93).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:66).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:54).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:123).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:69).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:132).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:78).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 171.035 ; gain = 79.895
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.410 ; gain = 102.270
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:60) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:117) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 258.254 ; gain = 167.113
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 301.633 ; gain = 210.492
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 36.896 seconds; current allocated memory: 248.804 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 132 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_11', combined_final_hls/top.cpp:146->combined_final_hls/top.cpp:69) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.549 seconds; current allocated memory: 300.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.279 seconds; current allocated memory: 301.506 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 301.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.769 seconds; current allocated memory: 345.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.757 seconds; current allocated memory: 349.142 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:53 ; elapsed = 00:01:21 . Memory (MB): peak = 550.293 ; gain = 459.152
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 80.787 seconds; peak allocated memory: 349.142 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 171.262 ; gain = 80.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 171.262 ; gain = 80.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 171.262 ; gain = 80.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.617 ; gain = 103.176
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_11' (combined_final_hls/top.cpp:93) in function 'accelerator_function' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'LOOP_22' (combined_final_hls/top.cpp:95) in function 'accelerator_function' completely with a factor of 784.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:54 ; elapsed = 00:01:17 . Memory (MB): peak = 303.836 ; gain = 213.395
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:08 ; elapsed = 00:02:30 . Memory (MB): peak = 485.293 ; gain = 394.852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11'.
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96).
WARNING: [SCHED 204-68] The II Violation in module 'Block_proc9' (Loop: LOOP_11): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1)
   between axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp:96) and axis read on port 'in_stream_predict_dest_V' (combined_final_hls/top.cpp:160->combined_final_hls/top.cpp==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.512 ; gain = 81.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 171.512 ; gain = 81.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 171.512 ; gain = 81.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 192.930 ; gain = 102.551
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 259.441 ; gain = 169.063
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 302.063 ; gain = 211.684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 42.501 seconds; current allocated memory: 250.230 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.213 seconds; current allocated memory: 305.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.758 seconds; current allocated memory: 307.213 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 307.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.777 seconds; current allocated memory: 351.580 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 16.242 seconds; current allocated memory: 355.508 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:38 . Memory (MB): peak = 557.234 ; gain = 466.855
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 98.294 seconds; peak allocated memory: 355.508 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.703 ; gain = 79.977
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.703 ; gain = 79.977
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.703 ; gain = 79.977
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.285 ; gain = 102.559
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 258.191 ; gain = 167.465
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:111:43) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:110:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 302.023 ; gain = 211.297
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.757 seconds; current allocated memory: 250.316 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.981 seconds; current allocated memory: 305.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.22 seconds; current allocated memory: 307.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 307.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.595 seconds; current allocated memory: 351.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.797 seconds; current allocated memory: 355.576 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:29 . Memory (MB): peak = 556.340 ; gain = 465.613
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 89.548 seconds; peak allocated memory: 355.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.430 ; gain = 80.441
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.430 ; gain = 80.441
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.430 ; gain = 80.441
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 193.305 ; gain = 103.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 259.406 ; gain = 169.418
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:111:43) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic be==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.676 ; gain = 79.484
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.676 ; gain = 79.484
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.676 ; gain = 79.484
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 192.746 ; gain = 101.555
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 258.402 ; gain = 167.211
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 307.813 ; gain = 216.621
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[1371] ('mul_ln97', combined_final_hls/top.cpp:97) [1363]  (3.36 ns)
	'add' operation of DSP[1371] ('add_ln97', combined_final_hls/top.cpp:97) [1371]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [1373]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [1374]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.346 seconds; current allocated memory: 256.640 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 151 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.161ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.546 seconds; current allocated memory: 326.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.891 seconds; current allocated memory: 327.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 328.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 10.797 seconds; current allocated memory: 379.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 18.161 seconds; current allocated memory: 383.917 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:19 ; elapsed = 00:01:50 . Memory (MB): peak = 606.258 ; gain = 515.066
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 109.906 seconds; peak allocated memory: 383.917 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.609 ; gain = 84.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.609 ; gain = 84.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 170.609 ; gain = 84.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:34 . Memory (MB): peak = 193.535 ; gain = 107.547
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 15.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:41 . Memory (MB): peak = 257.148 ; gain = 171.160
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:48 . Memory (MB): peak = 304.160 ; gain = 218.172
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[1056] ('mul_ln97', combined_final_hls/top.cpp:97) [1048]  (3.36 ns)
	'add' operation of DSP[1056] ('add_ln97', combined_final_hls/top.cpp:97) [1056]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', combined_final_hls/top.cpp:97) [1058]  (0 ns)
	'store' operation ('input_buf_addr_1_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [1059]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.059 seconds; current allocated memory: 253.135 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 141 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.346 seconds; current allocated memory: 315.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.671 seconds; current allocated memory: 317.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 317.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 15 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 10.039 seconds; current allocated memory: 364.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 16.631 seconds; current allocated memory: 368.805 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:02:00 . Memory (MB): peak = 576.938 ; gain = 490.949
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 119.887 seconds; peak allocated memory: 368.805 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.688 ; gain = 80.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.688 ; gain = 80.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 170.688 ; gain = 80.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 193.199 ; gain = 102.820
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 258.598 ; gain = 168.219
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 302.004 ; gain = 211.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.268 seconds; current allocated memory: 249.973 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.074 seconds; current allocated memory: 305.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.838 seconds; current allocated memory: 306.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 307.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.545 seconds; current allocated memory: 350.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.817 seconds; current allocated memory: 354.679 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:44 . Memory (MB): peak = 555.398 ; gain = 465.020
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 104.274 seconds; peak allocated memory: 354.679 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.805 ; gain = 79.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.805 ; gain = 79.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 170.805 ; gain = 79.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 193.770 ; gain = 102.750
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 256.457 ; gain = 165.438
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 302.137 ; gain = 211.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.511 seconds; current allocated memory: 249.962 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.978 seconds; current allocated memory: 305.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.855 seconds; current allocated memory: 306.667 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 307.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.752 seconds; current allocated memory: 350.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.834 seconds; current allocated memory: 354.647 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:02 ; elapsed = 00:01:45 . Memory (MB): peak = 555.813 ; gain = 464.793
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 104.729 seconds; peak allocated memory: 354.647 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 171.500 ; gain = 80.832
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 171.500 ; gain = 80.832
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 171.500 ; gain = 80.832
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:19 . Memory (MB): peak = 193.258 ; gain = 102.590
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 257.988 ; gain = 167.320
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 301.563 ; gain = 210.895
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 38.332 seconds; current allocated memory: 250.292 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 13.959 seconds; current allocated memory: 305.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.683 seconds; current allocated memory: 307.231 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 307.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.031 seconds; current allocated memory: 351.595 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.802 seconds; current allocated memory: 355.508 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:26 . Memory (MB): peak = 557.375 ; gain = 466.707
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 86.175 seconds; peak allocated memory: 355.508 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.773 ; gain = 79.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.773 ; gain = 79.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.773 ; gain = 79.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 192.641 ; gain = 101.645
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 12.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 257.988 ; gain = 166.992
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 302.723 ; gain = 211.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[879] ('mul_ln97', combined_final_hls/top.cpp:97) [871]  (3.36 ns)
	'add' operation of DSP[879] ('add_ln97', combined_final_hls/top.cpp:97) [879]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', combined_final_hls/top.cpp:97) [881]  (0 ns)
	'store' operation ('input_buf_addr_1_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:167->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [882]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.785 seconds; current allocated memory: 251.312 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 135 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1462ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.13 seconds; current allocated memory: 309.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.843 seconds; current allocated memory: 310.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 311.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 9.194 seconds; current allocated memory: 356.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.04 seconds; current allocated memory: 360.264 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:39 . Memory (MB): peak = 565.195 ; gain = 474.199
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 99.279 seconds; peak allocated memory: 360.264 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.488 ; gain = 80.480
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.488 ; gain = 80.480
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 170.488 ; gain = 80.480
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:39 . Memory (MB): peak = 193.008 ; gain = 103.000
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:46 . Memory (MB): peak = 257.953 ; gain = 167.945
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:52 . Memory (MB): peak = 301.645 ; gain = 211.637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.766 ; gain = 80.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.766 ; gain = 80.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.766 ; gain = 80.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 192.945 ; gain = 102.781
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 257.500 ; gain = 167.336
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:111:43) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:110:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 301.715 ; gain = 211.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[771] ('mul_ln97', combined_final_hls/top.cpp:97) [763]  (3.36 ns)
	'add' operation of DSP[771] ('add_ln97', combined_final_hls/top.cpp:97) [771]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [773]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [774]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.512 seconds; current allocated memory: 250.316 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:70) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 20.828 seconds; current allocated memory: 305.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.372 seconds; current allocated memory: 307.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.527 seconds; current allocated memory: 307.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 11.37 seconds; current allocated memory: 351.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 19.569 seconds; current allocated memory: 355.576 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:17 ; elapsed = 00:01:55 . Memory (MB): peak = 556.938 ; gain = 466.773
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 115.181 seconds; peak allocated memory: 355.576 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.438 ; gain = 78.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.438 ; gain = 78.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:139).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.438 ; gain = 78.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 193.000 ; gain = 101.484
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:123) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 259.691 ; gain = 168.176
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:112:43) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 301.551 ; gain = 210.035
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:169->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 44.269 seconds; current allocated memory: 250.360 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:153->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.259 seconds; current allocated memory: 305.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.961 seconds; current allocated memory: 307.243 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 307.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 9.165 seconds; current allocated memory: 351.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.548 seconds; current allocated memory: 355.625 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:40 . Memory (MB): peak = 556.059 ; gain = 464.543
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 100.143 seconds; peak allocated memory: 355.625 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.563 ; gain = 79.406
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.563 ; gain = 79.406
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:118).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:129).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:139).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.563 ; gain = 79.406
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 192.672 ; gain = 101.516
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:123) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 259.527 ; gain = 168.371
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_55' (combined_final_hls/top.cpp:112:43) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:35 . Memory (MB): peak = 301.406 ; gain = 210.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_66'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:169->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 43.239 seconds; current allocated memory: 249.857 MB.
INFO: [HLS 200-434] Only 6 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:153->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.971 seconds; current allocated memory: 305.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.05 seconds; current allocated memory: 306.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 306.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.855 seconds; current allocated memory: 350.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.225 seconds; current allocated memory: 354.386 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:39 . Memory (MB): peak = 554.609 ; gain = 463.453
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 99.227 seconds; peak allocated memory: 354.386 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.824 ; gain = 80.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.824 ; gain = 80.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.824 ; gain = 80.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 193.621 ; gain = 103.320
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 55.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:30 . Memory (MB): peak = 257.961 ; gain = 167.660
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 304.426 ; gain = 214.125
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.001 seconds; current allocated memory: 253.277 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 141 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.755 seconds; current allocated memory: 317.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.679 seconds; current allocated memory: 318.891 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 319.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 55 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 9.051 seconds; current allocated memory: 367.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 17.597 seconds; current allocated memory: 371.324 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:15 ; elapsed = 00:01:47 . Memory (MB): peak = 583.504 ; gain = 493.203
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 107.066 seconds; peak allocated memory: 371.324 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.488 ; gain = 80.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.488 ; gain = 80.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.488 ; gain = 80.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 193.090 ; gain = 103.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:40 . Memory (MB): peak = 260.293 ; gain = 170.430
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:46 . Memory (MB): peak = 301.156 ; gain = 211.293
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.245 seconds; current allocated memory: 249.834 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.463 seconds; current allocated memory: 305.067 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.239 seconds; current allocated memory: 306.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.497 seconds; current allocated memory: 306.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.126 seconds; current allocated memory: 350.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.622 seconds; current allocated memory: 354.304 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:50 . Memory (MB): peak = 553.547 ; gain = 463.684
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 111.115 seconds; peak allocated memory: 354.304 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.527 ; gain = 79.602
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 170.527 ; gain = 79.602
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 170.527 ; gain = 79.602
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 192.785 ; gain = 101.859
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:43 . Memory (MB): peak = 255.566 ; gain = 164.641
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:49 . Memory (MB): peak = 301.461 ; gain = 210.535
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.839 seconds; current allocated memory: 249.818 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.385 seconds; current allocated memory: 305.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.7 seconds; current allocated memory: 306.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 306.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.109 seconds; current allocated memory: 350.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.089 seconds; current allocated memory: 354.319 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:09 ; elapsed = 00:01:56 . Memory (MB): peak = 553.582 ; gain = 462.656
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 116.538 seconds; peak allocated memory: 354.319 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.867 ; gain = 80.707
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:31 . Memory (MB): peak = 170.867 ; gain = 80.707
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.867 ; gain = 80.707
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 192.969 ; gain = 102.809
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 258.621 ; gain = 168.461
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:44 . Memory (MB): peak = 301.016 ; gain = 210.855
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: ==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.813 ; gain = 79.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.813 ; gain = 79.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.813 ; gain = 79.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 192.895 ; gain = 101.918
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 256.031 ; gain = 165.055
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:32 . Memory (MB): peak = 301.535 ; gain = 210.559
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[773] ('mul_ln98', combined_final_hls/top.cpp:98) [765]  (3.36 ns)
	'add' operation of DSP[773] ('add_ln98', combined_final_hls/top.cpp:98) [773]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [775]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [776]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.34 seconds; current allocated memory: 249.798 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.335 seconds; current allocated memory: 305.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.373 seconds; current allocated memory: 306.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 307.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.661 seconds; current allocated memory: 350.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.828 seconds; current allocated memory: 354.587 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:31 . Memory (MB): peak = 555.625 ; gain = 464.648
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 91.369 seconds; peak allocated memory: 354.587 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.387 ; gain = 80.047
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 170.387 ; gain = 80.047
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 170.387 ; gain = 80.047
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 194.293 ; gain = 103.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:37 . Memory (MB): peak = 261.258 ; gain = 170.918
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:42 . Memory (MB): peak = 301.578 ; gain = 211.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.995 seconds; current allocated memory: 249.943 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.935 seconds; current allocated memory: 305.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.292 seconds; current allocated memory: 306.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 307.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.561 seconds; current allocated memory: 350.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.365 seconds; current allocated memory: 354.601 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:03 ; elapsed = 00:01:44 . Memory (MB): peak = 554.184 ; gain = 463.844
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 103.804 seconds; peak allocated memory: 354.601 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.453 ; gain = 80.164
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.453 ; gain = 80.164
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.453 ; gain = 80.164
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 192.574 ; gain = 102.285
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 257.449 ; gain = 167.160
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 301.820 ; gain = 211.531
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.309 seconds; current allocated memory: 249.959 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.6 seconds; current allocated memory: 305.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.744 seconds; current allocated memory: 306.640 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 307.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.668 seconds; current allocated memory: 350.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.634 seconds; current allocated memory: 354.607 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:01 ; elapsed = 00:01:30 . Memory (MB): peak = 554.383 ; gain = 464.094
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 90.289 seconds; peak allocated memory: 354.607 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 170.785 ; gain = 80.590
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:27 . Memory (MB): peak = 170.785 ; gain = 80.590
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 170.785 ; gain = 80.590
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 193.125 ; gain = 102.930
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:35 . Memory (MB): peak = 258.727 ; gain = 168.531
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:41 . Memory (MB): peak = 301.555 ; gain = 211.359
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.216 seconds; current allocated memory: 249.847 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.405 seconds; current allocated memory: 305.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.963 seconds; current allocated memory: 306.519 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 306.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.605 seconds; current allocated memory: 350.621 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.634 seconds; current allocated memory: 354.497 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:07 ; elapsed = 00:01:44 . Memory (MB): peak = 554.789 ; gain = 464.594
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 103.838 seconds; peak allocated memory: 354.497 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.531 ; gain = 79.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.531 ; gain = 79.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.531 ; gain = 79.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 193.547 ; gain = 102.582
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:28 . Memory (MB): peak = 260.828 ; gain = 169.863
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 301.957 ; gain = 210.992
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 41.83 seconds; current allocated memory: 249.958 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 16.574 seconds; current allocated memory: 305.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.183 seconds; current allocated memory: 306.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 307.108 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.933 seconds; current allocated memory: 350.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.304 seconds; current allocated memory: 354.601 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:05 ; elapsed = 00:01:35 . Memory (MB): peak = 554.512 ; gain = 463.547
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 95.388 seconds; peak allocated memory: 354.601 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.684 ; gain = 80.547
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 170.684 ; gain = 80.547
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:32 . Memory (MB): peak = 170.684 ; gain = 80.547
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:33 . Memory (MB): peak = 193.090 ; gain = 102.953
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 260.676 ; gain = 170.539
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:43 . Memory (MB): peak = 302.051 ; gain = 211.914
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.729 seconds; current allocated memory: 249.942 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.905 seconds; current allocated memory: 305.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.33 seconds; current allocated memory: 306.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 307.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.367 seconds; current allocated memory: 350.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.179 seconds; current allocated memory: 354.580 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:41 . Memory (MB): peak = 554.996 ; gain = 464.859
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 101.389 seconds; peak allocated memory: 354.580 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.695 ; gain = 79.941
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.695 ; gain = 79.941
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.695 ; gain = 79.941
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.508 ; gain = 102.754
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 255.109 ; gain = 164.355
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:33 . Memory (MB): peak = 301.020 ; gain = 210.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[762] ('mul_ln98', combined_final_hls/top.cpp:98) [754]  (3.36 ns)
	'add' operation of DSP[762] ('add_ln98', combined_final_hls/top.cpp:98) [762]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', combined_final_hls/top.cpp:98) [764]  (0 ns)
	'store' operation ('input_buf_addr_1_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [765]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 40.689 seconds; current allocated memory: 250.051 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.531 seconds; current allocated memory: 305.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.116 seconds; current allocated memory: 307.069 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 307.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.877 seconds; current allocated memory: 351.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 17.021 seconds; current allocated memory: 355.179 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:06 ; elapsed = 00:01:40 . Memory (MB): peak = 556.945 ; gain = 466.191
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 100.25 seconds; peak allocated memory: 355.179 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.586 ; gain = 80.684
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:33 . Memory (MB): peak = 170.586 ; gain = 80.684
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 170.586 ; gain = 80.684
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 193.086 ; gain = 103.184
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:42 . Memory (MB): peak = 260.277 ; gain = 170.375
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:48 . Memory (MB): peak = 301.387 ; gain = 211.484
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[762] ('mul_ln98', combined_final_hls/top.cpp:98) [754]  (3.36 ns)
	'add' operation of DSP[762] ('add_ln98', combined_final_hls/top.cpp:98) [762]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', combined_final_hls/top.cpp:98) [764]  (0 ns)
	'store' operation ('input_buf_addr_1_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [765]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 58.248 seconds; current allocated memory: 249.768 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 19.806 seconds; current allocated memory: 305.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.199 seconds; current allocated memory: 306.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 307.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 60 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 8.909 seconds; current allocated memory: 350.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 17.391 seconds; current allocated memory: 354.361 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:14 ; elapsed = 00:02:00 . Memory (MB): peak = 554.379 ; gain = 464.477
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 119.765 seconds; peak allocated memory: 354.361 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.820 ; gain = 80.816
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 170.820 ; gain = 80.816
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 170.820 ; gain = 80.816
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 193.945 ; gain = 103.941
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 258.375 ; gain = 168.371
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 301.203 ; gain = 211.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 46.473 seconds; current allocated memory: 249.942 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 17.139 seconds; current allocated memory: 305.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.203 seconds; current allocated memory: 306.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 307.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.638 seconds; current allocated memory: 350.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.526 seconds; current allocated memory: 354.580 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:08 ; elapsed = 00:01:40 . Memory (MB): peak = 554.469 ; gain = 464.465
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 100.668 seconds; peak allocated memory: 354.580 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.461 ; gain = 80.148
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.461 ; gain = 80.148
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.461 ; gain = 80.148
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 193.695 ; gain = 103.383
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 260.379 ; gain = 170.066
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 301.176 ; gain = 210.863
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 37.796 seconds; current allocated memory: 249.942 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.485 seconds; current allocated memory: 305.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.714 seconds; current allocated memory: 306.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 307.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 6.751 seconds; current allocated memory: 350.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 12.799 seconds; current allocated memory: 354.580 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:56 ; elapsed = 00:01:23 . Memory (MB): peak = 553.668 ; gain = 463.355
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 83.363 seconds; peak allocated memory: 354.580 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.762 ; gain = 80.621
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 170.762 ; gain = 80.621
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.762 ; gain = 80.621
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 193.340 ; gain = 103.199
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:26 . Memory (MB): peak = 258.824 ; gain = 168.684
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 301.406 ; gain = 211.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.526 seconds; current allocated memory: 249.985 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 14.871 seconds; current allocated memory: 305.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.821 seconds; current allocated memory: 306.681 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 307.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_6ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 28 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 21 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 7.01 seconds; current allocated memory: 350.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.484 seconds; current allocated memory: 354.677 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:59 ; elapsed = 00:01:27 . Memory (MB): peak = 554.230 ; gain = 464.090
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 87.329 seconds; peak allocated memory: 354.677 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 171.238 ; gain = 80.070
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 171.238 ; gain = 80.070
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 171.238 ; gain = 80.070
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.055 ; gain = 101.887
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:27 . Memory (MB): peak = 259.422 ; gain = 168.254
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 302.266 ; gain = 211.098
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[772] ('mul_ln98', combined_final_hls/top.cpp:98) [764]  (3.36 ns)
	'add' operation of DSP[772] ('add_ln98', combined_final_hls/top.cpp:98) [772]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [774]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [775]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 39.99 seconds; current allocated memory: 249.942 MB.
INFO: [HLS 200-434] Only 5 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 15.413 seconds; current allocated memory: 305.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.395 seconds; current allocated memory: 306.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 307.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 49 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 9.923 seconds; current allocated memory: 350.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 14.579 seconds; current allocated memory: 354.580 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:01:32 . Memory (MB): peak = 555.289 ; gain = 464.121
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 92.488 seconds; peak allocated memory: 354.580 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.535 ; gain = 79.152
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 170.535 ; gain = 79.152
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 170.535 ; gain = 79.152
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 193.387 ; gain = 102.004
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:29 . Memory (MB): peak = 258.547 ; gain = 167.164
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:62:42) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:61:56) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:122:43) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:36 . Memory (MB): peak = 306.563 ; gain = 215.180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[802] ('mul_ln98', combined_final_hls/top.cpp:98) [794]  (3.36 ns)
	'add' operation of DSP[802] ('add_ln98', combined_final_hls/top.cpp:98) [802]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:98) [804]  (0 ns)
	'store' operation ('input_buf_addr_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:169->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [805]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.784 seconds; current allocated memory: 254.841 MB.
INFO: [HLS 200-434] Only 65 loops out of a total 131 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.0913ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:153->combined_final_hls/top.cpp:71) (10.1 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.65 seconds; current allocated memory: 317.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.712 seconds; current allocated memory: 326.998 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 327.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_8ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 4.016 seconds; current allocated memory: 368.237 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 13.543 seconds; current allocated memory: 372.603 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:11 ; elapsed = 00:01:44 . Memory (MB): peak = 537.516 ; gain = 446.133
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 104.339 seconds; peak allocated memory: 372.603 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.719 ; gain = 80.051
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.719 ; gain = 80.051
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 170.719 ; gain = 80.051
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 192.984 ; gain = 102.316
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [HLS 200-489] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' completely with a factor of 150.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 294.398 ; gain = 203.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:61:56) in function 'Block__proc9' : 

more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:122:43) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:59 ; elapsed = 00:01:21 . Memory (MB): peak = 437.000 ; gain = 346.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_50', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_51', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_52', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_53', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_54', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_55', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_56', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_57', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_58', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_59', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_60', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_61', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_62', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_63', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_64', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_65', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_66', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_67', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_68', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_69', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_70', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_71', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_72', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_73', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_74', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_75', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_76', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_77', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_78', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_79', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_80', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_81', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_82', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_83', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_84', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_85', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_86', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_87', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_88', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_89', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_90', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_91', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_92', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_93', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_94', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_95', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_96', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_97', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_98', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_99', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_100', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_101', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_102', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_103', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_104', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_105', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_106', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_107', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_108', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_109', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_110', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_111', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_112', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_113', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_114', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_115', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_116', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_117', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_118', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_119', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_120', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_121', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_122', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_123', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_124', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_125', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_126', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_127', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_128', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_129', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_130', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_131', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_132', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_133', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_134', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_135', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_136', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_137', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_138', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_139', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_140', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_141', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_142', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_143', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_144', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_145', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_146', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_147', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_148', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_149', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[9720] ('mul_ln98', combined_final_hls/top.cpp:98) [9712]  (3.36 ns)
	'add' operation of DSP[9720] ('add_ln98', combined_final_hls/top.cpp:98) [9720]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_2', combined_final_hls/top.cpp:98) [9722]  (0 ns)
	'store' operation ('input_buf_addr_2_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:169->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [9723]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 874.634 seconds; current allocated memory: 400.394 MB.
INFO: [HLS 200-434] Only 205 loops out of a total 410 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.156ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'fsub' operation ('tmp_310', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:71) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 251.182 seconds; current allocated memory: 813.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 48.747 seconds; current allocated memory: 817.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 817.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_8ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'Block_proc9' is 5503 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 27.119 seconds; current allocated memory: 956.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 72.755 seconds; current allocated memory: 967.736 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:20:26 ; elapsed = 00:21:27 . Memory (MB): peak = 1446.211 ; gain = 1355.543
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 1287.52 seconds; peak allocated memory: 967.736 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:45:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 171.750 ; gain = 80.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 171.750 ; gain = 80.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:117).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:106).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:97).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:68).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:56).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:71).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:81).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 171.750 ; gain = 80.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 193.852 ; gain = 102.902
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:62) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:122) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 261.078 ; gain = 170.129
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:62:42) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:61:56) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:94:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:124:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:122:43) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:111:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:38 . Memory (MB): peak = 312.402 ; gain = 221.453
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:71).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:151->combined_final_hls/top.cpp:128).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[1412] ('mul_ln98', combined_final_hls/top.cpp:98) [1404]  (3.36 ns)
	'add' operation of DSP[1412] ('add_ln98', combined_final_hls/top.cpp:98) [1412]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr_1', combined_final_hls/top.cpp:98) [1414]  (0 ns)
	'store' operation ('input_buf_addr_1_write_ln98', combined_final_hls/top.cpp:98) of variable 'bitcast24', combined_final_hls/top.cpp:169->combined_final_hls/top.cpp:97 on array 'input_buf', combined_final_hls/top.cpp:38 [1415]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 62.716 seconds; current allocated memory: 261.415 MB.
INFO: [HLS 200-434] Only 75 loops out of a total 151 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'supp_vecs_buf' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.161ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:153->combined_final_hls/top.cpp:71) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 36.384 seconds; current allocated memory: 339.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.408 seconds; current allocated memory: 348.885 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 349.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_18s_18_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_8ns_11ns_10ns_18_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_8ns_17_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 20 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 5.765 seconds; current allocated memory: 396.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 18.079 seconds; current allocated memory: 401.551 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM_S2P_LUTRAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:42 ; elapsed = 00:02:21 . Memory (MB): peak = 584.629 ; gain = 493.680
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 140.792 seconds; peak allocated memory: 401.551 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.625 ; gain = 79.434
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 170.625 ; gain = 79.434
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 170.625 ; gain = 79.434
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 193.309 ; gain = 102.117
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 20.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 259.215 ; gain = 168.023
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:61:42) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:60:56) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:121:43) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:110:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:36 . Memory (MB): peak = 312.922 ; gain = 221.730
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[1431] ('mul_ln97', combined_final_hls/top.cpp:97) [1423]  (3.36 ns)
	'add' operation of DSP[1431] ('add_ln97', combined_final_hls/top.cpp:97) [1431]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [1433]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [1434]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.653 seconds; current allocated memory: 261.528 MB.
INFO: [HLS 200-434] Only 75 loops out of a total 151 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.161ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:70) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.96 seconds; current allocated memory: 339.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.982 seconds; current allocated memory: 349.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 349.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_16_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 37 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 4.995 seconds; current allocated memory: 396.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 15.264 seconds; current allocated memory: 401.822 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:20 ; elapsed = 00:01:54 . Memory (MB): peak = 581.160 ; gain = 489.969
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 113.819 seconds; peak allocated memory: 401.822 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 171.418 ; gain = 80.410
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:38 . Memory (MB): peak = 171.418 ; gain = 80.410
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:127).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:137).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:40 . Memory (MB): peak = 171.418 ; gain = 80.410
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:41 . Memory (MB): peak = 193.352 ; gain = 102.344
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator_function', detected/extracted 1 process function(s): 
	 'Block__proc9'.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:20 ; elapsed = 00:00:58 . Memory (MB): peak = 265.703 ; gain = 174.695
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_3' (combined_final_hls/top.cpp:61:42) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_2' (combined_final_hls/top.cpp:60:56) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_11' (combined_final_hls/top.cpp:93:41) in function 'Block__proc9'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_88' (combined_final_hls/top.cpp:123:40) in function 'Block__proc9' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_77' (combined_final_hls/top.cpp:121:43) in function 'Block__proc9' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOOP_44' (combined_final_hls/top.cpp:110:59) in function 'Block__proc9' : 

more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:39 ; elapsed = 00:01:20 . Memory (MB): peak = 336.246 ; gain = 245.238
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'accelerator_function' ...
WARNING: [SYN 201-103] Legalizing function name 'Block__proc9' to 'Block_proc9'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70) and 'fadd' operation ('sum_49', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:70).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 16.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_11_LOOP_22'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_33'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_1', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_2', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_3', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_4', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_5', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_6', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_7', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_8', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_9', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_s', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_10', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_11', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_12', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_13', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_14', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_15', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_16', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_17', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_18', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_19', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_20', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_21', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_22', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_23', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_24', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_25', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_26', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_27', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_28', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_29', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_30', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_31', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_32', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_33', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_34', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_35', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_36', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_37', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_38', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_39', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_40', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_41', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_42', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_43', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_44', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_45', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_46', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_47', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_R'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127) and 'fadd' operation ('sum_1_48', combined_final_hls/top.cpp:150->combined_final_hls/top.cpp:127).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 45.
INFO: [SCHED 204-61] Pipelining loop 'LOOP_99'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'Block_proc9' consists of the following:
	'mul' operation of DSP[3322] ('mul_ln97', combined_final_hls/top.cpp:97) [3314]  (3.36 ns)
	'add' operation of DSP[3322] ('add_ln97', combined_final_hls/top.cpp:97) [3322]  (3.02 ns)
	'getelementptr' operation ('input_buf_addr', combined_final_hls/top.cpp:97) [3324]  (0 ns)
	'store' operation ('input_buf_addr_write_ln97', combined_final_hls/top.cpp:97) of variable 'bitcast24', combined_final_hls/top.cpp:168->combined_final_hls/top.cpp:96 on array 'input_buf', combined_final_hls/top.cpp:38 [3325]  (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 254.575 seconds; current allocated memory: 287.890 MB.
INFO: [HLS 200-434] Only 105 loops out of a total 211 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (10.1654ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'dmul' operation ('tmp_4', combined_final_hls/top.cpp:152->combined_final_hls/top.cpp:70) (10.2 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 121.884 seconds; current allocated memory: 426.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 31.984 seconds; current allocated memory: 428.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 429.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_proc9_index_buf' to 'Block_proc9_indexbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_result_buf' to 'Block_proc9_resulcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_dual_coef_buf' to 'Block_proc9_dual_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_input_buf' to 'Block_proc9_inputeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'Block_proc9_supp_vecs_buf' to 'Block_proc9_supp_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_faddfsub_32ns_32ns_32_5_full_dsp_1' to 'accelerator_functg8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fmul_32ns_32ns_32_4_max_dsp_1' to 'accelerator_functhbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fptrunc_64ns_32_2_1' to 'accelerator_functibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fpext_32ns_64_2_1' to 'accelerator_functjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_fexp_32ns_32ns_32_9_full_dsp_1' to 'accelerator_functkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_dmul_64ns_64ns_64_6_max_dsp_1' to 'accelerator_functlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_17_1_1' to 'accelerator_functmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_17_1_1' to 'accelerator_functncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_8ns_11ns_18_1_1' to 'accelerator_functocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mac_muladd_7ns_11ns_10ns_17_1_1' to 'accelerator_functpcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_11ns_7ns_16_1_1' to 'accelerator_functqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_6ns_11ns_16_1_1' to 'accelerator_functrcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'accelerator_function_mul_mul_7ns_11ns_16_1_1' to 'accelerator_functsc4' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'accelerator_functg8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functhbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functibs': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functjbC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functkbM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functlbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functmb6': 46 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functncg': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functocq': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functpcA': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functrcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'accelerator_functsc4': 31 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc9'.
INFO: [HLS 200-111]  Elapsed time: 15.511 seconds; current allocated memory: 495.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/function_flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/length_x_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remaining_size_kernel' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/tile_count_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/remainder_predict' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coeff_length' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_index_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/kernel_out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/in_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/supp_vec_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/dual_coef_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator_function/out_stream_predict_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator_function' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return', 'function_flag', 'length_x_kernel', 'remaining_size_kernel', 'tile_count_predict', 'remainder_predict' and 'dual_coeff_length' to AXI-Lite port CONTROL_BUS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator_function'.
INFO: [HLS 200-111]  Elapsed time: 48.092 seconds; current allocated memory: 502.292 MB.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_indexbkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_resulcud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_dual_dEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_inputeOg_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'Block_proc9_supp_fYi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:35 ; elapsed = 00:08:05 . Memory (MB): peak = 731.254 ; gain = 640.246
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator_function.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator_function.
INFO: [HLS 200-112] Total elapsed time: 485.13 seconds; peak allocated memory: 502.292 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'combined_final_hls/top.cpp' ... 
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: combined_final_hls/top.cpp:44:5
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file combined_final_hls/top.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 171.488 ; gain = 81.473
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 171.488 ; gain = 81.473
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:116).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:105).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:96).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:67).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'accelerator_function' (combined_final_hls/top.cpp:55).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:128).
INFO: [XFORM 203-603] Inlining function 'rbf_kernel' into 'accelerator_function' (combined_final_hls/top.cpp:70).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:138).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'accelerator_function' (combined_final_hls/top.cpp:80).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 171.488 ; gain = 81.473
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 193.242 ; gain = 103.227
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'dual_coef_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'supp_vec_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream_predict.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_out_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_index_stream.data.V' (combined_final_hls/top.cpp:10).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'kernel_in_stream.data.V' (combined_final_hls/top.cpp:10).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'LOOP_88' (combined_final_hls/top.cpp:123) in function 'accelerator_function' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'LOOP_R' (combined_final_hls/top.cpp:148) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_3' (combined_final_hls/top.cpp:61) in function 'accelerator_function' partially with a factor of 50.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' partially with a factor of 50.
ERROR: [XFORM 203-504] Stop unrolling loop 'LOOP_77' (combined_final_hls/top.cpp:121) in function 'accelerator_function' because it may cause large runtime and excessive memory usage due to increase in code size. Please avoid unrolling the loop or form sub-functions for code in the loop body.
ERROR: [HLS 200-70] Pre-synthesis failed.
