{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1744697626254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1744697626254 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 15 14:13:46 2025 " "Processing started: Tue Apr 15 14:13:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1744697626254 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697626254 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ip_pll -c ip_pll " "Command: quartus_map --read_settings_files=on --write_settings_files=off ip_pll -c ip_pll" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697626254 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1744697626330 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1744697626330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 i_seg_led " "Found entity 1: i_seg_led" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744697629763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" { { "Info" "ISGN_ENTITY_NAME" "1 count " "Found entity 1: count" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744697629764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_pll " "Found entity 1: ip_pll" {  } { { "../rtl/ip_pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744697629764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk " "Found entity 1: pll_clk" {  } { { "pll_clk.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/par/pll_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744697629764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629764 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ip_pll " "Elaborating entity \"ip_pll\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1744697629787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk pll_clk:pll_clk_inst " "Elaborating entity \"pll_clk\" for hierarchy \"pll_clk:pll_clk_inst\"" {  } { { "../rtl/ip_pll.v" "pll_clk_inst" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "pll_clk.v" "altpll_component" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/par/pll_clk.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_clk:pll_clk_inst\|altpll:altpll_component\"" {  } { { "pll_clk.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/par/pll_clk.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_clk:pll_clk_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_clk:pll_clk_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1744697629808 ""}  } { { "pll_clk.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/par/pll_clk.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1744697629808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_clk_altpll " "Found entity 1: pll_clk_altpll" {  } { { "db/pll_clk_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/par/db/pll_clk_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1744697629826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_clk_altpll pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated " "Elaborating entity \"pll_clk_altpll\" for hierarchy \"pll_clk:pll_clk_inst\|altpll:altpll_component\|pll_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i_seg_led i_seg_led:u_seg_led " "Elaborating entity \"i_seg_led\" for hierarchy \"i_seg_led:u_seg_led\"" {  } { { "../rtl/ip_pll.v" "u_seg_led" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i_seg_led.v(33) " "Verilog HDL assignment warning at i_seg_led.v(33): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 i_seg_led.v(35) " "Verilog HDL assignment warning at i_seg_led.v(35): truncated value with size 32 to match size of target (17)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(61) " "Verilog HDL assignment warning at i_seg_led.v(61): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(64) " "Verilog HDL assignment warning at i_seg_led.v(64): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(68) " "Verilog HDL assignment warning at i_seg_led.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 i_seg_led.v(72) " "Verilog HDL assignment warning at i_seg_led.v(72): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|i_seg_led:u_seg_led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count count:u_count " "Elaborating entity \"count\" for hierarchy \"count:u_count\"" {  } { { "../rtl/ip_pll.v" "u_count" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/ip_pll.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "max_cnt count.v(10) " "Verilog HDL Always Construct warning at count.v(10): inferring latch(es) for variable \"max_cnt\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[0\] count.v(10) " "Inferred latch for \"max_cnt\[0\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[1\] count.v(10) " "Inferred latch for \"max_cnt\[1\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[2\] count.v(10) " "Inferred latch for \"max_cnt\[2\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[3\] count.v(10) " "Inferred latch for \"max_cnt\[3\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[4\] count.v(10) " "Inferred latch for \"max_cnt\[4\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[5\] count.v(10) " "Inferred latch for \"max_cnt\[5\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[6\] count.v(10) " "Inferred latch for \"max_cnt\[6\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[7\] count.v(10) " "Inferred latch for \"max_cnt\[7\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[8\] count.v(10) " "Inferred latch for \"max_cnt\[8\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[9\] count.v(10) " "Inferred latch for \"max_cnt\[9\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[10\] count.v(10) " "Inferred latch for \"max_cnt\[10\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[11\] count.v(10) " "Inferred latch for \"max_cnt\[11\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[12\] count.v(10) " "Inferred latch for \"max_cnt\[12\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[13\] count.v(10) " "Inferred latch for \"max_cnt\[13\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[14\] count.v(10) " "Inferred latch for \"max_cnt\[14\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[15\] count.v(10) " "Inferred latch for \"max_cnt\[15\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[16\] count.v(10) " "Inferred latch for \"max_cnt\[16\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[17\] count.v(10) " "Inferred latch for \"max_cnt\[17\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629828 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[18\] count.v(10) " "Inferred latch for \"max_cnt\[18\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[19\] count.v(10) " "Inferred latch for \"max_cnt\[19\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[20\] count.v(10) " "Inferred latch for \"max_cnt\[20\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[21\] count.v(10) " "Inferred latch for \"max_cnt\[21\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[22\] count.v(10) " "Inferred latch for \"max_cnt\[22\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[23\] count.v(10) " "Inferred latch for \"max_cnt\[23\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[24\] count.v(10) " "Inferred latch for \"max_cnt\[24\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[25\] count.v(10) " "Inferred latch for \"max_cnt\[25\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[26\] count.v(10) " "Inferred latch for \"max_cnt\[26\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[27\] count.v(10) " "Inferred latch for \"max_cnt\[27\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[28\] count.v(10) " "Inferred latch for \"max_cnt\[28\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[29\] count.v(10) " "Inferred latch for \"max_cnt\[29\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[30\] count.v(10) " "Inferred latch for \"max_cnt\[30\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "max_cnt\[31\] count.v(10) " "Inferred latch for \"max_cnt\[31\]\" at count.v(10)" {  } { { "../rtl/count.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/count.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697629829 "|ip_pll|count:u_count"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 84 -1 0 } } { "../rtl/i_seg_led.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/ip_pll/rtl/i_seg_led.v" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1744697630101 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1744697630101 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1744697630180 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1744697630622 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1744697630622 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "285 " "Implemented 285 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1744697630642 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1744697630642 ""} { "Info" "ICUT_CUT_TM_LCELLS" "264 " "Implemented 264 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1744697630642 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1744697630642 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1744697630642 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1744697630646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 15 14:13:50 2025 " "Processing ended: Tue Apr 15 14:13:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1744697630646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1744697630646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1744697630646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1744697630646 ""}
