Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Nov 23 21:20:13 2024
| Host         : LAPTOP-V3086H9T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file clock_top_timing_summary_routed.rpt -pb clock_top_timing_summary_routed.pb -rpx clock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : clock_top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (134)
5. checking no_input_delay (2)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_10mhz (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: u_clk_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (134)
--------------------------------------------------
 There are 134 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  158          inf        0.000                      0                  158           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           158 Endpoints
Min Delay           158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sec_l_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_l[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.266ns  (logic 2.693ns (63.134%)  route 1.573ns (36.866%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE                         0.000     0.000 r  sec_l_reg[3]/C
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  sec_l_reg[3]/Q
                         net (fo=6, routed)           1.573     1.855    sec_l_OBUF[3]
    AL30                 OBUF (Prop_obuf_I_O)         2.411     4.266 r  sec_l_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.266    sec_l[3]
    AL30                                                              r  sec_l[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_l_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_l[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.230ns  (logic 2.628ns (62.136%)  route 1.602ns (37.864%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  hr_l_reg[3]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  hr_l_reg[3]/Q
                         net (fo=6, routed)           1.602     1.910    hr_l_OBUF[3]
    AP29                 OBUF (Prop_obuf_I_O)         2.320     4.230 r  hr_l_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.230    hr_l[3]
    AP29                                                              r  hr_l[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_h_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_h[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.130ns  (logic 2.639ns (63.904%)  route 1.491ns (36.096%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDCE                         0.000     0.000 r  sec_h_reg[3]/C
    SLICE_X47Y68         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  sec_h_reg[3]/Q
                         net (fo=5, routed)           1.491     1.737    sec_h_OBUF[3]
    AK27                 OBUF (Prop_obuf_I_O)         2.393     4.130 r  sec_h_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.130    sec_h[3]
    AK27                                                              r  sec_h[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_l_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_l[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.129ns  (logic 2.677ns (64.826%)  route 1.452ns (35.174%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE                         0.000     0.000 r  sec_l_reg[2]/C
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  sec_l_reg[2]/Q
                         net (fo=7, routed)           1.452     1.734    sec_l_OBUF[2]
    AK28                 OBUF (Prop_obuf_I_O)         2.395     4.129 r  sec_l_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.129    sec_l[2]
    AK28                                                              r  sec_l[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_h_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_h[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.120ns  (logic 2.614ns (63.459%)  route 1.505ns (36.541%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  hr_h_reg[0]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  hr_h_reg[0]/Q
                         net (fo=6, routed)           1.505     1.813    hr_h_OBUF[0]
    AN27                 OBUF (Prop_obuf_I_O)         2.306     4.120 r  hr_h_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.120    hr_h[0]
    AN27                                                              r  hr_h[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_l_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_l[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.098ns  (logic 2.602ns (63.495%)  route 1.496ns (36.505%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE                         0.000     0.000 r  sec_l_reg[1]/C
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  sec_l_reg[1]/Q
                         net (fo=7, routed)           1.496     1.804    sec_l_OBUF[1]
    AL28                 OBUF (Prop_obuf_I_O)         2.294     4.098 r  sec_l_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.098    sec_l[1]
    AL28                                                              r  sec_l[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_h_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_h[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 2.691ns (65.926%)  route 1.391ns (34.074%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  hr_h_reg[3]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  hr_h_reg[3]/Q
                         net (fo=5, routed)           1.391     1.673    hr_h_OBUF[3]
    AN28                 OBUF (Prop_obuf_I_O)         2.409     4.082 r  hr_h_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.082    hr_h[3]
    AN28                                                              r  hr_h[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_h_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_h[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 2.684ns (65.782%)  route 1.396ns (34.218%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  hr_h_reg[1]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.282     0.282 r  hr_h_reg[1]/Q
                         net (fo=6, routed)           1.396     1.678    hr_h_OBUF[1]
    AP26                 OBUF (Prop_obuf_I_O)         2.402     4.081 r  hr_h_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.081    hr_h[1]
    AP26                                                              r  hr_h[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sec_l_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sec_l[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.051ns  (logic 2.601ns (64.199%)  route 1.450ns (35.801%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDCE                         0.000     0.000 r  sec_l_reg[0]/C
    SLICE_X46Y68         FDCE (Prop_fdce_C_Q)         0.308     0.308 r  sec_l_reg[0]/Q
                         net (fo=8, routed)           1.450     1.758    sec_l_OBUF[0]
    AK26                 OBUF (Prop_obuf_I_O)         2.293     4.051 r  sec_l_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.051    sec_l[0]
    AK26                                                              r  sec_l[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_h_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_h[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.039ns  (logic 2.632ns (65.168%)  route 1.407ns (34.832%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE                         0.000     0.000 r  min_h_reg[3]/C
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.246     0.246 r  min_h_reg[3]/Q
                         net (fo=5, routed)           1.407     1.653    min_h_OBUF[3]
    AL26                 OBUF (Prop_obuf_I_O)         2.386     4.039 r  min_h_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.039    min_h[3]
    AL26                                                              r  min_h[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hr_l_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_l_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.870%)  route 0.124ns (49.130%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE                         0.000     0.000 r  hr_l_reg[0]/C
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  hr_l_reg[0]/Q
                         net (fo=7, routed)           0.124     0.224    hr_l_OBUF[0]
    SLICE_X46Y57         LUT5 (Prop_lut5_I3_O)        0.028     0.252 r  hr_l[3]_i_2/O
                         net (fo=1, routed)           0.000     0.252    hr_l[3]_i_2_n_0
    SLICE_X46Y57         FDCE                                         r  hr_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_l_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_l_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.469%)  route 0.126ns (49.531%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDCE                         0.000     0.000 r  hr_l_reg[0]/C
    SLICE_X47Y57         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  hr_l_reg[0]/Q
                         net (fo=7, routed)           0.126     0.226    hr_l_OBUF[0]
    SLICE_X46Y57         LUT6 (Prop_lut6_I4_O)        0.028     0.254 r  hr_l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.254    hr_l[2]_i_1_n_0
    SLICE_X46Y57         FDCE                                         r  hr_l_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_h_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_h_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.171ns (67.168%)  route 0.084ns (32.832%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y55         FDCE                         0.000     0.000 r  hr_h_reg[1]/C
    SLICE_X46Y55         FDCE (Prop_fdce_C_Q)         0.107     0.107 r  hr_h_reg[1]/Q
                         net (fo=6, routed)           0.084     0.191    hr_h_OBUF[1]
    SLICE_X46Y55         LUT4 (Prop_lut4_I1_O)        0.064     0.255 r  hr_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.255    hr_h[2]_i_1_n_0
    SLICE_X46Y55         FDCE                                         r  hr_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hr_l_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            hr_l_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.148ns (57.511%)  route 0.109ns (42.489%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE                         0.000     0.000 r  hr_l_reg[3]/C
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.118     0.118 f  hr_l_reg[3]/Q
                         net (fo=6, routed)           0.109     0.227    hr_l_OBUF[3]
    SLICE_X47Y57         LUT5 (Prop_lut5_I2_O)        0.030     0.257 r  hr_l[1]_i_1/O
                         net (fo=1, routed)           0.000     0.257    hr_l[1]_i_1_n_0
    SLICE_X47Y57         FDCE                                         r  hr_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_h_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_h_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.128ns (45.868%)  route 0.151ns (54.132%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE                         0.000     0.000 r  min_h_reg[1]/C
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_h_reg[1]/Q
                         net (fo=5, routed)           0.151     0.251    min_h_OBUF[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.028     0.279 r  min_h[1]_i_1/O
                         net (fo=1, routed)           0.000     0.279    min_h[1]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  min_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_h_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_h_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.129ns (46.062%)  route 0.151ns (53.938%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE                         0.000     0.000 r  min_h_reg[1]/C
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_h_reg[1]/Q
                         net (fo=5, routed)           0.151     0.251    min_h_OBUF[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.029     0.280 r  min_h[3]_i_2/O
                         net (fo=1, routed)           0.000     0.280    min_h[3]_i_2_n_0
    SLICE_X47Y61         FDCE                                         r  min_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_h_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_h_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.542%)  route 0.153ns (54.458%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDCE                         0.000     0.000 r  min_h_reg[1]/C
    SLICE_X47Y61         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_h_reg[1]/Q
                         net (fo=5, routed)           0.153     0.253    min_h_OBUF[1]
    SLICE_X47Y61         LUT5 (Prop_lut5_I3_O)        0.028     0.281 r  min_h[2]_i_1/O
                         net (fo=1, routed)           0.000     0.281    min_h[2]_i_1_n_0
    SLICE_X47Y61         FDCE                                         r  min_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_l_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.251%)  route 0.161ns (55.749%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  min_l_reg[1]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_l_reg[1]/Q
                         net (fo=6, routed)           0.161     0.261    min_l_OBUF[1]
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.028     0.289 r  min_l[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    min_l[1]_i_1_n_0
    SLICE_X47Y65         FDCE                                         r  min_l_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_l_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.129ns (44.443%)  route 0.161ns (55.557%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  min_l_reg[1]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_l_reg[1]/Q
                         net (fo=6, routed)           0.161     0.261    min_l_OBUF[1]
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.029     0.290 r  min_l[3]_i_2/O
                         net (fo=1, routed)           0.000     0.290    min_l[3]_i_2_n_0
    SLICE_X47Y65         FDCE                                         r  min_l_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 min_l_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            min_l_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.128ns (43.947%)  route 0.163ns (56.053%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y65         FDCE                         0.000     0.000 r  min_l_reg[1]/C
    SLICE_X47Y65         FDCE (Prop_fdce_C_Q)         0.100     0.100 r  min_l_reg[1]/Q
                         net (fo=6, routed)           0.163     0.263    min_l_OBUF[1]
    SLICE_X47Y65         LUT4 (Prop_lut4_I2_O)        0.028     0.291 r  min_l[2]_i_1/O
                         net (fo=1, routed)           0.000     0.291    min_l[2]_i_1_n_0
    SLICE_X47Y65         FDCE                                         r  min_l_reg[2]/D
  -------------------------------------------------------------------    -------------------





