Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Wed Mar 20 06:10:50 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[13]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[18]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[13]/CK (DFF_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[13]/Q (DFF_X1)                           0.09       0.09 f
  U2287/ZN (NOR2_X1)                                      0.06       0.15 r
  U1194/ZN (NAND2_X1)                                     0.06       0.21 f
  U2354/ZN (NAND3_X1)                                     0.05       0.26 r
  U2046/ZN (OAI22_X1)                                     0.04       0.30 f
  U2126/ZN (XNOR2_X1)                                     0.06       0.36 f
  U1291/ZN (OR2_X2)                                       0.07       0.43 f
  U1629/ZN (NAND2_X1)                                     0.04       0.47 r
  U2364/S (FA_X1)                                         0.12       0.59 f
  U1799/ZN (NAND2_X1)                                     0.04       0.63 r
  U1483/ZN (NAND2_X1)                                     0.03       0.66 f
  U2389/S (FA_X1)                                         0.16       0.82 r
  U3009/S (FA_X1)                                         0.12       0.94 f
  add_3171/B[15] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       0.94 f
  add_3171/U519/ZN (NAND2_X1)                             0.04       0.98 r
  add_3171/U475/ZN (INV_X1)                               0.03       1.00 f
  add_3171/U377/ZN (AOI21_X1)                             0.05       1.06 r
  add_3171/U551/ZN (OAI21_X1)                             0.04       1.09 f
  add_3171/U399/ZN (AOI21_X1)                             0.08       1.17 r
  add_3171/U589/ZN (OAI21_X1)                             0.04       1.21 f
  add_3171/U597/ZN (AOI21_X1)                             0.06       1.27 r
  add_3171/U497/ZN (XNOR2_X1)                             0.06       1.33 r
  add_3171/SUM[21] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.33 r
  p_reg_out/Q_reg[18]/D (DFF_X2)                          0.01       1.34 r
  data arrival time                                                  1.34

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[18]/CK (DFF_X2)                         0.00      -0.07 r
  library setup time                                     -0.03      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -1.34
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.44


1
