Started by user [8mha:AAAAlR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzmEgZO/dLi1CJ9x+BSAGMhQlC+AAAA[0masu
[EnvInject] - Loading node environment variables.
Building remotely on [8mha:AAAAoR+LCAAAAAAAAP9b85aBtbiIQTGjNKU4P08vOT+vOD8nVc83PyU1x6OyILUoJzMv2y+/JJUBAhiZGBgqihhk0NSjKDWzXb3RdlLBUSYGJk8GtpzUvPSSDB8G5tKinBIGIZ+sxLJE/ZzEvHT94JKizLx0a6BxUmjGOUNodHsLgAzuEgZR/eT83ILSktQi/bSC9ETdzNwCXQNDAHWyaWfKAAAA[0mfpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723
Clear workspace includes .repository ...
Wiping workspace...
Wiped workspace.
Clean complete, took 4 ms
Last build changeset: 702049
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@702050,@702080
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 702080
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser
Sync'ing workspace to changelist 702080 (forcing sync of unchanged files).
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@702080
Sync complete, took 35311 ms
Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
Run condition [File exists] enabling prebuild for step [BuilderChain]
Run condition [Files match] enabling prebuild for step [BuilderChain]
Run condition [Current build status] enabling prebuild for step [BuilderChain]
Deleting old artifacts from #8
Deleting old artifacts from #7
No emails were triggered.
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhob6gMAkS9qaqsAAAA=[0m131
Copied 1 artifact from "[8mha:AAAAoh+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMiQKWFQ0s/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKAgCJvCIDpwAAAA==[0mhw_syn_colossus_fx2_100g_iob" build number [8mha:AAAAph+LCAAAAAAAAP9b85aBtbiIQSajNKU4P08vOT+vOD8nVc+jsiC1KCczL9svvyTVzHb1RttJBUeZGJg8GdhyUvPSSzJ8GJhLi3JKGIR8shLLEvVzEvPS9YNLijLz0q0rihik0IxzhtAgwxgggJGJgaGiAMhgLmFQ08/KT9LPKI8vrsyLT87PyS8uLi2OT6swijc0MEiPzwRKGhob6gMAkS9qaqsAAAA=[0m131
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson9032588744707327569.sh
+ p4 revert //...
//... - file(s) not opened on this client.
+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com
+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/settings64.sh
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/.settings64-Vivado.sh
+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028
+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+++ '[' -n '' ']'
+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/lib/lnx64.o
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/.settings64-Vivado_High_Level_Synthesis.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/.settings64-Software_Development_Kit.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/DocNav/.settings64-DocNav.sh
+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'
+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/SDK/2014.3.EA1021028/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado_HLS/2014.3.EA1021028/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin
+ echo 'Derive FPGA image version/datecode'
Derive FPGA image version/datecode
+++ expr 10 % 100
++ printf %02d 10
+ VER=10
++ date +%m%d%y
+ DATECODE=100714
+ VER_DATECODE=10100714
++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt
+ LAST_CHANGE=702053
+ '[' 702080 -gt 702053 ']'
+ LAST_CHANGE=702080
+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'
Update VERSION_ColossusFX2_BLADE100G.v
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA
+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '1i //Includes up to Changelist 702080' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '2i parameter FPGA_VERSION =  8'\''h10;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '3i parameter DATE_CODE    =  24'\''h100714;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v
++ printf 'Description: Colossus FX2 100G I/O Board version 10100714.  Includes up to Changelist 702080.\nChange Type: Proto\nChange #: none\n'
+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 10100714.  Includes up to Changelist 702080.
Change Type: Proto
Change #: none'
+ echo 'Start implementation'
Start implementation
+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr
+ echo 10100714
+ echo 'open_project VivadoBlade_14_3.xpr'
+ echo 'set_param general.maxThreads 4'
+ echo 'reset_run impl_2'
+ echo 'launch_runs impl_2'
+ echo 'wait_on_run impl_2'
+ echo 'open_run impl_2'
+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 10100714 [current_design]'
+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'
+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'
+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'
+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10.zip -force -include_config_settings'
+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'
+ echo close_project
+ echo exit
+ vivado -mode batch -source ./myImp.tcl

****** Vivado v2014.3_EA1021028 (64-bit)
  **** SW Build 1021028 on Wed Sep 17 18:11:55 MDT 2014
  **** IP Build 1020526 on Wed Sep 17 10:36:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ./myImp.tcl
# open_project VivadoBlade_14_3.xpr
INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found
# set_param general.maxThreads 4
# reset_run impl_2
# launch_runs impl_2
[Tue Oct  7 08:16:14 2014] Launched impl_2...
Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log
# wait_on_run impl_2
[Tue Oct  7 08:16:14 2014] Waiting for impl_2 to finish...

*** Running vivado
    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace


****** Vivado v2014.3_EA1021028 (64-bit)
  **** SW Build 1021028 on Wed Sep 17 18:11:55 MDT 2014
  **** IP Build 1020526 on Wed Sep 17 10:36:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source ColossusFX2_BLADE100G.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.
INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 378602 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 69 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.1
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:33 ; elapsed = 00:00:46 . Memory (MB): peak = 3902.227 ; gain = 1073.863 ; free physical = 25567 ; free virtual = 31674
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_1_RNI20UA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]
set_max_delay: Time (s): cpu = 00:00:25 ; elapsed = 00:00:07 . Memory (MB): peak = 4194.117 ; gain = 0.000 ; free physical = 25362 ; free virtual = 31470
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-6179-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'
INFO: [Opt 31-138] Pushed 1 inverter(s) to 4 load pin(s).
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 336595 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 8991 instances
  BUF => LUT1: 7 instances
  FD => FDRE: 96770 instances
  FDC => FDCE: 7449 instances
  FDC_1 => FDCE (inverted pins: C): 10 instances
  FDE => FDRE: 36203 instances
  FDE_1 => FDRE (inverted pins: C): 16 instances
  FDP => FDPE: 532 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances
  FDR => FDRE: 72231 instances
  FDRE_1 => FDRE (inverted pins: C): 8 instances
  FDRS => FDRS (FDRE, LUT2, VCC): 3 instances
  FDS => FDSE: 1687 instances
  FD_1 => FDRE (inverted pins: C): 39 instances
  IBUFGDS => IBUFDS: 1 instances
  INV => LUT1: 329 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT1_L => LUT1: 4678 instances
  LUT2_L => LUT2: 9843 instances
  LUT3_L => LUT3: 16138 instances
  LUT4_L => LUT4: 8590 instances
  LUT5_L => LUT5: 19898 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  LUT6_L => LUT6: 44974 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances
  SRLC32E => SRL16E: 1080 instances

link_design: Time (s): cpu = 00:05:56 ; elapsed = 00:04:56 . Memory (MB): peak = 4194.117 ; gain = 3265.785 ; free physical = 25397 ; free virtual = 31467
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25397 ; free virtual = 31467

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 18 inverter(s) to 445 load pin(s).
WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.
Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.
INFO: [Opt 31-49] Retargeted 0 cell(s).
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Phase 1 Retarget | Checksum: 184f297ad

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25397 ; free virtual = 31467

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-10] Eliminated 6525 cells.
Phase 2 Constant Propagation | Checksum: 1f236124f

Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25395 ; free virtual = 31464

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 63434 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 26613 unconnected cells.
Phase 3 Sweep | Checksum: 1aaaf3ce6

Time (s): cpu = 00:02:13 ; elapsed = 00:02:13 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25395 ; free virtual = 31465

Phase 4 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 4 Constant Propagation | Checksum: 23fb7346b

Time (s): cpu = 00:02:41 ; elapsed = 00:02:41 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25395 ; free virtual = 31465

Phase 5 Sweep
INFO: [Opt 31-12] Eliminated 316 unconnected nets.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 5 Sweep | Checksum: 1a8614ec2

Time (s): cpu = 00:03:09 ; elapsed = 00:03:09 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25395 ; free virtual = 31465
Ending Logic Optimization Task | Checksum: 1a8614ec2

Time (s): cpu = 00:03:12 ; elapsed = 00:03:12 . Memory (MB): peak = 4197.129 ; gain = 0.000 ; free physical = 25395 ; free virtual = 31465
Implement Debug Cores | Checksum: 2098afc93
Logic Optimization | Checksum: 2098afc93

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports
Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984
Ending PowerOpt Patch Enables Task | Checksum: 2459d24b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6060.520 ; gain = 0.000 ; free physical = 24720 ; free virtual = 30791
Ending Power Optimization Task | Checksum: 2459d24b1

Time (s): cpu = 00:02:54 ; elapsed = 00:02:58 . Memory (MB): peak = 6060.520 ; gain = 1863.391 ; free physical = 24720 ; free virtual = 30791
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:06:18 ; elapsed = 00:06:24 . Memory (MB): peak = 6060.520 ; gain = 1866.402 ; free physical = 24720 ; free virtual = 30791
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.16 . Memory (MB): peak = 6080.527 ; gain = 0.000 ; free physical = 24681 ; free virtual = 30757
write_checkpoint: Time (s): cpu = 00:00:54 ; elapsed = 00:00:54 . Memory (MB): peak = 6080.531 ; gain = 20.012 ; free physical = 24643 ; free virtual = 30755
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.
report_drc: Time (s): cpu = 00:01:28 ; elapsed = 00:00:50 . Memory (MB): peak = 6080.531 ; gain = 0.000 ; free physical = 24616 ; free virtual = 30728
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 148763645

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6082.531 ; gain = 0.000 ; free physical = 24616 ; free virtual = 30729

Phase 2 Placer Initialization

Phase 2.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6082.531 ; gain = 0.000 ; free physical = 24616 ; free virtual = 30729
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 21 inverter(s) to 21 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.73 . Memory (MB): peak = 6082.531 ; gain = 0.000 ; free physical = 24617 ; free virtual = 30729

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1.1 Pre-Place Cells
Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd

Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 6082.531 ; gain = 0.000 ; free physical = 24617 ; free virtual = 30729
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_1_RNI20UA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.1.2 IO & Clk Clean Up
Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd

Time (s): cpu = 00:05:19 ; elapsed = 00:04:19 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 24524 ; free virtual = 30636

Phase 2.1.1.3 Implementation Feasibility check On IDelay
Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd

Time (s): cpu = 00:05:22 ; elapsed = 00:04:22 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 24524 ; free virtual = 30637

Phase 2.1.1.4 Commit IO Placement
Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508

Time (s): cpu = 00:05:22 ; elapsed = 00:04:22 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 24524 ; free virtual = 30637
Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 54bc4990

Time (s): cpu = 00:05:23 ; elapsed = 00:04:23 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 24524 ; free virtual = 30637

Phase 2.1.2 Build Placer Netlist Model

Phase 2.1.2.1 Place Init Design

Phase 2.1.2.1.1 Init Lut Pin Assignment
Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: f3111b33

Time (s): cpu = 00:05:49 ; elapsed = 00:04:47 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 24040 ; free virtual = 30153
Phase 2.1.2.1 Place Init Design | Checksum: f70880c7

Time (s): cpu = 00:12:44 ; elapsed = 00:07:16 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102
Phase 2.1.2 Build Placer Netlist Model | Checksum: f70880c7

Time (s): cpu = 00:12:44 ; elapsed = 00:07:16 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102

Phase 2.1.3 Constrain Clocks/Macros

Phase 2.1.3.1 Constrain Global/Regional Clocks
Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: f70880c7

Time (s): cpu = 00:12:46 ; elapsed = 00:07:17 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102
Phase 2.1.3 Constrain Clocks/Macros | Checksum: f70880c7

Time (s): cpu = 00:12:46 ; elapsed = 00:07:18 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102
Phase 2.1 Placer Initialization Core | Checksum: f70880c7

Time (s): cpu = 00:12:47 ; elapsed = 00:07:19 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102
Phase 2 Placer Initialization | Checksum: f70880c7

Time (s): cpu = 00:12:47 ; elapsed = 00:07:19 . Memory (MB): peak = 6110.539 ; gain = 28.008 ; free physical = 23990 ; free virtual = 30102

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1badbd254

Time (s): cpu = 00:36:52 ; elapsed = 00:19:09 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23701 ; free virtual = 29813

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1badbd254

Time (s): cpu = 00:36:59 ; elapsed = 00:19:13 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23701 ; free virtual = 29814

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 23a399d24

Time (s): cpu = 00:43:13 ; elapsed = 00:22:05 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23674 ; free virtual = 29786

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 15f2c48b3

Time (s): cpu = 00:43:26 ; elapsed = 00:22:16 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23674 ; free virtual = 29786

Phase 4.4 Timing Path Optimizer
Phase 4.4 Timing Path Optimizer | Checksum: 2293c0b62

Time (s): cpu = 00:46:03 ; elapsed = 00:23:18 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23674 ; free virtual = 29787

Phase 4.5 Commit Small Macros & Core Logic

Phase 4.5.1 setBudgets
Phase 4.5.1 setBudgets | Checksum: 160505f11

Time (s): cpu = 00:46:13 ; elapsed = 00:23:28 . Memory (MB): peak = 6150.555 ; gain = 68.023 ; free physical = 23674 ; free virtual = 29787

Phase 4.5.2 Commit Slice Clusters
Phase 4.5.2 Commit Slice Clusters | Checksum: 24dbf48e9

Time (s): cpu = 01:06:20 ; elapsed = 00:30:55 . Memory (MB): peak = 6305.426 ; gain = 222.895 ; free physical = 23312 ; free virtual = 29425
Phase 4.5 Commit Small Macros & Core Logic | Checksum: 24dbf48e9

Time (s): cpu = 01:06:24 ; elapsed = 00:30:59 . Memory (MB): peak = 6305.426 ; gain = 222.895 ; free physical = 23312 ; free virtual = 29425

Phase 4.6 Clock Restriction Legalization for Leaf Columns
Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 24dbf48e9

Time (s): cpu = 01:06:34 ; elapsed = 00:31:06 . Memory (MB): peak = 6316.223 ; gain = 233.691 ; free physical = 23301 ; free virtual = 29414

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins
Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1785377ae

Time (s): cpu = 01:06:40 ; elapsed = 00:31:13 . Memory (MB): peak = 6328.223 ; gain = 245.691 ; free physical = 23294 ; free virtual = 29407

Phase 4.8 Place Remaining
Phase 4.8 Place Remaining | Checksum: 259b42a4c

Time (s): cpu = 01:06:44 ; elapsed = 00:31:16 . Memory (MB): peak = 6328.223 ; gain = 245.691 ; free physical = 23293 ; free virtual = 29406

Phase 4.9 Re-assign LUT pins
Phase 4.9 Re-assign LUT pins | Checksum: 259b42a4c

Time (s): cpu = 01:07:12 ; elapsed = 00:31:41 . Memory (MB): peak = 6328.223 ; gain = 245.691 ; free physical = 23292 ; free virtual = 29405
Phase 4 Detail Placement | Checksum: 259b42a4c

Time (s): cpu = 01:07:16 ; elapsed = 00:31:46 . Memory (MB): peak = 6328.223 ; gain = 245.691 ; free physical = 23292 ; free virtual = 29405

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 249ab9148

Time (s): cpu = 01:07:25 ; elapsed = 00:31:52 . Memory (MB): peak = 6522.980 ; gain = 440.449 ; free physical = 23197 ; free virtual = 29310

Phase 5.2 Post Placement Optimization

Phase 5.2.1 Post Placement Timing Optimization

Phase 5.2.1.1 Restore Best Placement
Phase 5.2.1.1 Restore Best Placement | Checksum: 2aa784c7e

Time (s): cpu = 01:13:49 ; elapsed = 00:35:40 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23141 ; free virtual = 29254
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.200. For the most accurate timing information please run report_timing.
Phase 5.2.1 Post Placement Timing Optimization | Checksum: 2aa784c7e

Time (s): cpu = 01:13:53 ; elapsed = 00:35:45 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23142 ; free virtual = 29254
Phase 5.2 Post Placement Optimization | Checksum: 2aa784c7e

Time (s): cpu = 01:13:57 ; elapsed = 00:35:49 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23142 ; free virtual = 29254

Phase 5.3 Post Placement Cleanup
Phase 5.3 Post Placement Cleanup | Checksum: 2aa784c7e

Time (s): cpu = 01:14:02 ; elapsed = 00:35:53 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23141 ; free virtual = 29254

Phase 5.4 Placer Reporting

Phase 5.4.1 Restore STA
Phase 5.4.1 Restore STA | Checksum: 2aa784c7e

Time (s): cpu = 01:14:08 ; elapsed = 00:35:59 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23142 ; free virtual = 29254
Phase 5.4 Placer Reporting | Checksum: 2aa784c7e

Time (s): cpu = 01:14:12 ; elapsed = 00:36:03 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23142 ; free virtual = 29254

Phase 5.5 Final Placement Cleanup
Phase 5.5 Final Placement Cleanup | Checksum: 27b7ae212

Time (s): cpu = 01:14:16 ; elapsed = 00:36:07 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23141 ; free virtual = 29254
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 27b7ae212

Time (s): cpu = 01:14:20 ; elapsed = 00:36:11 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23141 ; free virtual = 29254
Ending Placer Task | Checksum: 185d9a60e

Time (s): cpu = 01:14:21 ; elapsed = 00:36:12 . Memory (MB): peak = 6575.223 ; gain = 492.691 ; free physical = 23142 ; free virtual = 29254
INFO: [Common 17-83] Releasing license: Implementation
168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 01:15:46 ; elapsed = 00:37:11 . Memory (MB): peak = 6575.223 ; gain = 494.691 ; free physical = 23141 ; free virtual = 29254
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:26 ; elapsed = 00:00:52 . Memory (MB): peak = 6575.227 ; gain = 0.000 ; free physical = 22680 ; free virtual = 29236
write_checkpoint: Time (s): cpu = 00:01:50 ; elapsed = 00:01:16 . Memory (MB): peak = 6575.227 ; gain = 0.004 ; free physical = 23052 ; free virtual = 29247
report_clock_utilization: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 6575.227 ; gain = 0.000 ; free physical = 23053 ; free virtual = 29248
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6575.227 ; gain = 0.000 ; free physical = 23052 ; free virtual = 29247
report_utilization: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6575.227 ; gain = 0.000 ; free physical = 23052 ; free virtual = 29247
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 2054caefb

Time (s): cpu = 00:04:32 ; elapsed = 00:02:01 . Memory (MB): peak = 6719.223 ; gain = 141.996 ; free physical = 22845 ; free virtual = 29043
Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.91 . Memory (MB): peak = 6719.223 ; gain = 0.000 ; free physical = 22845 ; free virtual = 29043
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-2.203 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 8 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/RIT6Content_q36. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]. Replicated 8 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8 was replaced.
INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_19[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_8[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_4[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_18[0]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_7[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_1[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[2]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[0]. Replicated 4 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/VFD4Mask/N_634. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[0]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/AM/ana_load_balancer_100g_pi/eofos_q1_31497. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/Step_x1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/FillStartOft_q3_5[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]. Replicated 6 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_20[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/tf_rdreq_1. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/FTGM/RIT8Content_q36. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[4]. Replicated 7 times.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]. Replicated 5 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 46 nets. Created 183 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-1.852 |
Phase 2 Fanout Optimization | Checksum: 1fa77f4e0

Time (s): cpu = 00:08:08 ; elapsed = 00:05:23 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22812 ; free virtual = 29009

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO.  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI3CVS1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI09VS1[8]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO.  Re-placed instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/N_2102.  Re-placed instance GAF1/GM/DSGM/VFDPM/RITEntValue_q5_5[43]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[33].  Re-placed instance GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[43]_INST_0
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[43].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[43]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIT5VS1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIQ2VS1[6]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FillStartOft_q3_1[1].  Re-placed instance GAF1/GM/FIM/FillStartOft_q3_1[1]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2318.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2322
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3246.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3252
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3758.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3765
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8993.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[173]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3414_0.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3420
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[389].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[389]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2422.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2426
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3798.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3805
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9033.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[213]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[64].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[64]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[64].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[64]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount_TC_31_3_4.  Did not re-place instance GAF1/GM/SSM100/BurstCount_TC_31_3_4
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/un1_GenResetCmd_s2_2_1.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m1_2400
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5].  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_15_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_s_30_RNIVEHV2_0
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/BurstCount[30].  Re-placed instance GAF1/GM/SSM100/BurstCount[30]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/BurstCount_TC_31_2.  Re-placed instance GAF1/GM/SSM100/BurstCount_TC_31_2
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/N_6.  Re-placed instance GAF1/GM/SSM100/SSNextState_1_0_.m5
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/N_7.  Re-placed instance GAF1/GM/SSM100/SSNextState_1_0_.m6
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_5.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i136_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSNextState[0].  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i150_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i111_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i130_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2_RNIM3FQ2[31].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2_RNIM3FQ2[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[14].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_6.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_6
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_a1_0_0.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNIIO4E1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI4NBG1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[27].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_27_RNI81SF
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3588.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3595
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8823.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[3]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2756.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2761
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[227].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[227]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2276.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2280
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[23].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_23_RNI41SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[19].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_19_RNI90SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[15].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_15_RNI50SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FillStartOft_q3_2[1].  Re-placed instance GAF1/GM/FIM/FillStartOft_q3_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_2846.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2851
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3870.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3877
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/TBMaskToBeXORed_q4_2_2370.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2370
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8849.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[29]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI1KBG1[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[509].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[509]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3518.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3524
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2046.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2050
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3902.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3909
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8881.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[61]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[5].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_80_i.  Did not re-place instance GAF1/GM/FIM/FSM/m52_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_56_0.  Did not re-place instance GAF1/GM/FIM/FSM/m55_2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_2[4].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[31].  Did not re-place instance GAF1/GM/SSM100/BurstCount[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i155_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i110_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_2974.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2979
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2462.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2466
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2334.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2338
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3486.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3492
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FSM/N_51_i.  Re-placed instance GAF1/GM/FIM/FSM/m101
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[11].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_11_RNI10SF
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_13_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNISMC32
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_7.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_7_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6303_5.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0_5[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[0].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[397].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[397]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[21].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_replica
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_135.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_138
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_83.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_85
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[38].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_236
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_38.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_236_RNIN58F1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[4].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[29].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[29]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[46].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[46]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[28].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_28_RNI91SF
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_57.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_59
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[44].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[44]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[43]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_cry_4_RNO.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_cry_4_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[24].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[24]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/un9_Frame128BOrLesslto14_1.  Re-placed instance GAF1/GM/SSM100/un9_Frame128BOrLesslto14_1
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/un1_Ahead_Combined_SM.  Did not re-place instance GAF1/GM/SSM100/un16_Frame128BOrLesslto7_RNI93P51
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[9].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[293].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[293]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/PCSCM/ShiftedData_q1_q0_2_5468.  Re-placed instance GAF1/GM/DSGM/FTGM/PCSCM/ShiftedData_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_5468
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/TSSM/IsGap_2_2.  Re-placed instance GAF1/GM/SSM100/TSSM/IsGap_2_2
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/PCSCM/N_6550.  Re-placed instance GAF1/GM/DSGM/FTGM/PCSCM/ShiftedData_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6557
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/PCSCM/ShiftedData_q1_q0_2[789].  Did not re-place instance GAF1/GM/DSGM/FTGM/PCSCM/ShiftedData_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8991
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_7.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_7_RNIADER
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[483].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[483]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3540.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3547
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2516_0.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2520
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[40].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[40]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_9031.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[211]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[23].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_11.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_11_RNI06FO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[28].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[17].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[17]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6305.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[22].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[26].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[15].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5_RNIK1IV[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_349.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39322.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_q1_RNI1FSM3[550]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIOMU52[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_354.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/seq_error_to_pps_9_i_0_a2[0]
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_3
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_axb_4
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Re-placed instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[1].  Did not re-place instance GAF1/GM/SSM100/BurstCount[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/FrameLenCntr_5_axb_8.  Did not re-place instance GAF1/GM/SSM100/FrameLenCntr_5_0_s_8_RNICEER
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/un12_VFDValue_out_d_x2[13].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un12_VFDValue_out_d_x2[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_20_0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un1_VFDHostMask_x1_0_I_67_RNO_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_24_0_i.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un1_VFDHostMask_x1_0_I_67_RNO
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/N_355.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9_0[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_9_0[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDValue_out_d_x2_RNO[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/i6_mux.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un1_VFDHostMask_x1_0_I_67_RNO_0
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_2.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[139].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[139]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2692.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2697
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2180.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2184
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i106_mux_i.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[25].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[25]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2910.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2915
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2398.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2402
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3[1].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_queue_pi/dpram_ft/loop_i_for[0].dpram512x1_pi/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0].  Did not re-place instance GAF1/AM/stats_queue_pi/dpram_ft/loop_i_for[0].dpram512x1_pi/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45787.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4_ss0_i_0_o5
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45947.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un1_mux_sel_q1_7_sqmuxa_i_0_o5
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45777.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4_ss0_i_0_o3_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_21512.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un17_i_a2_0_0[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45724_i.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/cache_hit_d1_0_I_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4_m0[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mux_sel_q1_4_m0[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica
INFO: [Physopt 32-663] Processed net GAF1/AM/stats_queue_pi/dpram_ft/loop_i_for[2].dpram512x1_pi/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0].  Re-placed instance GAF1/AM/stats_queue_pi/dpram_ft/loop_i_for[2].dpram512x1_pi/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/dpo[0]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_45774.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un15_0_0_o3_0[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/un8_cache_hit_d1_0_N_28.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/un8_cache_hit_d1_0_I_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_13.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_13_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[1].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[30].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[30]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_9_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_s_30_RNIVEHV2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[31].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1_axbxc3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2[1025].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5340mux_RNILKAKG
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12383.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNIGFGK3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12385.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNID4HB7
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6304.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[2]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FSM/N_76_0.  Re-placed instance GAF1/GM/FIM/FSM/m75_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_62_i.  Did not re-place instance GAF1/GM/FIM/FSM/m74_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT6Mask/N_4912.  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT6Mask/Mask_Byte24_10_0_a2_0_RNI2PL92[6]
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT6Mask/N_8_0.  Re-placed instance GAF1/GM/DSGM/FTGM/RIT6Mask/m7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[19].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[19]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1.  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1
INFO: [Physopt 32-661] Optimized 61 nets.  Re-placed 61 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-1.501 |
Phase 3 Placement Based Optimization | Checksum: 25ef7f8ce

Time (s): cpu = 00:12:46 ; elapsed = 00:10:01 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6789.801 ; gain = 0.000 ; free physical = 22809 ; free virtual = 29007
Phase 4 Rewire | Checksum: 2bc0f2376

Time (s): cpu = 00:12:52 ; elapsed = 00:10:07 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 18 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_0 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_8 was not replicated.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/FSM/N_56_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/FillStartOft_q3_2[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_13_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_6303_5 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSRdCnt_q2[0] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_12 was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 5 Critical Cell Optimization | Checksum: 2302d399e

Time (s): cpu = 00:13:08 ; elapsed = 00:10:23 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 12 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_6303. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_3. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[1]_repN. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[4]_repN_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1]_repN. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]_repN_4. Replicated 2 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 20 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-1.502 |
Phase 6 Fanout Optimization | Checksum: 152ad28ac

Time (s): cpu = 00:13:55 ; elapsed = 00:11:09 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29008

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI3CVS1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI09VS1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIT5VS1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIQ2VS1[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI4NBG1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI1KBG1[12]
INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6303_5.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0_5[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[0].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_80_i.  Did not re-place instance GAF1/GM/FIM/FSM/m52_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_56_0.  Did not re-place instance GAF1/GM/FIM/FSM/m55_2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_2[4].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_2[4]
INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8.  Re-placed instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_13_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_30_RNISMC32
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_7.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_7_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i136_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i150_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i111_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i130_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[5].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[4].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i155_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i110_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_9_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_9_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_13.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_13_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_15_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_s_30_RNIVEHV2_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1_axbxc3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2[1025].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5340mux_RNILKAKG
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12383.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNIGFGK3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12385.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNID4HB7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_62_i.  Did not re-place instance GAF1/GM/FIM/FSM/m74_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1.  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_16[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEnable_q3_Dup2.  Did not re-place instance GAF1/GM/FIM/FillEnable_q3_Dup2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/mask4_to_cache[96].  Did not re-place instance GAF1/AM/stats_controller_pi/mask4_to_cache[96]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[11].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStart_q3_Dup2.  Did not re-place instance GAF1/GM/FIM/FillStart_q3_Dup2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[5][15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[5].sys_ritent_raddr[5][15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_10[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_10[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[4].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[9].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[3].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[4].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[337].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[337]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[31].  Did not re-place instance GAF1/GM/SSM100/BurstCount[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[381].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[381]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_8[1]_repN_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_8[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[8].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[0].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[16]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[6].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[6]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[22].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_4[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_4[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]_repN_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_5[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[0].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[20].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/TotalFrameLen2IFGCM[1].  Did not re-place instance GAF1/GM/SSM100/RCM/TotalFrameLen2IFGCM[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[2].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_17[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[5].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[7].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/VFD5OS_q2_Dup1[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/VFD5OS_q2_Dup1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_6[0].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstEnd.  Did not re-place instance GAF1/GM/SSM100/BurstEnd
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[14].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[4].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[7].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[8].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SoBC_q_4_.  Did not re-place instance GAF1/GM/DSGM/FTGM/SoBC_q_4_
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[9].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[9]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29856.  Did not re-place instance GAF1/AM/filter_controller_pi/fc_key_wr_vld_29856
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[3].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[2].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[1].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[30].  Did not re-place instance GAF1/GM/SSM100/BurstCount[30]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[7][15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[7].sys_ritent_raddr[7][15]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[28].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_6[1].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_6[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/SameIndexLen_1_q3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/SameIndexLen_1_q3
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_2[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[27].  Did not re-place instance GAF1/GM/SSM100/BurstCount[27]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[12].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SoBC_q_2_.  Did not re-place instance GAF1/GM/DSGM/FTGM/SoBC_q_2_
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT5OS_q3[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT5OS_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[365].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[365]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[1].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[26].  Did not re-place instance GAF1/GM/SSM100/BurstCount[26]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[7].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_6[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]_repN_1.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEndOft_q3[3].  Did not re-place instance GAF1/GM/FIM/FillEndOft_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[355].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[355]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillInsIsPausing.  Did not re-place instance GAF1/GM/FIM/pausing_q5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[7].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[5].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_5[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_5[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[1]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[21].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q5[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q5[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[2]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[2].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[20].  Did not re-place instance GAF1/GM/SSM100/BurstCount[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[299].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[299]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[348].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[348]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[7][12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[7].sys_ritent_raddr[7][12]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_7[0]_repN.  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_7[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_8[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[4]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[4]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_l3[2].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_out[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[5].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_3[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[5][14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[5].sys_ritent_raddr[5][14]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[6].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_l3[1].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_out[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_1[5].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSCurrState[0].  Did not re-place instance GAF1/GM/SSM100/SSCurrState[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[4].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[21].  Did not re-place instance GAF1/GM/SSM100/BurstCount[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[215].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[215]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[129].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[129]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[5].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_4[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[2]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_FPFIFORden_1.  Did not re-place instance GAF1/GM/SSM100/RCM/SelSFPGA_1
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[223].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[223]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[6].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[6]
INFO: [Physopt 32-661] Optimized 2 nets.  Re-placed 2 instances.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-1.501 |
Phase 7 Placement Based Optimization | Checksum: 181223d73

Time (s): cpu = 00:18:59 ; elapsed = 00:16:14 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6789.801 ; gain = 0.000 ; free physical = 22809 ; free virtual = 29007
Phase 8 Rewire | Checksum: 24e5c507b

Time (s): cpu = 00:19:05 ; elapsed = 00:16:20 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 12 candidate nets for critical-cell optimization.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_15_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_6303_5 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSRdCnt_q2[0] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/RunningByteCntr[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5] was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_9_0 was not replicated.
INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[4] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 9 Critical Cell Optimization | Checksum: 24e5c507b

Time (s): cpu = 00:19:10 ; elapsed = 00:16:25 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 10 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_3_repN was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Fanout Optimization | Checksum: 135b0f68e

Time (s): cpu = 00:19:18 ; elapsed = 00:16:33 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29008

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_3_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI3CVS1[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI09VS1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_1_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_8_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_2_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_5_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIT5VS1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIQ2VS1[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_0_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI4NBG1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI1KBG1[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_80_i.  Did not re-place instance GAF1/GM/FIM/FSM/m52_0
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_56_0.  Did not re-place instance GAF1/GM/FIM/FSM/m55_2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_2[4].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIK1IP8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[4].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_15_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_s_30_RNIVEHV2_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_4.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i106_mux_i.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_6303_5.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0_5[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[0].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[5].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_o5_4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_7.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_cry_7_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i155_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_9_0.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_s_30_RNIVEHV2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i110_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt14
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[4].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_6.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_5
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_9_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_9_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameEnd_0_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_6_RNO
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_5.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_o5_5
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/m95_0_1.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNI8TSS8
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameEnd_q1_4[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITNEntPtr_q1_axbxc3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2[1025].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5340mux_RNILKAKG
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12383.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNIGFGK3
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/N_12385.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITNumEntries_q2_2.L_RITNumEntries_q2_2_5980mux_RNID4HB7
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i132_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[17]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/i161_mux.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/NextFrameStart_q1_RNO[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_8_RNINED2
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FSM/N_62_i.  Did not re-place instance GAF1/GM/FIM/FSM/m74_0
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[7].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_axb_7.  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/Diff_TestMinusCurrFrameStart_0_cry_7_RNO_0
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1.  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTBankSelSynched_n1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_16[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEnable_q3_Dup2.  Did not re-place instance GAF1/GM/FIM/FillEnable_q3_Dup2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/mask4_to_cache[96].  Did not re-place instance GAF1/AM/stats_controller_pi/mask4_to_cache[96]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[4].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStart_q3_Dup2.  Did not re-place instance GAF1/GM/FIM/FillStart_q3_Dup2
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[9].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[5][15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[5].sys_ritent_raddr[5][15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_10[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_10[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[3].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[4].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[337].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[337]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[31].  Did not re-place instance GAF1/GM/SSM100/BurstCount[31]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[381].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[381]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_11[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_5[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_8[1]_repN_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_8[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[11].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[11]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[8].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[0].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[16]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[6].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[6]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_8[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[22].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[22]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_4[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_4[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]_repN_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_5[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[0].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_7[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_15[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[7].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/TotalFrameLen2IFGCM[1].  Did not re-place instance GAF1/GM/SSM100/RCM/TotalFrameLen2IFGCM[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[2].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_4[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_17[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[5].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_10[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/VFD5OS_q2_Dup1[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/VFD5OS_q2_Dup1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN_repN.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_replica_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_6[0].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstEnd.  Did not re-place instance GAF1/GM/SSM100/BurstEnd
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[1].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[7].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[8].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[16]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SoBC_q_4_.  Did not re-place instance GAF1/GM/DSGM/FTGM/SoBC_q_4_
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_21[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT6OS_q3_Dup2_2[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[9].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[9]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_replica_1
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_2.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29856.  Did not re-place instance GAF1/AM/filter_controller_pi/fc_key_wr_vld_29856
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[3].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[20].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[20]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[2].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_10[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_3[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[30].  Did not re-place instance GAF1/GM/SSM100/BurstCount[30]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[1].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[7][15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[7].sys_ritent_raddr[7][15]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[28].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[28]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_6[1].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_6[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/SameIndexLen_1_q3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/SameIndexLen_1_q3
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[27].  Did not re-place instance GAF1/GM/SSM100/BurstCount[27]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SoBC_q_2_.  Did not re-place instance GAF1/GM/DSGM/FTGM/SoBC_q_2_
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[6].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[6]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_4.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_4
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT5OS_q3[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT5OS_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[365].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[365]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[26].  Did not re-place instance GAF1/GM/SSM100/BurstCount[26]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]_repN_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[1]_replica_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[14].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[14]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[7].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_6[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]_repN_1.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillEndOft_q3[3].  Did not re-place instance GAF1/GM/FIM/FillEndOft_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[355].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[355]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillInsIsPausing.  Did not re-place instance GAF1/GM/FIM/pausing_q5
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[5].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[5]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_5[0].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_5[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/RITAddr_q1_2[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[1]
INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[21].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/VFDCount_x1[13]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q5[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q5[0]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[2]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[20].  Did not re-place instance GAF1/GM/SSM100/BurstCount[20]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_4[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3[9]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[7].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[7]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[12].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[12]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/FDPData2CSCM[299].  Did not re-place instance GAF1/GM/DSGM/FTGM/FDPData2CSCM[299]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[1].  Did not re-place instance GAF1/GM/SSM100/RCM/BytesLeft2IFGCM[1]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[348].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[348]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_sel_mask_2[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[7][12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[7].sys_ritent_raddr[7][12]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_7[0]_repN.  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_7[0]_replica
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[2].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_8[2]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[4]_repN.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[4]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_l3[2].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_out[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FSTCM/FSTAddr[5].  Did not re-place instance GAF1/GM/DSGM/FSTCM/FSTAddr[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_0_DOUT_3[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/RunningByteCntr[8].  Did not re-place instance GAF1/GM/SSM100/RCM/RunningByteCntr[8]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[5][14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/genblk1[5].sys_ritent_raddr[5][14]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[6].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[6]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD1/VFDCount_x1[23]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_repN_2.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_replica_2
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_l3[1].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi1of2/eedm_top_pi/ee_start_os_out[1]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/FillStartOft_q3_1[5].  Did not re-place instance GAF1/GM/FIM/FillStartOft_q3_1[5]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[2].  Did not re-place instance GAF1/GM/SSM100/RCM/IFGCM/CurrFrameEnd_q2[2]
INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD3/Step_x1[0].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD3/Step_x1[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSCurrState[0].  Did not re-place instance GAF1/GM/SSM100/SSCurrState[0]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout[4].  Did not re-place instance GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_bm.dout_i_reg[4]
INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/BurstCount[21].  Did not re-place instance GAF1/GM/SSM100/BurstCount[21]
INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_12[1]_replica
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]_repN_1.  Did not re-place instance GAF1/AM/stats_controller_pi/stat_req_stream_ra_copy2[0]_replica_1
INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[215].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[215]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[3]
INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[129].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[129]
INFO: [Physopt 32-662] Processed net GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[5].  Did not re-place instance GAF1/AM/path_rx100g_proc_pi2of2/ana_l4_chksum_100g_pi/ip_datagram_q3[5]
INFO: [Physopt 32-661] Optimized 0 nets.  Re-placed 0 instances.
Phase 11 Placement Based Optimization | Checksum: 1ec7f9b95

Time (s): cpu = 00:24:40 ; elapsed = 00:21:54 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29008

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-241] No nets found for rewiring (Signal Push) optimization.
Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.79 . Memory (MB): peak = 6789.801 ; gain = 0.000 ; free physical = 22809 ; free virtual = 29008
Phase 12 Rewire | Checksum: 247e73f8d

Time (s): cpu = 00:24:46 ; elapsed = 00:22:01 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29008

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
Phase 13 Critical Cell Optimization | Checksum: 247e73f8d

Time (s): cpu = 00:24:51 ; elapsed = 00:22:06 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29008

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 14 DSP Register Optimization | Checksum: 247e73f8d

Time (s): cpu = 00:24:56 ; elapsed = 00:22:10 . Memory (MB): peak = 6789.801 ; gain = 212.574 ; free physical = 22809 ; free virtual = 29007

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-527] Pass 1: Identified 23 candidate cells for BRAM register optimization
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 32 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram. 36 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM18.ram. 36 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 16 registers were pushed out.
INFO: [Physopt 32-666] Processed cell GAF1/GM/DSGM/OHPM/BC_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.
INFO: [Physopt 32-666] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. No change.
INFO: [Physopt 32-541] End Pass 1. Optimized 21 cells. Created 149 new registers and deleted 320 existing registers
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 15 BRAM Register Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:27:52 ; elapsed = 00:25:05 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 16 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 16 Shift Register Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:27:56 ; elapsed = 00:25:09 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 17 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 17 DSP Register Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:28:00 ; elapsed = 00:25:13 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 18 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 18 BRAM Register Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:28:04 ; elapsed = 00:25:17 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 19 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 19 Shift Register Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:28:08 ; elapsed = 00:25:21 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 20 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 20 Critical Pin Optimization | Checksum: 292cddbe1

Time (s): cpu = 00:28:12 ; elapsed = 00:25:25 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 21 Very High Fanout Optimization
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToBRAM[12] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_d0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[9] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[4] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_1[5] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[2] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[3] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_3[8] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_0 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_3[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_4[6] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_7[7] has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/tf_rdreq_1. Replicated 3 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Net driver GAF1/GM/FIM/ShiftedPRBSOut_q415_i was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/N_4792_i_i. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/GM/SDBHM/CPU_FPBCValidOut_2. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31548. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/cnt7_RNIQV7O1[2]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Net driver GAF1/GM/FIM/pausing_q3_RNI5UVO was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/dp_ram_stats_16kx684/sc_ram_valid_q[1]. Replicated 1 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9342. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9342 was replaced.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Net driver GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i_0 was replaced.
INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/updated_addr_q9_9334. Replicated 5 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_b4. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_a20. Replicated 2 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/N_143. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_FIFO_0/enaout. Replicated 1 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/cache_data_q0_1_sqmuxa_i. Replicated 4 times.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[1]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[2]. Replicated 2 times.
INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1_0. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1 was replaced.
INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/state[1]. Replicated 4 times.
INFO: [Physopt 32-572] Net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/state[2] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-29] End Pass 1. Optimized 28 nets. Created 52 new instances.

INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.002 | TNS=0.000 |
Phase 21 Very High Fanout Optimization | Checksum: 1cef89547

Time (s): cpu = 00:38:05 ; elapsed = 00:35:13 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939

Phase 22 BRAM Enable Optimization
Phase 22 BRAM Enable Optimization | Checksum: 1cef89547

Time (s): cpu = 00:38:11 ; elapsed = 00:35:19 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22740 ; free virtual = 28939
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6915.812 ; gain = 0.000 ; free physical = 22740 ; free virtual = 28939
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.002 | TNS=0.000 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 166436a83

Time (s): cpu = 00:38:44 ; elapsed = 00:35:51 . Memory (MB): peak = 6915.812 ; gain = 338.586 ; free physical = 22741 ; free virtual = 28939
INFO: [Common 17-83] Releasing license: Implementation
1132 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:46:22 ; elapsed = 00:39:03 . Memory (MB): peak = 6915.812 ; gain = 340.586 ; free physical = 22741 ; free virtual = 28939
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:30 ; elapsed = 00:00:53 . Memory (MB): peak = 6915.812 ; gain = 0.000 ; free physical = 22284 ; free virtual = 28927
write_checkpoint: Time (s): cpu = 00:01:54 ; elapsed = 00:01:18 . Memory (MB): peak = 6915.812 ; gain = 0.000 ; free physical = 22613 ; free virtual = 28935
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a730df4

Time (s): cpu = 00:04:46 ; elapsed = 00:02:48 . Memory (MB): peak = 7072.816 ; gain = 157.004 ; free physical = 22380 ; free virtual = 28661

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 8a730df4

Time (s): cpu = 00:04:58 ; elapsed = 00:03:00 . Memory (MB): peak = 7072.820 ; gain = 157.008 ; free physical = 22380 ; free virtual = 28661

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 8a730df4

Time (s): cpu = 00:05:01 ; elapsed = 00:03:03 . Memory (MB): peak = 7072.820 ; gain = 157.008 ; free physical = 22380 ; free virtual = 28661

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1af3cf176

Time (s): cpu = 00:12:02 ; elapsed = 00:06:02 . Memory (MB): peak = 7301.441 ; gain = 385.629 ; free physical = 22214 ; free virtual = 28495
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.0256 | TNS=0      | WHS=-0.519 | THS=-2.29e+04|

Phase 2 Router Initialization | Checksum: 18160250f

Time (s): cpu = 00:15:59 ; elapsed = 00:07:46 . Memory (MB): peak = 7360.754 ; gain = 444.941 ; free physical = 22120 ; free virtual = 28401

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 137f7bdd9

Time (s): cpu = 00:25:06 ; elapsed = 00:11:21 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 21975 ; free virtual = 28256

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 59989
 Number of Nodes with overlaps = 5219
 Number of Nodes with overlaps = 1015
 Number of Nodes with overlaps = 280
 Number of Nodes with overlaps = 67
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: c72c8dfe

Time (s): cpu = 00:46:43 ; elapsed = 00:20:11 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22046 ; free virtual = 28327
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0974| TNS=-3.42  | WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1dca8eca9

Time (s): cpu = 00:47:01 ; elapsed = 00:20:22 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22047 ; free virtual = 28327

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 123a186ad

Time (s): cpu = 00:47:27 ; elapsed = 00:20:48 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 21971 ; free virtual = 28252
Phase 4.1.2 GlobIterForTiming | Checksum: 81cd20d0

Time (s): cpu = 00:47:42 ; elapsed = 00:21:01 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 21971 ; free virtual = 28252
Phase 4.1 Global Iteration 0 | Checksum: 81cd20d0

Time (s): cpu = 00:47:43 ; elapsed = 00:21:02 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 21971 ; free virtual = 28252

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 4809
 Number of Nodes with overlaps = 773
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 257d5004d

Time (s): cpu = 00:50:50 ; elapsed = 00:22:55 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22066 ; free virtual = 28347
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.109 | TNS=-0.534 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 187627d58

Time (s): cpu = 00:50:52 ; elapsed = 00:22:57 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22067 ; free virtual = 28347
Phase 4 Rip-up And Reroute | Checksum: 187627d58

Time (s): cpu = 00:50:53 ; elapsed = 00:22:58 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22066 ; free virtual = 28347

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 181938da0

Time (s): cpu = 00:52:16 ; elapsed = 00:23:25 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22063 ; free virtual = 28344
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0754| TNS=-0.986 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5 Delay CleanUp | Checksum: ead1a5c0

Time (s): cpu = 00:52:28 ; elapsed = 00:23:30 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22062 ; free virtual = 28343

Phase 6 Clock Skew Optimization
Phase 6 Clock Skew Optimization | Checksum: ead1a5c0

Time (s): cpu = 00:52:29 ; elapsed = 00:23:31 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22062 ; free virtual = 28343

Phase 7 Post Hold Fix

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 95acc998

Time (s): cpu = 00:54:35 ; elapsed = 00:24:13 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22015 ; free virtual = 28296
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0754| TNS=-0.7   | WHS=-0.022 | THS=-0.119 |

Phase 7 Post Hold Fix | Checksum: 155696305

Time (s): cpu = 00:54:54 ; elapsed = 00:24:21 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22009 ; free virtual = 28290

Phase 8 Timing Verification

Phase 8.1 Update Timing
Phase 8.1 Update Timing | Checksum: 143151d64

Time (s): cpu = 00:57:12 ; elapsed = 00:25:04 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22008 ; free virtual = 28289
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0754| TNS=-0.7   | WHS=N/A    | THS=N/A    |

Phase 8 Timing Verification | Checksum: 143151d64

Time (s): cpu = 00:57:14 ; elapsed = 00:25:06 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22008 ; free virtual = 28289

Phase 9 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.8991 %
  Global Horizontal Routing Utilization  = 26.2478 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 85.3604%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y280 -> INT_R_X15Y281
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X67Y397 -> INT_R_X67Y397
   INT_L_X66Y396 -> INT_L_X66Y396
   INT_L_X76Y395 -> INT_L_X76Y395
   INT_L_X64Y394 -> INT_L_X64Y394
   INT_L_X64Y393 -> INT_L_X64Y393
East Dir 2x2 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X130Y290 -> INT_R_X131Y291
   INT_L_X124Y288 -> INT_R_X125Y289
   INT_L_X124Y286 -> INT_R_X125Y287
West Dir 4x4 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X92Y488 -> INT_R_X95Y491
   INT_L_X96Y484 -> INT_R_X99Y487
   INT_L_X104Y364 -> INT_R_X107Y367
   INT_L_X104Y360 -> INT_R_X107Y363
Phase 9 Route finalize | Checksum: 143151d64

Time (s): cpu = 00:57:19 ; elapsed = 00:25:08 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22008 ; free virtual = 28289

Phase 10 Verifying routed nets

 Verification completed successfully
Phase 10 Verifying routed nets | Checksum: 143151d64

Time (s): cpu = 00:57:20 ; elapsed = 00:25:09 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22007 ; free virtual = 28288

Phase 11 Depositing Routes
Phase 11 Depositing Routes | Checksum: 18f9ad4c2

Time (s): cpu = 00:58:01 ; elapsed = 00:25:50 . Memory (MB): peak = 7499.754 ; gain = 583.941 ; free physical = 22000 ; free virtual = 28281

Phase 12 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.75 . Memory (MB): peak = 7499.754 ; gain = 0.000 ; free physical = 21971 ; free virtual = 28252
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.001. For the most accurate timing information please run report_timing.
Phase 12 Incr Placement Change | Checksum: 18f9ad4c2

Time (s): cpu = 01:06:52 ; elapsed = 00:30:22 . Memory (MB): peak = 7775.691 ; gain = 859.879 ; free physical = 21633 ; free virtual = 27913

Phase 13 Build RT Design
Phase 13 Build RT Design | Checksum: b1aee070

Time (s): cpu = 01:08:00 ; elapsed = 00:31:30 . Memory (MB): peak = 7775.691 ; gain = 859.879 ; free physical = 21634 ; free virtual = 27914

Phase 14 Router Initialization

Phase 14.1 Create Timer
Phase 14.1 Create Timer | Checksum: db4eceef

Time (s): cpu = 01:08:26 ; elapsed = 00:31:56 . Memory (MB): peak = 7775.695 ; gain = 859.883 ; free physical = 21633 ; free virtual = 27914

Phase 14.2 Pre Route Cleanup
Phase 14.2 Pre Route Cleanup | Checksum: df1150b4

Time (s): cpu = 01:08:31 ; elapsed = 00:32:01 . Memory (MB): peak = 7775.695 ; gain = 859.883 ; free physical = 21633 ; free virtual = 27914
 Number of Nodes with overlaps = 0

Phase 14.3 Update Timing
Phase 14.3 Update Timing | Checksum: e85c603c

Time (s): cpu = 01:15:44 ; elapsed = 00:35:08 . Memory (MB): peak = 7775.695 ; gain = 859.883 ; free physical = 21633 ; free virtual = 27914
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0754| TNS=-1.76  | WHS=-0.519 | THS=-2.28e+04|

Phase 14 Router Initialization | Checksum: e5e669e5

Time (s): cpu = 01:19:29 ; elapsed = 00:36:41 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21554 ; free virtual = 27835

Phase 15 Initial Routing
Phase 15 Initial Routing | Checksum: c8b9a9f5

Time (s): cpu = 01:20:01 ; elapsed = 00:36:54 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21552 ; free virtual = 27833

Phase 16 Rip-up And Reroute

Phase 16.1 Global Iteration 0
 Number of Nodes with overlaps = 2526
 Number of Nodes with overlaps = 712
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.1.1 Update Timing
Phase 16.1.1 Update Timing | Checksum: 1b872fc30

Time (s): cpu = 01:24:38 ; elapsed = 00:39:15 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21564 ; free virtual = 27845
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.239 | TNS=-3.92  | WHS=N/A    | THS=N/A    |


Phase 16.1.2 GlobIterForTiming

Phase 16.1.2.1 Update Timing
Phase 16.1.2.1 Update Timing | Checksum: 1781069ec

Time (s): cpu = 01:24:57 ; elapsed = 00:39:27 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21564 ; free virtual = 27845

Phase 16.1.2.2 Fast Budgeting
Phase 16.1.2.2 Fast Budgeting | Checksum: 17c9df42f

Time (s): cpu = 01:25:23 ; elapsed = 00:39:54 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21554 ; free virtual = 27835
Phase 16.1.2 GlobIterForTiming | Checksum: 2171bebb7

Time (s): cpu = 01:25:32 ; elapsed = 00:40:02 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21554 ; free virtual = 27835
Phase 16.1 Global Iteration 0 | Checksum: 2171bebb7

Time (s): cpu = 01:25:33 ; elapsed = 00:40:03 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21554 ; free virtual = 27835

Phase 16.2 Global Iteration 1
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 121
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 0

Phase 16.2.1 Update Timing
Phase 16.2.1 Update Timing | Checksum: 1df170829

Time (s): cpu = 01:29:09 ; elapsed = 00:42:40 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21587 ; free virtual = 27868
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0674| TNS=-0.395 | WHS=N/A    | THS=N/A    |


Phase 16.2.2 GlobIterForTiming

Phase 16.2.2.1 Update Timing
Phase 16.2.2.1 Update Timing | Checksum: 16d37c139

Time (s): cpu = 01:29:27 ; elapsed = 00:42:50 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21587 ; free virtual = 27868

Phase 16.2.2.2 Fast Budgeting
Phase 16.2.2.2 Fast Budgeting | Checksum: 1b4a318b6

Time (s): cpu = 01:29:53 ; elapsed = 00:43:17 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21557 ; free virtual = 27838
Phase 16.2.2 GlobIterForTiming | Checksum: 16cd26f6a

Time (s): cpu = 01:30:02 ; elapsed = 00:43:25 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21557 ; free virtual = 27838
Phase 16.2 Global Iteration 1 | Checksum: 16cd26f6a

Time (s): cpu = 01:30:04 ; elapsed = 00:43:26 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21557 ; free virtual = 27838

Phase 16.3 Global Iteration 2
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 9
INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_R_X131Y209/IMUX12
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/lfsr_reg[364]
	GAF1/GM/FIM/PRBSGEN/lfsr_reg[356]
2. INT_L_X30Y167/IMUX_L43
Overlapping nets: 2
	GAF1/AM/stats_controller_pi/stats_cache_4mp/mp4_sel_mask_12[3]
	GAF1/AM/stats_controller_pi/mask4_to_cache[96]
3. INT_R_X135Y198/IMUX37
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/lfsr_reg[494]
	GAF1/GM/FIM/PRBSGEN/lfsr_reg[502]
4. INT_R_X57Y171/IMUX27
Overlapping nets: 2
	GAF1/GM/DSGM/VFDPM/u_VFD6/N_73
	GAF1/GM/DSGM/VFDPM/u_VFD6/N_81
5. INT_R_X127Y209/IMUX21
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/N_8888
	GAF1/GM/FIM/PRBSGEN/N_8760
6. INT_R_X57Y166/IMUX11
Overlapping nets: 2
	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]
	GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[2]
7. INT_L_X134Y200/IMUX_L24
Overlapping nets: 2
	GAF1/GM/FIM/PRBSGEN/N_6731
	GAF1/GM/FIM/PRBSGEN/N_6795
8. INT_R_X57Y166/IMUX16
Overlapping nets: 2
	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]_repN_repN
	GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[10]
9. INT_R_X57Y166/IMUX0
Overlapping nets: 2
	GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6]
	GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[4]

 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 16.3.1 Update Timing
Phase 16.3.1 Update Timing | Checksum: 701048a3

Time (s): cpu = 01:35:20 ; elapsed = 00:46:51 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21649 ; free virtual = 27930
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0746| TNS=-0.0746| WHS=N/A    | THS=N/A    |

Phase 16.3 Global Iteration 2 | Checksum: 1606f88a4

Time (s): cpu = 01:35:22 ; elapsed = 00:46:53 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21649 ; free virtual = 27930
Phase 16 Rip-up And Reroute | Checksum: 1606f88a4

Time (s): cpu = 01:35:23 ; elapsed = 00:46:54 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21649 ; free virtual = 27930

Phase 17 Delay CleanUp

Phase 17.1 Update Timing
Phase 17.1 Update Timing | Checksum: 1c7a527a9

Time (s): cpu = 01:36:39 ; elapsed = 00:47:19 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21643 ; free virtual = 27924
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0274| TNS=-0.0772| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 17 Delay CleanUp | Checksum: 1472f5603

Time (s): cpu = 01:36:51 ; elapsed = 00:47:23 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21643 ; free virtual = 27924

Phase 18 Clock Skew Optimization
Phase 18 Clock Skew Optimization | Checksum: 1472f5603

Time (s): cpu = 01:36:52 ; elapsed = 00:47:24 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21643 ; free virtual = 27924

Phase 19 Post Hold Fix

Phase 19.1 Update Timing
Phase 19.1 Update Timing | Checksum: b5d8715c

Time (s): cpu = 01:38:51 ; elapsed = 00:48:04 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21628 ; free virtual = 27909
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0254| TNS=-0.0692| WHS=0.013  | THS=0      |

Phase 19 Post Hold Fix | Checksum: 1226e6032

Time (s): cpu = 01:38:53 ; elapsed = 00:48:06 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21628 ; free virtual = 27909

Phase 20 Timing Verification

Phase 20.1 Update Timing
Phase 20.1 Update Timing | Checksum: 10b9cb3c2

Time (s): cpu = 01:40:59 ; elapsed = 00:48:47 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21626 ; free virtual = 27907
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0254| TNS=-0.0692| WHS=N/A    | THS=N/A    |

Phase 20 Timing Verification | Checksum: 10b9cb3c2

Time (s): cpu = 01:41:01 ; elapsed = 00:48:48 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21626 ; free virtual = 27907

Phase 21 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.9485 %
  Global Horizontal Routing Utilization  = 26.2948 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 2x2 Area, Max Cong = 85.3604%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X14Y280 -> INT_R_X15Y281
South Dir 1x1 Area, Max Cong = 100%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X67Y397 -> INT_R_X67Y397
   INT_L_X66Y396 -> INT_L_X66Y396
   INT_L_X76Y395 -> INT_L_X76Y395
   INT_L_X64Y394 -> INT_L_X64Y394
   INT_L_X64Y393 -> INT_L_X64Y393
East Dir 2x2 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X130Y290 -> INT_R_X131Y291
   INT_L_X124Y288 -> INT_R_X125Y289
   INT_L_X124Y286 -> INT_R_X125Y287
West Dir 4x4 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X92Y488 -> INT_R_X95Y491
   INT_L_X96Y484 -> INT_R_X99Y487
   INT_L_X104Y364 -> INT_R_X107Y367
   INT_L_X104Y360 -> INT_R_X107Y363
Phase 21 Route finalize | Checksum: 10b9cb3c2

Time (s): cpu = 01:41:06 ; elapsed = 00:48:50 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21625 ; free virtual = 27906

Phase 22 Verifying routed nets

 Verification completed successfully
Phase 22 Verifying routed nets | Checksum: 10b9cb3c2

Time (s): cpu = 01:41:07 ; elapsed = 00:48:51 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21625 ; free virtual = 27906

Phase 23 Depositing Routes
Phase 23 Depositing Routes | Checksum: 1703e4db1

Time (s): cpu = 01:44:33 ; elapsed = 00:52:18 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21618 ; free virtual = 27899

Phase 24 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.024 | TNS=-0.058 | WHS=0.015  | THS=0.000  |

WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 24 Post Router Timing | Checksum: 1703e4db1

Time (s): cpu = 01:50:09 ; elapsed = 00:53:57 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21567 ; free virtual = 27848
INFO: [Route 35-16] Router Completed Successfully

Routing Is Done.

Time (s): cpu = 01:50:12 ; elapsed = 00:54:01 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21568 ; free virtual = 27849
INFO: [Common 17-83] Releasing license: Implementation
1161 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 01:51:43 ; elapsed = 00:54:59 . Memory (MB): peak = 7855.012 ; gain = 939.199 ; free physical = 21568 ; free virtual = 27849
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:36 ; elapsed = 00:00:59 . Memory (MB): peak = 7865.016 ; gain = 0.000 ; free physical = 20954 ; free virtual = 27832
write_checkpoint: Time (s): cpu = 00:02:02 ; elapsed = 00:01:27 . Memory (MB): peak = 7865.020 ; gain = 10.008 ; free physical = 21440 ; free virtual = 27845
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.
report_drc: Time (s): cpu = 00:03:01 ; elapsed = 00:01:10 . Memory (MB): peak = 7865.020 ; gain = 0.000 ; free physical = 21427 ; free virtual = 27832
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:07:43 ; elapsed = 00:02:58 . Memory (MB): peak = 8453.016 ; gain = 587.996 ; free physical = 20835 ; free virtual = 27252
INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.
report_power: Time (s): cpu = 00:03:00 ; elapsed = 00:01:49 . Memory (MB): peak = 8508.016 ; gain = 55.000 ; free physical = 20774 ; free virtual = 27192
Command: phys_opt_design -directive AggressiveExplore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore
INFO: [Drc 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 159e1692d
----- Checksum: : 14ec46f70 : 0b1cf9bd 

Time (s): cpu = 00:04:59 ; elapsed = 00:02:08 . Memory (MB): peak = 8814.543 ; gain = 279.625 ; free physical = 20511 ; free virtual = 26929
Netlist sorting complete. Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.92 . Memory (MB): peak = 8814.543 ; gain = 0.000 ; free physical = 20511 ; free virtual = 26929

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.024 | TNS=-0.058 | WHS=0.015 | THS=0.000 |
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2[45]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[6].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[6]
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.001 | TNS=-0.001 | WHS=0.015 | THS=0.000 |
INFO: [Physopt 32-701] Net CM/clk10to200/inst/CPUClk100 has constraints that cannot be copied, and hence, it cannot be replicated.
INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/O2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.015 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 29c842bba
----- Checksum: : 1ff466c20 : 9d3dbf9a 

Time (s): cpu = 00:14:01 ; elapsed = 00:07:56 . Memory (MB): peak = 9657.645 ; gain = 1122.727 ; free physical = 19700 ; free virtual = 26117
Netlist sorting complete. Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.75 . Memory (MB): peak = 9657.645 ; gain = 0.000 ; free physical = 19700 ; free virtual = 26117
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.001 | TNS=0.000 | WHS=0.015 | THS=0.000 |
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Ending Physical Synthesis Task | Checksum: 292bfbaa8
----- Checksum: : 1f581fb0e : 9d3dbf9a 

Time (s): cpu = 00:14:33 ; elapsed = 00:08:28 . Memory (MB): peak = 9657.645 ; gain = 1122.727 ; free physical = 19701 ; free virtual = 26118
INFO: [Common 17-83] Releasing license: Implementation
1183 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:16:05 ; elapsed = 00:09:18 . Memory (MB): peak = 9657.645 ; gain = 1149.629 ; free physical = 19701 ; free virtual = 26118
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:32 ; elapsed = 00:00:57 . Memory (MB): peak = 9657.648 ; gain = 0.000 ; free physical = 19085 ; free virtual = 26100
write_checkpoint: Time (s): cpu = 00:01:59 ; elapsed = 00:01:26 . Memory (MB): peak = 9657.648 ; gain = 0.004 ; free physical = 19571 ; free virtual = 26112
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
report_timing_summary: Time (s): cpu = 00:07:45 ; elapsed = 00:02:58 . Memory (MB): peak = 9657.648 ; gain = 0.000 ; free physical = 19520 ; free virtual = 26073
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 11:05:05 2014...
[Tue Oct  7 11:05:09 2014] impl_2 finished
wait_on_run: Time (s): cpu = 00:00:08 ; elapsed = 02:48:54 . Memory (MB): peak = 936.320 ; gain = 7.996 ; free physical = 28091 ; free virtual = 34644
# open_run impl_2
INFO: [Netlist 29-17] Analyzing 12830 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2014.3_EA1021028
Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml
Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml
Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ClockPlacerRules.xml
Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/PinFunctions.xml...
Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml
Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/./parts/xilinx/virtex7/IOStandards.xml
Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3_EA1021028/Vivado/2014.3.EA1021028/data/parts/xilinx/virtex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]
get_clocks: Time (s): cpu = 00:01:21 ; elapsed = 00:00:38 . Memory (MB): peak = 3670.070 ; gain = 1016.293 ; free physical = 24851 ; free virtual = 32001
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_1_RNI32VA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_41_1_RNI20UA' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]
Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-6095-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 4369.953 ; gain = 581.594 ; free physical = 24178 ; free virtual = 31329
Restored from archive | CPU: 108.660000 secs | Memory: 538.510498 MB |
Finished XDEF File Restore: Time (s): cpu = 00:01:43 ; elapsed = 00:01:49 . Memory (MB): peak = 4369.953 ; gain = 581.594 ; free physical = 24178 ; free virtual = 31329
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2682 instances were transformed.
  FDRS => FDRS (inverted pins: S) (FDRE, LUT2, VCC): 3 instances
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  IOBUFDS_DCIEN => IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 768 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 326 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 169 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 483 instances
  ROM256X1 => ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 72 instances

open_run: Time (s): cpu = 00:05:18 ; elapsed = 00:04:44 . Memory (MB): peak = 4369.953 ; gain = 3433.633 ; free physical = 24792 ; free virtual = 31345
# set_property BITSTREAM.CONFIG.USR_ACCESS 10100714 [current_design]
# write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim
write_verilog: Time (s): cpu = 00:02:01 ; elapsed = 00:02:02 . Memory (MB): peak = 4370.953 ; gain = 1.000 ; free physical = 24615 ; free virtual = 31341
# write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset
IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10
IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10
IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10
IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10
write_verilog: Time (s): cpu = 00:02:13 ; elapsed = 00:02:15 . Memory (MB): peak = 4370.953 ; gain = 0.000 ; free physical = 24426 ; free virtual = 31335
# write_sdf -force colossus_iob_imp_timesim.sdf
write_sdf: Time (s): cpu = 00:04:49 ; elapsed = 00:05:37 . Memory (MB): peak = 5274.242 ; gain = 903.289 ; free physical = 22720 ; free virtual = 30414
# archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10.zip -force -include_config_settings
INFO: [Coretcl 2-137] starting archive...
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'impl_2'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_3'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 5274.246 ; gain = 0.004 ; free physical = 22234 ; free virtual = 30399
# write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 4 threads
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.
WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 124 Warnings, 57 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 73901376 bits.
Writing bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:11:54 ; elapsed = 00:10:15 . Memory (MB): peak = 6024.137 ; gain = 749.891 ; free physical = 21436 ; free virtual = 29625
# close_project
close_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6024.137 ; gain = 0.000 ; free physical = 21437 ; free virtual = 29625
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 11:30:37 2014...
[File exists] check if file exists [VivadoBlade/version_*.txt]
Run condition [File exists] preventing perform for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]
[File exists] check if file exists [VivadoBlade/VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit]
Run condition [File exists] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson1502471974709588852.sh
+ cd VivadoBlade/VivadoBlade_14_3.runs/impl_2/
+ md5sum -b colossus_fx2_100g.bit
[ArtifactDeployer] - Starting deployment from the build step ...
[ArtifactDeployer] - 2 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10'.
[ArtifactDeployer] - Stopping deployment from the build step ...
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson6170818325378908132.sh
Files match condition: Matched [2] files
Run condition [Files match] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson8049076451588227125.sh
+ cd VivadoBlade
+ tar zcvf colossus_iob_imp_sim.tar.gz ./colossus_iob_imp_funcsim.v ./colossus_iob_imp_timesim.v ./colossus_iob_imp_timesim.sdf
./colossus_iob_imp_funcsim.v
./colossus_iob_imp_timesim.v
./colossus_iob_imp_timesim.sdf
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh /tmp/hudson8832778514671812253.sh
Parsing timing reports for errors...
colossus_fx2_100g.bit
colossus_fx2_100g.bit.md5
ColossusFX2_BLADE100G_clock_utilization_placed.rpt
ColossusFX2_BLADE100G_control_sets_placed.rpt
ColossusFX2_BLADE100G_drc_opted.rpt
ColossusFX2_BLADE100G_drc_routed.pb
ColossusFX2_BLADE100G_drc_routed.rpt
ColossusFX2_BLADE100G_io_placed.rpt
ColossusFX2_BLADE100G_opt.dcp
ColossusFX2_BLADE100G_physopt.dcp
ColossusFX2_BLADE100G_placed.dcp
ColossusFX2_BLADE100G_postroute_physopt.dcp
ColossusFX2_BLADE100G_power_routed.rpt
ColossusFX2_BLADE100G_power_summary_routed.pb
ColossusFX2_BLADE100G_routed.dcp
ColossusFX2_BLADE100G_route_status.pb
ColossusFX2_BLADE100G_route_status.rpt
ColossusFX2_BLADE100G.tcl
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpx
ColossusFX2_BLADE100G_timing_summary_routed.rpt
ColossusFX2_BLADE100G_timing_summary_routed.rpx
ColossusFX2_BLADE100G_utilization_placed.pb
ColossusFX2_BLADE100G_utilization_placed.rpt
ColossusFX2_BLADE100G.vdi
gen_run.xml
htr.txt
init_design.pb
ISEWrap.js
ISEWrap.sh
opt_design.pb
phys_opt_design.pb
place_design.pb
post_route_phys_opt_design.pb
project.wdf
route_design.pb
rundef.js
runme.bat
runme.log
runme.sh
vivado.jou
vivado.pb
Checking ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt
[Current build status] check if current [SUCCESS] is worse or equals then [SUCCESS] and better or equals then [SUCCESS]
Run condition [Current build status] enabling perform for step [BuilderChain]
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson6548765176923069183.sh
Archiving artifacts
Recording fingerprints
Description set: Version 10100714
[ArtifactDeployer] - Starting deployment from the post-action ...
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10'.
[ArtifactDeployer] - 1 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10'.
[ArtifactDeployer] - Stopping deployment from the post-action...
Labelling Build in Perforce using ${JOB_NAME}-${BUILD_NUMBER}
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s label -i
Label 'hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-10' successfully generated.
[PostBuildScript] - Execution post build scripts.
[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson3267980394005908578.sh
+ echo '!!! CLEANING OUT WORKSPACE !!!'
!!! CLEANING OUT WORKSPACE !!!
+ rm -rf /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/bitstream /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/SourceCode /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade
Email was triggered for: Success
Sending email for trigger: Success
Sending email to: alex.su@spirent.com James.Bauder@spirent.com Luis.Benites@spirent.com perforce@spirentcom.com
Notifying upstream projects of job completion
Finished: SUCCESS
