<stg><name>maxpool_CIF_0_3_Pipeline_VITIS_LOOP_171_10</name>


<trans_list>

<trans id="63" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="ch"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %acc, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:6 %tmp = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:7 %store_ln171 = store i7 0, i7 %ch

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8 %br_ln0 = br void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc106:0 %ch_1 = load i7 %ch

]]></Node>
<StgValue><ssdm name="ch_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc106:1 %icmp_ln171 = icmp_eq  i7 %ch_1, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln171"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc106:2 %add_ln171 = add i7 %ch_1, i7 1

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc106:3 %br_ln171 = br i1 %icmp_ln171, void %for.inc106.split, void %for.inc109.exitStub

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="7">
<![CDATA[
for.inc106.split:0 %zext_ln171 = zext i7 %ch_1

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:4 %buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:5 %buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:6 %buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:7 %buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:8 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:9 %buf_1_load = load i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:10 %buf_2_load = load i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
<literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:11 %buf_3_load = load i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc106.split:13 %acc_addr = getelementptr i32 %acc, i64 0, i64 %zext_ln171

]]></Node>
<StgValue><ssdm name="acc_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:14 %acc_load = load i6 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc106.split:16 %switch_ln178 = switch i2 %tmp, void %arrayidx973.case.3, i2 0, void %arrayidx973.case.0, i2 1, void %arrayidx973.case.1, i2 2, void %arrayidx973.case.2

]]></Node>
<StgValue><ssdm name="switch_ln178"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx973.exit:0 %store_ln179 = store i32 0, i6 %acc_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx973.exit:1 %store_ln171 = store i7 %add_ln171, i7 %ch

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.exit:2 %br_ln171 = br void %for.inc106

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc106.split:1 %specpipeline_ln172 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln172"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc106.split:2 %speclooptripcount_ln171 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln171"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc106.split:3 %specloopname_ln171 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln171"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:8 %buf_load = load i6 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:9 %buf_1_load = load i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="buf_1_load"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:10 %buf_2_load = load i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="buf_2_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:11 %buf_3_load = load i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="buf_3_load"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>SparseMux</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc106.split:12 %tmp_1 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %buf_load, i2 1, i32 %buf_1_load, i2 2, i32 %buf_2_load, i2 3, i32 %buf_3_load, i32 0, i2 %tmp

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="2">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="6">
<![CDATA[
for.inc106.split:14 %acc_load = load i6 %acc_addr

]]></Node>
<StgValue><ssdm name="acc_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc106.split:15 %add_ln178 = add i32 %acc_load, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln171" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0">
<![CDATA[
for.inc109.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="44" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx973.case.2:0 %store_ln178 = store i32 %add_ln178, i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.2:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx973.case.1:0 %store_ln178 = store i32 %add_ln178, i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.1:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx973.case.0:0 %store_ln178 = store i32 %add_ln178, i6 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.0:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="6" op_2_bw="0">
<![CDATA[
arrayidx973.case.3:0 %store_ln178 = store i32 %add_ln178, i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx973.case.3:1 %br_ln178 = br void %arrayidx973.exit

]]></Node>
<StgValue><ssdm name="br_ln178"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="64" name="buf_3" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="65" name="buf_2" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="buf_1" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="67" name="buf_r" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>1 0 </MemPortTyVec>
</StgValue>
</port>
<port id="68" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="69" name="acc" dir="2" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="acc"/><MemPortTyVec>3 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="71" from="StgValue_70" to="ch" fromId="70" toId="6">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="7">
</dataflow>
<dataflow id="74" from="acc" to="specmemcore_ln0" fromId="69" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="7">
</dataflow>
<dataflow id="81" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="8">
</dataflow>
<dataflow id="82" from="buf_r" to="specmemcore_ln0" fromId="67" toId="8">
</dataflow>
<dataflow id="83" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="8">
</dataflow>
<dataflow id="84" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="8">
</dataflow>
<dataflow id="85" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="8">
</dataflow>
<dataflow id="86" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="9">
</dataflow>
<dataflow id="87" from="buf_1" to="specmemcore_ln0" fromId="66" toId="9">
</dataflow>
<dataflow id="88" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="9">
</dataflow>
<dataflow id="89" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="9">
</dataflow>
<dataflow id="90" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="9">
</dataflow>
<dataflow id="91" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="92" from="buf_2" to="specmemcore_ln0" fromId="65" toId="10">
</dataflow>
<dataflow id="93" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="10">
</dataflow>
<dataflow id="94" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="10">
</dataflow>
<dataflow id="95" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="10">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="97" from="buf_3" to="specmemcore_ln0" fromId="64" toId="11">
</dataflow>
<dataflow id="98" from="StgValue_75" to="specmemcore_ln0" fromId="75" toId="11">
</dataflow>
<dataflow id="99" from="StgValue_77" to="specmemcore_ln0" fromId="77" toId="11">
</dataflow>
<dataflow id="100" from="StgValue_79" to="specmemcore_ln0" fromId="79" toId="11">
</dataflow>
<dataflow id="102" from="_ssdm_op_Read.ap_auto.i2" to="tmp" fromId="101" toId="12">
</dataflow>
<dataflow id="103" from="empty" to="tmp" fromId="68" toId="12">
</dataflow>
<dataflow id="105" from="StgValue_104" to="store_ln171" fromId="104" toId="13">
</dataflow>
<dataflow id="106" from="ch" to="store_ln171" fromId="6" toId="13">
</dataflow>
<dataflow id="107" from="ch" to="ch_1" fromId="6" toId="15">
</dataflow>
<dataflow id="108" from="ch_1" to="icmp_ln171" fromId="15" toId="16">
</dataflow>
<dataflow id="110" from="StgValue_109" to="icmp_ln171" fromId="109" toId="16">
</dataflow>
<dataflow id="111" from="ch_1" to="add_ln171" fromId="15" toId="17">
</dataflow>
<dataflow id="113" from="StgValue_112" to="add_ln171" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="icmp_ln171" to="br_ln171" fromId="16" toId="18">
</dataflow>
<dataflow id="115" from="ch_1" to="zext_ln171" fromId="15" toId="19">
</dataflow>
<dataflow id="116" from="buf_r" to="buf_addr" fromId="67" toId="20">
</dataflow>
<dataflow id="118" from="StgValue_117" to="buf_addr" fromId="117" toId="20">
</dataflow>
<dataflow id="119" from="zext_ln171" to="buf_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="120" from="buf_1" to="buf_1_addr" fromId="66" toId="21">
</dataflow>
<dataflow id="121" from="StgValue_117" to="buf_1_addr" fromId="117" toId="21">
</dataflow>
<dataflow id="122" from="zext_ln171" to="buf_1_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="123" from="buf_2" to="buf_2_addr" fromId="65" toId="22">
</dataflow>
<dataflow id="124" from="StgValue_117" to="buf_2_addr" fromId="117" toId="22">
</dataflow>
<dataflow id="125" from="zext_ln171" to="buf_2_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="126" from="buf_3" to="buf_3_addr" fromId="64" toId="23">
</dataflow>
<dataflow id="127" from="StgValue_117" to="buf_3_addr" fromId="117" toId="23">
</dataflow>
<dataflow id="128" from="zext_ln171" to="buf_3_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="129" from="buf_addr" to="buf_load" fromId="20" toId="24">
</dataflow>
<dataflow id="130" from="buf_1_addr" to="buf_1_load" fromId="21" toId="25">
</dataflow>
<dataflow id="131" from="buf_2_addr" to="buf_2_load" fromId="22" toId="26">
</dataflow>
<dataflow id="132" from="buf_3_addr" to="buf_3_load" fromId="23" toId="27">
</dataflow>
<dataflow id="133" from="acc" to="acc_addr" fromId="69" toId="28">
</dataflow>
<dataflow id="134" from="StgValue_117" to="acc_addr" fromId="117" toId="28">
</dataflow>
<dataflow id="135" from="zext_ln171" to="acc_addr" fromId="19" toId="28">
</dataflow>
<dataflow id="136" from="acc_addr" to="acc_load" fromId="28" toId="29">
</dataflow>
<dataflow id="137" from="tmp" to="switch_ln178" fromId="12" toId="30">
</dataflow>
<dataflow id="139" from="StgValue_138" to="switch_ln178" fromId="138" toId="30">
</dataflow>
<dataflow id="141" from="StgValue_140" to="switch_ln178" fromId="140" toId="30">
</dataflow>
<dataflow id="143" from="StgValue_142" to="switch_ln178" fromId="142" toId="30">
</dataflow>
<dataflow id="145" from="StgValue_144" to="store_ln179" fromId="144" toId="31">
</dataflow>
<dataflow id="146" from="acc_addr" to="store_ln179" fromId="28" toId="31">
</dataflow>
<dataflow id="147" from="add_ln171" to="store_ln171" fromId="17" toId="32">
</dataflow>
<dataflow id="148" from="ch" to="store_ln171" fromId="6" toId="32">
</dataflow>
<dataflow id="150" from="_ssdm_op_SpecPipeline" to="specpipeline_ln172" fromId="149" toId="34">
</dataflow>
<dataflow id="151" from="StgValue_70" to="specpipeline_ln172" fromId="70" toId="34">
</dataflow>
<dataflow id="152" from="StgValue_144" to="specpipeline_ln172" fromId="144" toId="34">
</dataflow>
<dataflow id="153" from="StgValue_144" to="specpipeline_ln172" fromId="144" toId="34">
</dataflow>
<dataflow id="154" from="StgValue_144" to="specpipeline_ln172" fromId="144" toId="34">
</dataflow>
<dataflow id="156" from="empty_4" to="specpipeline_ln172" fromId="155" toId="34">
</dataflow>
<dataflow id="158" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln171" fromId="157" toId="35">
</dataflow>
<dataflow id="160" from="StgValue_159" to="speclooptripcount_ln171" fromId="159" toId="35">
</dataflow>
<dataflow id="161" from="StgValue_159" to="speclooptripcount_ln171" fromId="159" toId="35">
</dataflow>
<dataflow id="162" from="StgValue_159" to="speclooptripcount_ln171" fromId="159" toId="35">
</dataflow>
<dataflow id="164" from="_ssdm_op_SpecLoopName" to="specloopname_ln171" fromId="163" toId="36">
</dataflow>
<dataflow id="166" from="empty_7" to="specloopname_ln171" fromId="165" toId="36">
</dataflow>
<dataflow id="167" from="buf_addr" to="buf_load" fromId="20" toId="37">
</dataflow>
<dataflow id="168" from="buf_1_addr" to="buf_1_load" fromId="21" toId="38">
</dataflow>
<dataflow id="169" from="buf_2_addr" to="buf_2_load" fromId="22" toId="39">
</dataflow>
<dataflow id="170" from="buf_3_addr" to="buf_3_load" fromId="23" toId="40">
</dataflow>
<dataflow id="172" from="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2" to="tmp_1" fromId="171" toId="41">
</dataflow>
<dataflow id="173" from="StgValue_138" to="tmp_1" fromId="138" toId="41">
</dataflow>
<dataflow id="174" from="buf_load" to="tmp_1" fromId="37" toId="41">
</dataflow>
<dataflow id="175" from="StgValue_140" to="tmp_1" fromId="140" toId="41">
</dataflow>
<dataflow id="176" from="buf_1_load" to="tmp_1" fromId="38" toId="41">
</dataflow>
<dataflow id="177" from="StgValue_142" to="tmp_1" fromId="142" toId="41">
</dataflow>
<dataflow id="178" from="buf_2_load" to="tmp_1" fromId="39" toId="41">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_1" fromId="179" toId="41">
</dataflow>
<dataflow id="181" from="buf_3_load" to="tmp_1" fromId="40" toId="41">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_1" fromId="182" toId="41">
</dataflow>
<dataflow id="184" from="tmp" to="tmp_1" fromId="12" toId="41">
</dataflow>
<dataflow id="185" from="acc_addr" to="acc_load" fromId="28" toId="42">
</dataflow>
<dataflow id="186" from="acc_load" to="add_ln178" fromId="42" toId="43">
</dataflow>
<dataflow id="187" from="tmp_1" to="add_ln178" fromId="41" toId="43">
</dataflow>
<dataflow id="188" from="add_ln178" to="store_ln178" fromId="43" toId="44">
</dataflow>
<dataflow id="189" from="buf_2_addr" to="store_ln178" fromId="22" toId="44">
</dataflow>
<dataflow id="190" from="add_ln178" to="store_ln178" fromId="43" toId="46">
</dataflow>
<dataflow id="191" from="buf_1_addr" to="store_ln178" fromId="21" toId="46">
</dataflow>
<dataflow id="192" from="add_ln178" to="store_ln178" fromId="43" toId="48">
</dataflow>
<dataflow id="193" from="buf_addr" to="store_ln178" fromId="20" toId="48">
</dataflow>
<dataflow id="194" from="add_ln178" to="store_ln178" fromId="43" toId="50">
</dataflow>
<dataflow id="195" from="buf_3_addr" to="store_ln178" fromId="23" toId="50">
</dataflow>
<dataflow id="196" from="icmp_ln171" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="197" from="tmp" to="StgValue_2" fromId="12" toId="2">
</dataflow>
<dataflow id="198" from="tmp" to="StgValue_3" fromId="12" toId="3">
</dataflow>
<dataflow id="199" from="tmp" to="StgValue_4" fromId="12" toId="4">
</dataflow>
<dataflow id="200" from="icmp_ln171" to="StgValue_3" fromId="16" toId="3">
</dataflow>
</dataflows>


</stg>
