[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F303CCT6 production of ST MICROELECTRONICS from the text:This is information on a product in full production. October 2018 DS9118 Rev 14 1/149STM32F303xB STM32F303xC\n Arm®-based Cortex®-M4 32b MCU+FPU, up to 256KB Flash+  \n48KB SRAM, 4 ADCs, 2 DAC ch., 7 comp, 4 PGA, timers, 2.0-3.6 V\nDatasheet - production data\nFeatures\n•Core: Arm® Cortex®-M4 32-bit CPU with FPU \n(72 MHz max), single-cyc le multiplication and \nHW division,  90 DMIPS (from CCM),  DSP \ninstruction and MPU (memory protection unit)\n•Operating conditions:\n–VDD, VDDA voltage range: 2.0 V to 3.6 V\n•Memories\n– 128 to 256 Kbytes of Flash memory– Up to 40 Kbytes of SRAM, with HW parity \ncheck implemented on the first 16 Kbytes.\n– Routine booster: 8 Kbytes of SRAM on \ninstruction and data bus, with HW parity \ncheck (CCM)\n•CRC calculation unit\n•Reset and supply management\n– Power-on/power-down reset (POR/PDR)\n– Programmable voltage detector (PVD)– Low-power modes: Sleep, Stop and \nStandby\n–V\nBAT supply for RTC and backup registers\n•Clock management\n–4 to 32 MHz crystal oscillator\n– 32 kHz oscillator for RTC with calibration\n– Internal 8 MHz RC with x 16 PLL option\n–Intern al 40 kHz oscillator \n•Up to 87 fast I/Os\n– All mappable on external interrupt vectors\n– Several 5 V-tolerant\n•Interconnect matrix\n•12-channel DMA controller\n•Four ADCs 0.20 µS (up to 39 channels) with \nselectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single ended/differential input, separate analog supply from 2 to 3.6 V\n•\nTwo 12-bit DAC channel s with analog supply \nfrom 2.4 to 3.6 V•Seven  fast rail-to-rail analog comparators with \nanalog supply from 2 to 3.6 V\n•Four operational amplifiers that can be used in \nPGA mode, all terminals accessible with analog supply from 2.4 to 3.6 V\n•\nUp to 24 capacitive sensing channels supporting \ntouchkey, linear and rotary touch sensor s\n•Up to 13 timers\n– One 32-bit timer and two 16-bit timers with \nup to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input\n–\nTwo 16-bit 6-channel advanced-control \ntimer s, with up to 6 PWM channels, \ndeadtime generation and emergency stop\n– One 16-bit timer with 2 IC/OCs, 1 \nOCN/PWM, deadtime generation and emergency stop\n– Two 16-bit timers with IC/OC/OCN/PWM, \ndeadtime generation and emergency stop\n– Two watchdog timers (independent, \nwindow)\n– SysTick timer: 24-bit downcounter\n–\nTwo 16-bit basic timer s to drive the DAC\n•Calendar RTC with Alarm,  periodic wakeup \nfrom Stop/Standby\n•Communication interfaces\n– CAN interface (2.0B Active)\n–T w o  I2C Fast mode plus (1 Mbit/s) with \n20 mA current si nk, SMBus/PMBus, \nwakeup from STOPLQFP64 (10 × 10 mm)\nLQFP100 (14 × 14 mm)LQFP48 (7 × 7 mm)\nWLCSP100 (0.4 mm pitch)\nwww.st.com\nSTM32F303xB STM32F303xC\n2/149 DS9118 Rev 14– Up to five USART/UARTs (ISO 7816 \ninterface, LIN, IrDA, modem control)\n– Up to three SPIs, two with multiplexed \nhalf/full duplex I2S interface, 4 to 16 programmable bit frames\n– USB 2.0 full speed interface\n–\nInfrared transmitte r\n•Serial wire debug, Cortex®-M4 with FPU ETM, \nJTAG\n•96-bit unique ID          \nTable 1. Device summary \nReference Part number\nSTM32F303xB STM32F303CB, STM32F303RB, STM32F303VB\nSTM32F303xC STM32F303CC, STM32F303RC, STM32F303VC\nDS9118 Rev 14 3/149STM32F303xB STM32F303xC Contents\n5Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.1 Arm® Cortex®-M4 core with FPU with embedded Flash and SRAM  . . . . 14\n3.2 Memory protection unit (MPU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.3 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\n3.4 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 153.5 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.6 Cyclic redundancy check (CRC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\n3.7 Power management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.7.1 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.7.2 Power supply supervision  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.7.3 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.7.4 Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.8 Interconnect matrix . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.9 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.10 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.11 Direct memory access (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.12 Interrupts and events  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.12.1 Nested vectored interrupt controller (NVIC)  . . . . . . . . . . . . . . . . . . . . . . 20\n3.13 Fast analog-to-digital converter (ADC) . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.13.1 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.13.2 Internal volt age reference (VREFINT )  . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.13.3 VBAT battery voltage monitoring . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.13.4 OPAMP reference voltage (VREFOPAMP)  . . . . . . . . . . . . . . . . . . . . . . 22\n3.14 Digital-to-analog converter (DAC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.15 Operational amplifier (OPAMP)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.16 Fast comparators (COMP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.17 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\n3.17.1 Advanced timers (TIM1, TIM8)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24\nContents STM32F303xB STM32F303xC\n4/149 DS9118 Rev 143.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15, TIM16, TIM17) . . . 24\n3.17.3 Basic timers (TIM6, TIM7)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 243.17.4 Independent watchdog (IWDG) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.17.5 Window watchdog (WWDG)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.17.6 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25\n3.18 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 25\n3.19 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.20 Universal synchronous/asynchronous re ceiver transmitter (USART)  . . . 27\n3.21 Universal asynchronous receiver transmitter (UART)  . . . . . . . . . . . . . . . 27\n3.22 Serial peripheral interface (SPI)/Inter-integrated sound interfaces (I2S)  . 283.23 Controller area network (CAN) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.24 Universal serial bus (USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.25 Infrared Transmitter  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 293.26 Touch sensing controller (TSC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.27 Development support . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.27.1 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.27.2 Embedded trace macrocell™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 566.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\n6.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 566.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.3.2 Operating conditions at power-up / powe r-down . . . . . . . . . . . . . . . . . . 61\n6.3.3 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 61\nDS9118 Rev 14 5/149STM32F303xB STM32F303xC Contents\n56.3.4 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\n6.3.5 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 636.3.6 Wakeup time from low-power mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . 74\n6.3.7 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\n6.3.8 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\n6.3.9 PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n6.3.10 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 826.3.11 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\n6.3.12 Electrical sensitivity characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\n6.3.13 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 856.3.14 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\n6.3.15 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\n6.3.16 Timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 936.3.17 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\n6.3.18 ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\n6.3.19 DAC electrical specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1186.3.20 Comparator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\n6.3.21 Operational amplifier characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . 122\n6.3.22 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 1246.3.23 V\nBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\n7.1 LQFP100 – 14 x 14 mm, low-profile quad flat package  \ninformation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\n7.2 LQFP64 – 10 x 10 mm, low-profile quad flat package  \ninformation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\n7.3 LQFP48 – 7 x 7 mm, low-profile quad flat package  \ninformation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132\n7.4 WLCSP100 - 0.4 mm pitch wafer level chip scale package information  1357.5 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\n7.5.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\n7.5.2 Selecting the product temperature range  . . . . . . . . . . . . . . . . . . . . . . 140\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\n9 Revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nList of tables STM32F303xB STM32F303xC\n6/149 DS9118 Rev 14List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 2\nTable 2. STM32F303xB/STM32F303xC family device features and peripheral counts . . . . . . . . . . 12Table 3. External analog supply values for analog peripheral s  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\nTable 4. STM32F303xB/STM32F303xC peripheral interconnect matrix  . . . . . . . . . . . . . . . . . . . . . 17\nTable 5. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 23\nTable 6. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26Table 7. STM32F303xB/STM32F303xC I\n2C implementation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\nTable 8. USART features . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nTable 9. STM32F303xB/STM32F303xC SPI/I2S implementation  . . . . . . . . . . . . . . . . . . . . . . . . . . 28Table 10. Capacitive sensing GPIOs available on STM32F303xB/STM32F303xC devices  . . . . . . . 30\nTable 11. No. of capacitive sensing channels av ailable on STM32F303xB/STM32F303xC devices. 30\nTable 12. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36\nTable 13. STM32F303xB/STM32F303xC pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36Table 14. Alternate functions for port A  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 45\nTable 15. Alternate functions for port B  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 47\nTable 16. Alternate functions for port C  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 49\nTable 17. Alternate functions for port D  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 50\nTable 18. Alternate functions for port E  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 51\nTable 19. Alternate functions for port F  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 52\nTable 20. STM32F303xB/STM32F303xC memory map, pe ripheral register boundary addresses  . . 54\nTable 21. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nTable 22. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nTable 23. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 59\nTable 24. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 60\nTable 25. Operating conditions at power-up / power-down  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61Table 26. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 27. Programmable voltage detector characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\nTable 28. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6 3\nTable 29. Internal reference voltage calibration values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 30. Typical and maximum current consumption from V\nDD supply at VDD = 3.6V . . . . . . . . . . . 64\nTable 31. Typical and maximum current consumption from the VDDA supply  . . . . . . . . . . . . . . . . . . 65\nTable 32. Typical and maximum VDD consumption in Stop and Standby modes. . . . . . . . . . . . . . . . 66\nTable 33. Typical and maximum VDDA consumption in Stop and Standby modes. . . . . . . . . . . . . . . 66\nTable 34. Typical and maximum current consumption from VBAT supply. . . . . . . . . . . . . . . . . . . . . . 67\nTable 35. Typical current consumption in Run mode, code with data processing running from Flash68\nTable 36. Typical current consumption in Sleep mode, code running from Flash or RAM. . . . . . . . . 69Table 37. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 71\nTable 38. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 72\nTable 39. Low-power mode wakeup timings  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 74Table 40. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nTable 41. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 42. HSE oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77\nTable 43. LSE oscillator characteristics (f\nLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 79\nTable 44. HSI oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nTable 45. LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nTable 46. PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 82\nTable 47. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 48. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nDS9118 Rev 14 7/149STM32F303xB STM32F303xC List of tables\n7Table 49. EMS characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 50. EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 84\nTable 51. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nTable 52. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 85\nTable 53. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 54. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 87\nTable 55. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 90\nTable 56. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 57. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 92\nTable 58. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 93\nTable 59. IWDG min/max timeout period at 40 kHz (LSI)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 60. WWDG min-max timeout value @72 MHz (PCLK). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94Table 61. I2C timings specification (see  I2C specification, rev.03, June 2007) . . . . . . . . . . . . . . . . . 95\nTable 62. I2C analog filter characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 96\nTable 63. SPI characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\nTable 64. I\n2S characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 100\nTable 65. USB startup time. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nTable 66. USB DC electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  102\nTable 67. USB: Full-speed electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3\nTable 68. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\nTable 69. Maximum ADC RAIN . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 108\nTable 70. ADC accuracy - limited te st conditions, 100-pin packages  . . . . . . . . . . . . . . . . . . . . . . . 109\nTable 71. ADC accuracy, 100-pin packages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nTable 72. ADC accuracy - limited test conditions, 64-pin pack ages. . . . . . . . . . . . . . . . . . . . . . . . . 113\nTable 73. ADC accuracy, 64-pin packages  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 5\nTable 74. ADC accuracy at 1MSPS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 116\nTable 75. DAC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 118\nTable 76. Comparator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 77. Operational amplifier characteristic s. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  122\nTable 78. TS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nTable 79. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nTable 80. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data. . . . . . . . . . . . . 126Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat pa ckage mechanical data. . . . . . . . . . . . . . 129\nTable 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical data. . . . . . . . . . . . . . . . 132Table 84. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136\nTable 85. WLCSP100 recommended PCB design rules (0.4 mm  pitch)  . . . . . . . . . . . . . . . . . . . . . 137\nTable 86. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  139\nTable 87. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  142\nTable 88. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nList of figures STM32F303xB STM32F303xC\n8/149 DS9118 Rev 14List of figures\nFigure 1. STM32F303xB/STM32F303xC block diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nFigure 2. Clock tree . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . 19\nFigure 3. Infrared transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\nFigure 4. STM32F303xB/STM32F303xC LQFP48 pinout    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\nFigure 5. STM32F303xB/STM32F303xC LQFP64 pinout    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 6. STM32F303xB/STM32F303xC LQFP100 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34\nFigure 7. STM32F303xB/STM32F303xC WLCSP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35\nFigure 8. STM32F303xB/STM32F303xC memory map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nFigure 9. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 10. Pin input voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56\nFigure 11. Power supply scheme. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\nFigure 12. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\nFigure 13. Typical VBAT current consumption (LSE and RTC ON/LSEDRV[1:0] = ’00’) . . . . . . . . . . . 67\nFigure 14. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 75\nFigure 15. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 76\nFigure 16. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nFigure 17. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 80\nFigure 18. HSI oscillator accuracy char acterization results for soldered parts  . . . . . . . . . . . . . . . . . . 81\nFigure 19. TC and TTa I/O input characteristics - CMOS port. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 20. TC and TTa I/O input characteri stics - TTL port . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 21. Five volt tolerant (FT and FTf) I/O input char acteristics - CMOS port. . . . . . . . . . . . . . . . . 89\nFigure 22. Five volt tolerant (FT and FTf) I/O input charac teristics - TTL port. . . . . . . . . . . . . . . . . . . 89\nFigure 23. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . 92\nFigure 24. Recommended NRST pin protection  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nFigure 25. I2C bus AC waveforms and measurement ci rcuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nFigure 26. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98Figure 27. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 98\nFigure 28. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 29. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nFigure 30. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nFigure 31. USB timings: definition of data signal rise and fall time  . . . . . . . . . . . . . . . . . . . . . . . . . . 102\nFigure 32. ADC typical current consumption on VDDA pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 33. ADC typical current consumption on VREF+ pin  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nFigure 34. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 117\nFigure 35. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Figure 36. 12-bit buffered /non-buffered DAC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  119\nFigure 37. Maximum VREFINT scaler startup time from power  down. . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 38. OPAMP voltage noise versus frequency . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124Figure 39. LQFP100 – 14 x 14 mm, low-profile quad flat pa ckage outline  . . . . . . . . . . . . . . . . . . . . 126\nFigure 40. LQFP100 – 14 x 14 mm, low-profile quad flat package recommended footprint . . . . . . . 127Figure 41. LQFP100 – 14 x 14 mm, low-profile quad flat package top view example . . . . . . . . . . . . 128Figure 42. LQFP64 – 10 x 10 mm, low-profile quad flat pack age outline  . . . . . . . . . . . . . . . . . . . . . 129\nFigure 43. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended footprint . . . . . . . . 130Figure 44. LQFP64 – 10 x 10 mm, low-profile quad flat package top view example . . . . . . . . . . . . . 131\nFigure 45. LQFP48 – 7 x 7 mm, low-profile quad flat package  outline  . . . . . . . . . . . . . . . . . . . . . . . 132\nFigure 46. LQFP48 - 7 x 7 mm, low-profile quad flat package recommended footprint. . . . . . . . . . . 133Figure 47. LQFP48 - 7 x 7 mm, low-profile quad flat packa ge top view example . . . . . . . . . . . . . . . 134\nFigure 48. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale  \nDS9118 Rev 14 9/149STM32F303xB STM32F303xC List of figures\n9package outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 49. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale  \n package recommended footprint . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package  \ntop view example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nIntroduction STM32F303xB STM32F303xC\n10/149 DS9118 Rev 141 Introduction\nThis datasheet provides the ordering informat ion and mechanical device characteristics of \nthe STM32F303xB/STM32F303xC microcontrollers.\nThis STM32F303xB/STM32F303xC datasheet should be read in conjunction with the \nSTM32F303x, STM32F358xC and STM32F328x4/6/8 reference manual (RM0316). The reference manual is available from the STMicroelectronics website www.st.com .\nFor information on the Arm®(a) Cortex®-M4 core with FPU, refer to:\n• Cortex®-M4 with FPU Technical Reference Manual , available from the \nhttp://www.arm.com website.\n• STM32F3xxx and STM32F4xxx Cortex®-M4 programming manual (PM0214)  \navailable from our website www.st.com .\n \na. Arm is a registered trademark of Arm Limited (o r its subsidiaries) in the US and/or elsewhere.\n\nDS9118 Rev 14 11/149STM32F303xB STM32F303xC Description\n552 Description\nThe STM32F303xB/STM32F303xC family is based on the high-performance Arm® Cortex®-\nM4 32-bit RISC core with FPU  operating at a frequency of up to 72  MHz, and embedding a \nfloating point unit (FPU), a memory protecti on unit (MPU) and an embedded trace macrocell \n(ETM). The family incorporates high-speed embedded memories (up to 256  Kbytes of Flash \nmemory, up to 40  Kbytes of SRAM) and an extens ive range of enhanced I/Os and \nperipherals connected to two APB buses.\nThe devices offer up to four fast 12-bit ADCs (5  Msps), seven comparators, four operational \namplifiers, up to two DAC channels, a low-powe r RTC, up to five general-purpose 16-bit \ntimers, one general-purpose 32-bit timer, and two timers dedicated to motor control. They \nalso feature standard and advanced communication interfaces: up to two I2Cs, up to three \nSPIs (two SPIs are with multiple xed full-duplex I2Ss), three U SARTs, up to two UARTs, CAN \nand USB. To achieve audio class accuracy, the I2S peripherals can be clocked via an external PLL.\nThe STM32F303xB/STM32F303xC family operates in the -40 to +85  °C and -40 to +105  °C \ntemperature ranges from a 2.0 to 3.6  V power supply. A comprehensive set of power-saving \nmode allows the design of  low-power applications.\nThe STM32F303xB/STM32F303xC family offers devices in four packages ranging from \n48 pins to 100  pins.\nThe set of included peripherals changes with the device chosen.\nDescription STM32F303xB STM32F303xC\n12/149 DS9118 Rev 14           Table 2. STM32F303xB/STM32F303xC family device features and peripheral counts \nPeripheral STM32F303Cx STM32F303Rx STM32F303Vx\nFlash (Kbytes) 128 256 128 256 128 256\nSRAM (Kbytes) on data bus 32 40 32 40 32 40CCM (Core Coupled Memory) \nRAM (Kbytes)8\nTimersAdvanced \ncontrol2 (16-bit)\nGeneral purpose5 (16-bit)\n1 (32-bit)\nBasic 2 (16-bit)\nPWM channels (all) \n(1)\n1. This total number considers also the PW Ms generated on the complementary output channels31 33\nPWM channels (except \ncomplementary)22 24\nCommunication \ninterfacesSPI (I2S)(2)\n2. The SPI interfaces can work in an exclusive way in either the SPI mode or the I2S audio mode.3(2)\nI2C2\nUSART 3\nUART 0 2CAN 1\nUSB 1\nGPIOsNormal I/Os  \n(TC, TTa)20 2745 in LQFP100\n37 in WLCSP100\n5-volt tolerant  \nI/Os (FT, FTf)17 2542 in LQFP100\n40 in WLCSP100\nDMA channels 12Capacitive sensing channels 17 18 24\n12-bit ADCs \nNumber of channels4\n15 2239 in LQFP100\n32 in WLCSP100\n12-bit DAC channels 2Analog comparator 7\nOperational amplifiers 4\nCPU frequency 72 MHzOperating voltage 2.0 to 3.6 V\nOperating temperatureAmbient operating temper ature: - 40 to 85 °C / - 40 to 105 °C\nJunction temperature: - 40 to 125 °C\nPackages LQFP48 LQFP64LQFP100 \nWLCSP100\nDS9118 Rev 14 13/149STM32F303xB STM32F303xC Description\n55Figure 1. STM32F303xB/STM32F303xC block diagram\n1. AF: alternate function on I/O pins.MS18960V4Touch Sensing \nController\nTIMER 162 Channels,1 Comp Channel, BRK as AF\nTIMER 17\nTIMER 1 / PWM\nTIMER 8 / PWM4 Channels, 4 Comp channels, ETR, BRK as AF\nSPI1MOSI, MISO, SCK,NSS as AF\nUSART1RX, TX, CTS, RTS, SmartCard as AFWinWATCHDOGBusMatrixMPU/FPU\nCortex M4 CPU\nFmax: 72 MHz\nNVIC\nGP DMA1\n 7 channelsCCM RAM\n8KBFlash \ninterfaceOBL FLASH 256 KB\n64 bitsJTRST\nJTDI\nJTCK/SWCLK\nJTMS/SWDIO\nJTDO\nAs AFPower\nVoltage reg.\n3.3 V to 1.8VVDD18\nSupply \nSupervision\nPOR /PDR\nPVDPOR\nReset\nInt.VDDIO = 2 to 3.6 V\nVSS\nNRESET\nVDDA\nVSSA\nInd. WDG32K\nStandby\ninterfacePLL@V DDIO@V DDA\nXTAL OSC\n4 -32 MHz\nReset & \nclock \ncontrolAHBPCLK\nAPBP1CLK\nAPBP2CLK\nAHB2\nAPB2AHB2\nAPB1CRC\nAPB1 F max = 36 MHzAPB2  f max = 72 MHzGPIO PORT A\nGPIO PORT B\nGPIO PORT C\nGPIO PORT D\nGPIO PORT EOSC_IN\nOSC_OUT\nSPI3/I2S\nSCL, SDA, SMBA as AFUSART2\nSCL, SDA, SMBA as AFUSART3RC LS\nTIMER6TIMER 4\nSPI2/I2S\n12bit DAC1IF\n@V DDATIMER2 \n(32-bit/PWM) PA[15:0]\nPB[15:0]PC[15:0]\nMOSI/SD, MISO/ext_SD, \nSCK/CK, NSS/WS, MCLK as AF4 Channels, ETR as AF\nUSB_DP, USB_DM\nDAC1_CH1 as AFHCLK\nFCLK\nUSARTCLKRC HS 8MHzSRAM\n40 KBETM\nTrace/Trig SWJTAGTPIU\nIbusTRADECLK\nTRACED[0-3]\nas AF\nDbus\nSystem\nGP DMA2\n 5 channels\n12-bit ADC1\n12-bit ADC2\nIFTemp. sensor\nVREF+ \nVREF-\nTIMER 15EXT.IT\nWKUPXX AF\n1 Channel, 1 Comp \nChannel, BRK as AF\n1 Channel, 1 Comp \nChannel, BRK as AF\n4 Channels, \n4 Comp channels, ETR, BRK as AFGPIO PORT FPD[15:0]\nPE[15:0]\nTIMER7USB SRAM 512BPF[7:0]12-bit ADC3IF\n12-bit ADC4I2CCLK\nADC SAR\n1/2/3/4 CLK@V DDIO\n@V DDA\n@VSW\nXTAL 32kHzOSC32_IN\nOSC32_OUTVBAT = 1.65V to 3.6V\nRTC\nAWUBackup\nReg\n(64Byte)\nBackup\ninterfaceANTI-TAMP\nTIMER 3\nUART4\nUART5\nI2C1\nI2C2\nbx CAN & \n512B SRAM\nUSB 2.0 FS\nDAC1_CH2 as AF\nOpAmp1\nOpAmp2\nOpAmp3\nOpAmp4\n@V DDAINxx / OUTxx\nINxx / OUTxx\nINxx / OUTxx\nINxx / OUTxxINTERFACESYSCFG CTL\nGP Comparator 7 p\nGP Comparator...\nGP Comparator 1CAN TX, CAN RX4 Channels, ETR as AF\n4 Channels, ETR as AF\nMOSI/SD, MISO/ext_SD, \nSCK/CK, NSS/WS, MCLK as AF\nRX, TX, CTS, RTS, as AF\nRX, TX, CTS, RTS, as AF\nRX, TX as AF\nRX, TX as AF\n@V DDA\nXx Ins, 7 OUTs as AFXX Groups of       \n4 channels as AF\nAHB2AHB3\nFunctional overview STM32F303xB STM32F303xC\n14/149 DS9118 Rev 143 Functional overview\n3.1 Arm® Cortex®-M4 core with FPU with  embedded Flash and \nSRAM\nThe Arm Cortex-M4  processor with FPU  is the latest generation of Arm processors for \nembedded systems. It was developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe Arm Cortex-M4  32-bit RISC processor with FPU  features exceptional code-efficiency, \ndelivering the high-performance expected from an Arm core in the memory size usually \nassociated with 8- and 16-bit devices.\nThe processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. \nIts single precision FPU speeds up software development by using metalanguage development tools, while avoiding saturation.\nWith its embedded Arm core, the STM32F303x B/STM32F303xC family is compatible with \nall Arm tools and software.\nFigure  1 shows the general block diagram of the STM32F303xB/STM32F303xC family \ndevices.\n3.2 Memory protection unit (MPU)\nThe memory protection unit (MPU) is used to s eparate the processing of tasks from the data \nprotection. The MPU can manage up to 8 protection areas that can all be further divided up into 8 subareas. The protection area sizes ar e between 32 bytes and the whole 4 gigabytes \nof addressable memory.\nThe memory protection unit is  especially helpful for applications where some critical or \ncertified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (real-time operating system). If a program accesses a memory location that is prohibited by the MPU, the RT OS can detect it and take action. In an RTOS \nenvironment, the kernel can dynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypasse d for applications that do not need it.\n3.3 Embedded Flash memory\nAll STM32F303xB/STM32F303xC devices feature up to 256  Kbytes of embedded Flash \nmemory available for storing programs and data. The Flash memory access time is adjusted to the CPU clock frequency (0 wait state from 0 to 24 MHz, 1 wait state from 24 to 48 MHz \nand 2 wait states above).\nDS9118 Rev 14 15/149STM32F303xB STM32F303xC Functional overview\n553.4 Embedded SRAM\nSTM32F303xB/STM32F303xC devices feature up to 48  Kbytes of embedded SRAM with \nhardware parity check. The memory can be acce ssed in read/write at CPU clock speed with \n0 wait states, allowing the CPU to achieve 90 Dhrystone Mips at 72 MHz (when running \ncode from the CCM (Core Coupled Memory) RAM).\n• 8 Kbytes of CCM RAM mapped on both inst ruction and data bus, used to execute \ncritical routines or to access data (parity check on all of CCM RAM).\n• 40 Kbytes of SRAM mapped on the data bus (parity check on first 16 Kbytes of SRAM).\n3.5 Boot modes\nAt startup, Boot0 pin and Boot 1 option bit are used to select one of three boot options:\n• Boot from user Flash\n• Boot from system memory\n• Boot from embedded SRAM\nThe boot loader is located in the system memory . It is used to reprogram the Flash memory \nby using USART1 (PA9/PA10) , USART2 (PD5/PD6) or USB (PA11/PA12) through DFU \n(device firmware upgrade).\n3.6 Cyclic redund ancy check (CRC)\nThe CRC (cyclic redundancy check) calculati on unit is used to get a CRC code using a \nconfigurable generator polynomial value and size.\nAmong other applications, CRC-based techniques  are used to verify data transmission or \nstorage integrity. In the scope of the EN/I EC 60335-1 standard, they offer a means of \nverifying the Flash memory integrity. The CRC calculation unit helps compute a signature of \nthe software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location.\nFunctional overview STM32F303xB STM32F303xC\n16/149 DS9118 Rev 143.7 Power management\n3.7.1 Power supply schemes\n• VSS, VDD =  2.0 to 3.6 V : external power supply for I/Os and the internal regulator. It is \nprovided externally through VDD pins.\n• VSSA, VDDA = 2.0 to 3.6 V: external analog power supply for ADC, DACs, comparators \noperational amplifiers, reset blocks, RCs an d PLL. The minimum vo ltage to be applied \nto VDDA differs from one analog peripheral to another. Table 3  provides the summary of \nthe VDDA ranges for analog peripherals. The VDDA voltage level must be always \ngreater or equal to the VDD voltage level and must be provided first.\n• VBAT = 1.65 to 3.6 V: power supply for RT C, external clock 32 kHz oscillator and \nbackup registers (through power switch) when VDD is not present. \n          \n3.7.2 Power supply supervision\nThe device has an integrated power-on reset (POR) and power-down reset (PDR) circuits. \nThey are always active, and ensure proper operation above a threshold of 2 V. The device remains in reset mode when the monitored supply voltage\n is below a specified threshold, \nVPOR/PDR , without the need for an external reset circuit.\n• The POR monitors only the VDD supply voltage. During the startup phase it is required \nthat VDDA should arrive first and be greater than or equal to VDD.\n• The PDR monitors both the VDD and VDDA supply voltages, however the VDDA power \nsupply supervisor can be disabled (by programming a dedicated Option bit) to reduce the power consumption if the app lication design ensures that V\nDDA is higher than or \nequal to VDD.\nThe device features an embedded programmabl e voltage detector (PVD) that monitors the \nVDD power supply and compares it to the V PVD threshold. An interrupt can be generated \nwhen VDD drops below the VPVD threshold and/or when VDD is higher than the VPVD \nthreshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.\n3.7.3 Voltage regulator\nThe regulator has three operation modes: main (MR), low-power (LPR), and power-down.\n• The MR mode is used in the nominal regulation mode (Run)\n• The LPR mode is used in Stop mode.\n• The power-down mode is used in Standby mo de: the regulator output is in high \nimpedance, and the kernel circuitry is powered down thus inducing zero consumption.\nThe voltage regulator is always enabled after reset. It is disabled in Standby mode.Table 3. External analog supply values for analog peripherals \nAnalog peripheral Minimum VDDA supply Maximum VDDA supply\nADC / COMP 2.0 V 3.6 V\nDAC / OPAMP 2.4 V 3.6V\nDS9118 Rev 14 17/149STM32F303xB STM32F303xC Functional overview\n553.7.4 Low-power modes\nThe STM32F303xB/STM32F303xC supports three low-power modes to achieve the best \ncompromise between low-power consumption, short startup time and available wakeup \nsources:\n• Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.  \n• Stop mode\nStop mode achieves the lowest power consumption while retaining the content of \nSRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillato rs are disabled. The volta ge regulator can also be put \neither in normal or in low-power mode.\nThe device can be woken up from Stop mode by any of the EXTI line. The EXTI line \nsource can be one of the 16 external lines, the PVD output, the USB wakeup, the RTC alarm, COMPx, I2Cx or U(S)ARTx.\n• Standby mode\nThe Standby mode is used to achieve the lo west power consumpt ion. The internal \nvoltage regulator is s witched off so that the entire 1.8 V domain is powered off. The \nPLL, the HSI RC and the HSE crystal oscillators  are also switched off. After entering \nStandby mode, SRAM and register contents ar e lost except for registers in the Backup \ndomain and Standby circuitry.\nThe device exits Standby mode  when an external reset (NRST pin), an IWDG reset, a \nrising edge on the WKUP pin or an RTC alarm occurs.\nNote: The RTC, the IWDG and the corresponding cl ock sources are not stopped by entering Stop \nor Standby mode.\n3.8 Interconnect matrix\nSeveral peripherals have direct connecti ons between them. This allows autonomous \ncommunication between peripherals, savi ng CPU resources thus power supply \nconsumption. In addition, these hardware co nnections allow fast and predictable latency.\n          Table 4. STM32F303xB/STM32F303xC peripheral interconnect matrix \nInterconnect sourceInterconnect \ndestinationInterconnect action\nTIMxTIMx Timers synchronization or chaining\nADCx\nDAC1Conversion triggers\nDMA Memory to memory transfer trigger\nCompx Comparator output blanking\nCOMPx TIMx Timer input: OCREF_CLR input, input capture\nADCx TIMx Timer triggered by analog watchdog\nFunctional overview STM32F303xB STM32F303xC\n18/149 DS9118 Rev 14Note: For more details about the interconnect actions, please refer to the corresponding sections \nin the reference manual (RM0316).\n3.9 Clocks and startup\nSystem clock selection is performed on startup, however the internal RC 8  MHz oscillator is \nselected as default CPU clock on reset. An external 4-32  MHz clock can be selected, in \nwhich case it is monitored for fa ilure. If failure is detected, th e system automatically switches \nback to the internal RC oscillator.  A software interrupt is genera ted if enabled. Similarly, full \ninterrupt management of the PLL clock entry is available when necessary (for example with \nfailure of an indirectly used external oscillator).\nSeveral prescalers allow to configure the AHB fr equency, the high speed APB (APB2) and \nthe low speed APB (APB1) doma ins. The maximum frequency of the AHB and the high \nspeed APB domains is 72  MHz, while the maximum allowed frequency of the low speed \nAPB domain is 36  MHz. GPIO\nRTCCLK\nHSE/32MC0TIM16Clock source used as input channel for HSI and \nLSI calibration\nCSS\nCPU (hard fault)\nCOMPx\nPVDGPIOTIM1, TIM8,\nTIM15, 16, 17Timer break\nGPIOTIMx External trigger, timer break\nADCx\nDAC1Conversion external trigger\nDAC1 COMPx Comparator inverting inputTable 4. STM32F303xB/STM32F303xC peripheral interconnect matrix (continued)\nInterconnect sourceInterconnect \ndestinationInterconnect action\nDS9118 Rev 14 19/149STM32F303xB STM32F303xC Functional overview\n55Figure 2. Clock tree\n/324-32 MHz\nHSE OSC \nOSC_IN  OSC_OUT\nOSC32_IN\nOSC32_OUT 8 MHz\nHSI RC\nIWDGCLK\nto IWDGPLL\nx2,x3,..\nx16 PLLMUL\nAHB APB1\nprescaler\n/1,2,4,8,16HCLK\nPLLCLKto AHB bus, core, \nmemory and DMA\nLSE\nLSIHSI\nHSI\nHSE\nto RTCPLLSRCSW /8\nSYSCLK\nRTCCLK\nRTCSEL[1:0]to TIM 2,3,4,6,7 \nIf (APB1 prescaler \n=1) x1 else x2FLITFCLK\nto Flash programming interface\nto I2Cx (x = 1,2)\nto U(S)ARTx (x = 2..5)\nLSEHSISYSCLK/2\nPCLK1SYSCLKHSI\nPCLK1\nMS19989V5to I2Sx (x = 2,3)\nUSBCLK\nto USB interface\nto cortex System timer \nFHCLK Cortex free \nrunning clock \nto APB1 peripheralsAHB\nprescaler\n/1,2,..512\nCSS /2,/3,...\n/16\nLSE OSC\n32.768kHz\n LSI RC 40kHzUSB\nprescaler\n/1,1.5\nAPB2\nprescaler\n/1,2,4,8,16\nto TIM 15,16,17If (APB2 prescaler \n=1) x1 else x2\nto USART1\nLSEHSISYSCLKPCLK2PCLK2to APB2 peripherals\nTIM1/8\nADC\nPrescaler\n/1,2,4 to ADCxy\n(xy = 12, 34) \nADC\nPrescaler\n/1,2,4,6,8,10,12,16,\n32,64,128,256I2SSRC\nSYSCLK\nExt. clockI2S_CKIN\nx2\nMCO\nMain clock\noutput/2PLLCLK\nHSI\nHSE\nMCOSYSCLKLSI\nFunctional overview STM32F303xB STM32F303xC\n20/149 DS9118 Rev 143.10 General-purpose in put/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain), as \ninput (with or without pull-up or pull-down) or as peripheral alternate function. Most of the \nGPIO pins are shared with digital or analog al ternate functions. All GPIOs are high current \ncapable except for analog inputs.\nThe I/Os alternate function configuration c an be locked if needed following a specific \nsequence in order to avoid spurious writing to the I/Os registers.\nFast I/O handling allows I/O toggling up to 36 MHz.\n3.11 Direct memo ry access (DMA)\nThe flexible general-purpose DMA is able to manage memory-to-memory, peripheral-to-\nmemory and memory-to-peripheral transfers. The DMA controller supports circular buffer \nmanagement, avoiding the generation of interrupts when the controller reaches the end of the buffer.\nEach of the 12 DMA channels is connecte d to dedicated hardware DMA requests, with \nsoftware trigger support for each channel. Conf iguration is done by software and transfer \nsizes between source and destination are independent.\nThe DMA can be used with the main peripherals: SPI, I2C, USART, general-purpose timers, \nDAC and ADC.\n3.12 Interrupts and events\n3.12.1 Nested vectored inte rrupt controller (NVIC)\nThe STM32F303xB/STM32F303xC devices embed a nested vectored interrupt controller \n(NVIC) able to handle up to 66 maskable interrupt channels and 16 priority levels.\nThe NVIC benefits are the following:\n• Closely coupled NVIC gives lo w latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Closely coupled NVIC core interface\n• Allows early processing of interrupts\n• Processing of late arriving higher priority interrupts\n• Support for tail chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThe NVIC hardware block provides flexible interrupt management features with minimal \ninterrupt latency.\nDS9118 Rev 14 21/149STM32F303xB STM32F303xC Functional overview\n553.13 Fast analog-to-di gital converter (ADC)\nfour fast analog-to-di gital converters 5 MSPS,  with selectable resoluti on between 12 and 6 \nbit, are embedded in the STM32F303xB/STM32F303xC family devices. The ADCs have up to 39 external channels. Some of the extern al channels are shared between ADC1&2 and \nbetween ADC3&4. Channels can be configured to be either single-ended input or differential input. The ADCs can perform conversions in single-shot or scan modes. In scan mode, automatic conversion is performed on a selected group of analog inputs. \nThe ADCs have also internal channels: Temperature sensor connected to ADC1 channel \n16, VBAT/2  connected to ADC1 channel 17, Voltage reference VREFINT  connected to the 4 \nADCs channel 18, VOPAMP1 connected to ADC1 channel 15, VOPAMP2 connected to \nADC2 channel 17, VREFOPAMP3 connected to ADC3 channel 17 and VREFOPAMP4 connected to ADC4 channel 17.\nAdditional logic functions embedded in the ADC interface allow:\n• Simultaneous sample and hold\n• Interleaved sample and hold\n• Single-shunt phase current reading techniques.\nThe ADC can be served by the DMA controller.  3 analog watchdogs per ADC are available.\nAn analog watchdog feature allows very precise monitoring of the converted voltage of one, \nsome or all selected channels. An interrup t is generated when the converted voltage is \noutside the programmed thresholds.\nThe events generated by the general-purpos e timers and the advanced-control timers \n(TIM1 and TIM8) can be internally connected to the ADC start trigger and injection trigger, respectively, to allow the application to synchronize A/D conversion and timers.\n3.13.1 Temperature sensor\nThe temperature sensor (TS) generates a voltage VSENSE that varies linearly with \ntemperature.\nThe temperature sensor is internally connec ted to the ADC1_IN16 input channel which is \nused to convert the sensor output voltage into a digital value. \nThe sensor provides good linearity but it has to be calibrated to obtain good overall accuracy of the temperature measurement. As th e offset of the temperature sensor varies \nfrom chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.\nTo improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The te mperature sensor factory calibration data are \nstored by ST in the system memory area, accessible in read-only mode.\n3.13.2 Internal voltage reference (VREFINT )\nThe internal voltage reference (VREFINT ) provides a stable (bandgap) voltage output for the \nADC and Comparators. VREFINT  is internally connected to the ADCx_IN18, x=1...4 input \nchannel. The precise voltage of VREFINT  is individually measured for each part by ST during \nproduction test and stored in the system memo ry area. It is accessible in read-only mode. \nFunctional overview STM32F303xB STM32F303xC\n22/149 DS9118 Rev 143.13.3 VBAT battery voltage monitoring\nThis embedded hardware feature allows the application to measure the VBAT battery voltage \nusing the internal ADC channel ADC1_IN17. As the VBAT voltage may be higher than VDDA, \nand thus outside the ADC input range, the VBAT pin is internally connected to a bridge \ndivider by 2. As a consequence, the converted digital value is half the VBAT voltage.\n3.13.4 OPAMP reference voltage (VREFOPAMP)\nEvery OPAMP reference voltage can be measured using a corresponding ADC internal \nchannel: VREFOPAMP1 connected to ADC1  channel 15, VREFOPAMP2 connected to \nADC2 channel 17, VREFOPAMP3 connected to ADC3 channel 17, VREFOPAMP4 connected to ADC4 channel 17. \n3.14 Digital-to-analog converter (DAC)\nTwo 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and \nan amplifier in inve rting configuration.\nThis digital interface supports the following features:\n• Two DAC output channels \n• 8-bit or 10-bit monotonic output\n• Left or right data alignment in 12-bit mode\n• Synchronized update capability\n• Noise-wave generation\n• Triangular-wave generation\n• Dual DAC channel independent or simultaneous conversions \n• DMA capability (for each channel)\n• External triggers for conversion\n3.15 Operational amplifier (OPAMP)\nThe STM32F303xB/STM32F303xC embeds four operational amplifiers with external or \ninternal follower routi ng and PGA capability (or even amp lifier and filter capability with \nexternal components). When an operational amplifier is selected, an external ADC channel is used to enable output measurement.\nThe operational amplifier features:\n• 8.2 MHz bandwidth\n• 0.5 mA output capability\n• Rail-to-rail input/output\n• In PGA mode, the gain can be programmed to be 2, 4, 8 or 16.\nDS9118 Rev 14 23/149STM32F303xB STM32F303xC Functional overview\n553.16 Fast comparators (COMP)\nThe STM32F303xB/STM32F303xC devices embed seven fast rail-to-rail comparators with \nprogrammable reference voltage (internal or exte rnal), hysteresis and speed (low speed for \nlow-power) and with selectable output polarity.\nThe reference voltage can be one of the following:\n• External I/O\n• DAC output pin\n• Internal reference voltage or subm ultiple (1/4, 1/2, 3/4). Refer to Table 28: Embedded \ninternal reference voltage on page 63  for the value and precision of the internal \nreference voltage.\nAll comparators can wake up from STOP mode, generate interrupts and breaks for the timers and can be also combined per pair into a window comparator\n3.17 Timers and watchdogs\nThe STM32F303xB/STM32F303xC includes two ad vanced control timers, up to six general-\npurpose timers, two basic timers, two watchdog timers and a SysTick timer. The table below \ncompares the features of the advanced c ontrol, general purpose and basic timers.\n          \nNote: TIM1/8 can have PLL as clock source, and therefore can be clocked at 144 MHz.Table 5. Timer feature comparison \nTimer type TimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nChannelsComplementary \noutputs\nAdvancedTIM1, \nTIM816-bitUp, Down, \nUp/DownAny integer \nbetween 1 \nand 65536Yes 4 Yes\nGeneral-\npurposeTIM2 32-bitUp, Down, \nUp/DownAny integer \nbetween 1 \nand 65536Yes 4 No\nGeneral-\npurposeTIM3, TIM4 16-bitUp, Down, \nUp/DownAny integer \nbetween 1 \nand 65536Yes 4 No\nGeneral-\npurposeTIM15 16-bit UpAny integer \nbetween 1 \nand 65536Yes 2 1\nGeneral-\npurposeTIM16, TIM17 16-bit UpAny integer \nbetween 1 \nand 65536Yes 1 1\nBasicTIM6, \nTIM716-bit UpAny integer \nbetween 1 \nand 65536Yes 0 No\nFunctional overview STM32F303xB STM32F303xC\n24/149 DS9118 Rev 143.17.1 Advanced time rs (TIM1, TIM8)\nThe advanced-control timers (TIM1 and TI M8) can each be seen as a three-phase PWM \nmultiplexed on six channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers. The four independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge or cent er-aligned modes) with full  modulation capability (0-\n100%)\n• One-pulse mode output\nIn debug mode, the advanced-control timer counter can be frozen and the PWM outputs \ndisabled to turn off any power s witches driven by these outputs.\nMany features are shared with those of the general-purpose TIM timers (described in \nSection  3.17.2  using the same architecture, so t he advanced-control timers can work \ntogether with the TIM timers via the Timer Link feature for synchronization or event chaining.\n3.17.2 General-purpose timers (TIM2, TIM3, TIM4, TIM15,  TIM16, TIM17)\nThere are up to six synchronizable general-purpose timers embedded in the \nSTM32F303xB/STM32F303xC (see Table  5 for differences). Each general-purpose timer \ncan be used to generate PWM outputs, or act as a simple time base.\n• TIM2, 3, and TIM4\nThese are full-featured general-purpose timers:– TIM2 has a 32-bit auto-reload up/downcounter and 32-bit prescaler– TIM3 and 4 have 16-bit auto-reload up/downcounters and 16-bit prescalers.These timers all feature 4 independent chan nels for input capture/output compare, \nPWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the Timer Link featur e for synchronization or event chaining.\nThe counters can be frozen in debug mode.All have independent DMA request generation and support quadrature encoders.\n• TIM15, 16 and 17\nThese three timers general-purpose timers with mid-range features:They have 16-bit auto-reload upcounters and 16-bit prescalers.– TIM15 has 2 channels and 1 complementary channel– TIM16 and TIM17 have 1 channel and 1 complementary channelAll channels can be used for input captur e/output compare, PWM or one-pulse mode \noutput.\nThe timers can work together via the Timer Link feature for synchronization or event \nchaining. The timers have independent DMA request generation.\nThe counters can be frozen in debug mode.\n3.17.3 Basic timers  (TIM6, TIM7)\nThese timers are mainly used for DAC trigge r generation. They can also be used as a \ngeneric 16-bit time base.\nDS9118 Rev 14 25/149STM32F303xB STM32F303xC Functional overview\n553.17.4 Independent watchdog (IWDG)\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is \nclocked from an independent 40 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Standby modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in debug mode.\n3.17.5 Window watchdog (WWDG)\nThe window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capabilit y and the counter c an be frozen in \ndebug mode.\n3.17.6 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndown counter. It features:\n• A 24-bit down counter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0.\n• Programmable clock source\n3.18 Real-time clock (RTC ) and backup registers\nThe RTC and the 16 backup registers are supplied through a switch that takes power from \neither the VDD supply when present or the VBAT pin. The backup registers are sixteen 32-bit \nregisters used to store 64 bytes of user application data when VDD power is not present. \nThey are not reset by a system or power rese t, or when the device wakes up from Standby \nmode.\nThe RTC is an independent BCD timer/count er.It supports the following features:\n• Calendar with subsecond, seconds, minutes, hours (12 or 24 format), week day, date, \nmonth, year, in BCD (binary-coded decimal) format.\n• Reference clock detection: a more precise se cond source clock (50 or 60 Hz) can be \nused to enhance the calendar precision.\n• Automatic correction for 28, 29 (leap year), 30 and 31 days of the month.\n• Two programmable alarms with wake up fr om Stop and Standby mode capability. \n• On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to \nsynchronize it with a master clock. \n• Digital calibration circuit with 1 ppm resolution, to compensate for quartz crystal \ninaccuracy. \n• Three anti-tamper detection pins with prog rammable filter. The MCU can be woken up \nfrom Stopand Standby modes on tamper event detection.\n• Timestamp feature which can be used to save  the calendar content. This function can \nbe triggered by an event on the timestamp pi n, or by a tamper event. The MCU can be \nwoken up from Stop and Standby modes on timestamp event detection.\nFunctional overview STM32F303xB STM32F303xC\n26/149 DS9118 Rev 14• 17-bit Auto-reload counter for periodic interrupt with wakeup from STOP/STANDBY \ncapability.\nThe RTC clock sources can be:\n• A 32.768 kHz external crystal\n• A resonator or oscillator\n• The internal low-power RC oscillator (typical frequency of 40 kHz) \n• The high-speed external clock divided by 32.\n3.19 Inter-integrated circuit interface (I2C)\nUp to two I2C bus interfaces can operate in multim aster and slave modes. They can support \nstandard (up to 100  KHz), fast (up to 400  KHz) and fast mode + (up to 1  MHz) modes.\nBoth support 7-bit and 10-bit addressing modes, multiple 7-bit slave addresses (2\n addresses, 1 with configurable mask). They also include programmable analog and \ndigital noise filters.\n          \nIn addition, they provide hard ware support for SMBUS 2.0 an d PMBUS 1.1: ARP capability, \nHost notify protocol, hardware CRC (PEC) generation/verification, timeouts verifications and ALERT protocol management. They also have a clock domain independent from the CPU clock, allowing the I2Cx (x=1,2) to wake up the MCU from Stop mode on address match.\nThe I2C interfaces can be served by the DMA controller.\nRefer to Table  7 for the features available in I2C1 and I2C2.\n          Table 6. Comparison of I2C analog and digital filters \nAnalog filter Digital filter\nPulse width of \nsuppressed spikes 50 nsProgrammable length from 1 to 15 \nI2C peripheral clocks\nBenefits Available in Stop mode1. Extra filtering capability vs. \nstandard requirements.\n2. Stable length\nDrawbacksVariations depending on \ntemperature, voltage, processWakeup from Stop on address \nmatch is not available when digital filter is enabled.\nTable 7. STM32F303xB/STM32F303xC I2C implementation \nI2C features(1)I2C1 I2C2\n7-bit addressing mode X X\n10-bit addressing mode X X\nStandard mode (up to 100 kbit/s) X X\nFast mode (up to 400 kbit/s) X XFast Mode Plus with 20mA output drive I/Os (up to 1 Mbit/s) X X\nIndependent clock X X\nDS9118 Rev 14 27/149STM32F303xB STM32F303xC Functional overview\n553.20 Universal synchronous/asynch ronous receiver transmitter \n(USART)\nThe STM32F303xB/STM32F303xC devices have three embedded universal \nsynchronous/asynchronous receiver transmitters (USART1, USART2 and USART3).\nThe USART interfaces are able to commun icate at speeds of up to 9 Mbits/s.\nThey provide hardware management of the CT S and RTS signals, they support IrDA SIR \nENDEC, the multiprocessor communication mode, the single-wire half-duplex communication mode and have LI N Master/Slave capability. Th e USART interfaces can be \nserved by the DMA controller.\n3.21 Universal asynchronous receiver transmitter (UART)\nThe STM32F303xB/STM32F303xC devices have  2 embedded universal asynchronous \nreceiver transmitters (UART4, and UART5) . The UART interfaces support IrDA SIR \nENDEC, multiprocessor comm unication mode and single-wire half-duplex communication \nmode. The UART4 interface can be served by the DMA controller.\nRefer to Table  8 for the features available in all U(S)ART interfaces.SMBus X X\nWakeup from STOP X X\n1. X = supported.Table 7. STM32F303xB/STM32F303xC I2C implementation (continued)\nI2C features(1)I2C1 I2C2\nTable 8. USART features \nUSART modes/features(1)USART1 USART2 USART3 UART4 UART5\nHardware flow control for modem X X X - -\nContinuous communication using DMA X X X X -\nMultiprocessor communication X X X X XSynchronous mode X X X - -\nSmartcard mode X X X - -\nSingle-wire half-duplex  communication X X X X X\nIrDA SIR ENDEC block X X X X X\nL I N  m o d e XXXXXDual clock domain and wakeup from Stop mode X X X X X\nR e c e i v e r  t i m e o u t  i n t e r r u p t XXXXX\nModbus communication X X X X XAuto baud rate detection X X X - -\nDriver Enable X X X - -\n1. X = supported.\nFunctional overview STM32F303xB STM32F303xC\n28/149 DS9118 Rev 143.22 Serial peripheral interface  (SPI)/Inter-integrated sound \ninterfaces (I2S)\nUp to three SPIs are able to communicate up to 18 Mbits/s in slave and master modes in \nfull-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits. \nTwo standard I2S interfaces (multiplexed with SPI2 and SPI3) supporting four different audio standards can operate as master or  slave at half-duplex and full duplex \ncommunication modes. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by  a specific signal. Audio sampling frequency \nfrom 8 kHz up to 192 kHz can be set by 8-bit programmable linear prescaler. When operating in master mode it can output a clo ck for an external audio component at 256 times \nthe sampling frequency.\nRefer to Table  9 for the features available in SPI1, SPI2 and SPI3.\n          \n3.23 Controller area network (CAN)\nThe CAN is compliant with specifications 2.0A an d B (active) with a bit rate up to 1 Mbit/s. It \ncan receive and transmit standard frames with 11 -bit identifiers as well as extended frames \nwith 29-bit identifiers. It has three transmit mailboxes, two re ceive FIFOs with 3 stages and \n14 scalable filter banks.\n3.24 Universal serial bus (USB)\nThe STM32F303xB/STM32F303xC devices embed an USB device peripheral compatible with the USB full-speed 12 Mbs. The USB inte rface implements a full-speed (12 Mbit/s) \nfunction interface. It has software-configurable endpoint setting and suspend/resume \nsupport. The dedicated 48 MHz clock is gener ated from the internal main PLL (the clock \nsource must use a HSE crystal oscillator) . The USB has a dedicated 512-bytes SRAM \nmemory for data transmission and reception.Table 9. STM32F303xB/STM32F 303xC SPI/I2S implementation \nSPI features(1)\n1. X = supported.SPI1 SPI2 SPI3\nHardware CRC calculation X X X\nRx/Tx FIFO X X XNSS pulse mode X X X\nI2S mode - X X\nT I  m o d e XXX\nDS9118 Rev 14 29/149STM32F303xB STM32F303xC Functional overview\n553.25 Infrared Transmitter\nThe STM32F303xB/STM32F303xC devices provide an infrared transmitter solution. The \nsolution is based on internal connections bet ween TIM16 and TIM17 as shown in the figure \nbelow. \nTIM17 is used to provide the carrier frequenc y and TIM16 provides the main signal to be \nsent. The infrared output signal is available on PB9 or PA13.\nTo generate the infrared remote control sign als, TIM16 channel 1 and TIM17 channel 1 must \nbe properly configured to generate correct waveforms. All standard IR pulse modulation modes can be obtained by programming th e two timers output compare channels.\nFigure 3. Infrared transmitter\n3.26 Touch sensing controller (TSC)\nThe STM32F303xB/STM32F303xC devices provide a simple solution for adding capacitive \nsensing functionality to any application. Thes e devices offer up to 24 capacitive sensing \nchannels distributed over 8 analog I/O groups.\nCapacitive sensing technology is able to detect  the presence of a finger near a sensor which \nis protected from direct touch by a dielectric (glass, plastic,  ...). The capacitive variation \nintroduced by the finger (or any conduct ive object) is measured using a proven \nimplementation based on a surface charge transf er acquisition principl e. It consists of \ncharging the sensor capacitance and then transferring a part of the accumulated charges into a sampling capacitor until the voltage ac ross this capacitor has reached a specific \nthreshold. To limit the CPU bandwidth usage th is acquisition is directly managed by the \nhardware touch sensing controller and only r equires few external components to operate.\nThe touch sensing controller is fully supported  by the STMTouch touch sensing firmware \nlibrary which is free to use and allows touch se nsing functionality to be implemented reliably \nin the end application.MSv30365V1TIMER 16\n(for envelop)\nTIMER 17\n(for carrier)OC\nOCPB9/PA13\nFunctional overview STM32F303xB STM32F303xC\n30/149 DS9118 Rev 14          \n          Table 10. Capacitive sensing GPIOs available on STM32F303xB/STM32F303xC  \ndevices \nGroupCapacitive sensing \nsignal namePin \nnameGroupCapacitive sensing \nsignal namePin \nname\n1TSC_G1_IO1 PA0\n5TSC_G5_IO1 PB3\nTSC_G1_IO2 PA1 TSC_G5_IO2 PB4\nTSC_G1_IO3 PA2 TSC_G5_IO3 PB6\nTSC_G1_IO4 PA3 TSC_G5_IO4 PB7\n2TSC_G2_IO1 PA4\n6TSC_G6_IO1 PB11\nTSC_G2_IO2 PA5 TSC_G6_IO2 PB12\nTSC_G2_IO3 PA6 TSC_G6_IO3 PB13TSC_G2_IO4 PA7 TSC_G6_IO4 PB14\n3TSC_G3_IO1 PC5\n7TSC_G7_IO1 PE2\nTSC_G3_IO2 PB0 TSC_G7_IO2 PE3\nTSC_G3_IO3 PB1 TSC_G7_IO3 PE4\nTSC_G3_IO4 PB2 TSC_G7_IO4 PE5\n4TSC_G4_IO1 PA9\n8TSC_G8_IO1 PD12\nTSC_G4_IO2 PA10 TSC_G8_IO2 PD13\nTSC_G4_IO3 PA13 TSC_G8_IO3 PD14TSC_G4_IO4 PA14 TSC_G8_IO4 PD15\nTable 11. No. of capacitive sensing channels available on  \nSTM32F303xB/STM32F303xC devices \nAnalog I/O groupNumber of capacitive sensing channels\nSTM32F303Vx STM32F303Rx STM32F303Cx\nG1 3 3 3\nG2 3 3 3G3 3 3 2\nG4 3 3 3\nG5 3 3 3G6 3 3 3\nG7 3 0 0\nG8 3 0 0\nNumber of capacitive \nsensing channels24 18 17\nDS9118 Rev 14 31/149STM32F303xB STM32F303xC Functional overview\n553.27 Development support\n3.27.1 Serial wire JT AG debug port (SWJ-DP)\nThe Arm SWJ-DP Interface is embedded, and is a combined JTAG and serial wire debug \nport that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nThe JTAG TMS and TCK pins are shared re spectively with SWDIO and SWCLK and a \nspecific sequence on the TMS pin is us ed to switch between JTAG-DP and SW-DP.\n3.27.2 Embedded trace macrocell™ \nThe Arm  embedded trace macroc ell provides a greate r visibility of the in struction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the STM32F303xB/STM32F303xC through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using \na high-speed channel. Real-time instruction and dat a flow activity can be recorded and then \nformatted for display on the host computer running debugger software. TPA hardware is commercially available from common development  tool vendors. It operates with third party \ndebugger software tools.\nPinouts and pin description STM32F303xB STM32F303xC\n32/149 DS9118 Rev 144 Pinouts and pin description\nFigure 4. STM32F303xB/STM32F303xC LQFP48 pinout   \nMSv40448V147 46 45 44 43 42 41\nVSS\nBOOT0\nPB5\n40 39 38 37\n36\n35\n34\n33\n32\n31\n30\n29\n28\n27\n26\n25\n21 22 23 24\nPB4\nPB3\nVDD\nVSS\nPA12\nPB15\nPB14\nPB13\nPB12PB10\nVSSPB11\nVDD48\n132\n3\n4\n5\n6    \n7    \n8    \n9    \n10\n11VBAT\nPC14/OSC32_IN\nPC15/OSC32_OUT\nNRST\nVSSA/VREF-\nVDDA\nPA0\nPA1\nPA2\nVDD\nPF0/OSC_IN\nPF1/OSC_OUTPC13\n121\n14 15 16 17 18 19 20\nPA7\nPB1\nPB2LQFP48PA13\nPA11\nPA10\nPA9\nPA8PA3\nPA4\nPA5\nPA6\nPB0PB9\nPB8\nPB7\nPB6\nPA15\nPA14\nDS9118 Rev 14 33/149STM32F303xB STM32F303xC Pinouts and pin description\n55Figure 5. STM32F303xB/STM32F303xC LQFP64 pinout    \n64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49\n48\n47\n46\n45\n44\n43\n42\n41\n40\n39\n38\n37\n36\n35\n34\n33\n17 18 19 20 21 22 23 24 29 30 31 32 25 26 27 281\n2\n3\n4\n5\n6  \n7  \n8  \n9  \n10\n11\n12\n1314\n15\n16VBAT\nPC14/OSC32_IN\nPC15/OSC32_OUT\nNRST\nPC0\nPC1\nPC2\nPC3\nVSSA/VREF-\nVDDA\nPA0\nPA1\nPA2\nVDD\nPD2    \nPC12PC11\nPC10\nVDDVSS\nPC8\nPC7\nPC6\nPB12PF4PA3\nVDD\nPC4\nPC5\nPB2\nPB10PF1/OSC_OUTPF0/OSC_INPC13\nVSS\nPB11\nVSS\nVDDLQFP64\nMS40449V2PA13\nPA12\nPA11\nPA10PA9\nPA8\nPC9\nPB15\nPB14\nPB13PA4\nPA5\nPA6\nPA7\nPB0\nPB1PB9\nPB8\nBOOT0\nPB7\nPB6\nPB5\nPB4\nPB3\nPA15\nPA14\nPinouts and pin description STM32F303xB STM32F303xC\n34/149 DS9118 Rev 14Figure 6. STM32F303xB/STM 32F303xC LQFP100 pinout 100\n99\n98\n97\n96\n95\n94\n93\n92\n91\n90\n89\n88\n87\n86\n85\n84\n83\n82\n81\n80\n79\n78\n77\n76\n1\n2\n3\n4\n5\n6\n7\n8\n9\n10\n11\n12\n13\n14\n1516\n17\n18\n19\n20\n21\n22\n23\n24\n2575\n74\n73\n72\n71\n70\n69\n68\n67\n66\n65\n64\n63\n62\n6160\n59\n58\n57\n56\n55\n54\n53\n52\n51PE2\nPE3\nPE4\nPE5\nPE6\nVBAT\nPC14/OSC32_IN\nPC15/OSC32_OUT\nPF9\nPF10\nPF0/OSC_IN\nNRST\nPC0\nPC1\nPC2\nPC3\nPF2\nVSSA/VREF-\nVREF+\nVDDA\nPA0\nPA1\nPA2VDD\nVSSPF6\nPA13   \nPA12   \nPA11   \nPA10   \nPA9  PA8   \nPC9  \nPC8  PC7  \nPC6  \nPD15  PD14  \nPD13  \nPD12  \nPD11  \nPD10  \nPD9  \nPD8  \nPB15  \nPB14  \nPB13  \nPB12  PA3\nPF4\nVDD\nPA4\nPA5\nPA6\nPA7\nPC4\nPC5\nPB0\nPB1\nPB2\nPE7\nPE8\nPE9\nPE10\nPE11\nPE12\nPE13\nPE14\nPE15\nPB10\nVSS\nVDDVDD\nVSS\nPE1  \nPE0  \nPB9  \nPB8  \nBOOT0  \nPB7  \nPB6  \nPB5  \nPB4  \nPB3  \nPD7  \nPD6  \nPD5  \nPD4  \nPD3  \nPD2  \nPD1  \nPD0  \nPC12  \nPC11  \nPC10  \nPA15  \nPA14 26\n27\n28\n29\n30\n31\n32\n33\n34\n35\n36\n37\n38\n39\n40\n41\n42\n43\n44\n45\n46\n47\n48\n49\n50\nMS40450V1LQFP100PC13\nPF1/OSC_OUT\nPB11\nDS9118 Rev 14 35/149STM32F303xB STM32F303xC Pinouts and pin description\n55Figure 7. STM32F303xB/STM32F303xC WLCSP100 pinout \nMSv40453V1A\nB\nC\nD\nE\nF\nG\nH\nJ\nKPA2\nPA3\nPA5\nPA4\nPA77\nBOOT0\nPE0\nVSS\nPE3\nPE6\nPA8\nPE12\nPE11\nVDD\nPB25\nPB3\nPB4\nPB7\nPB8\nPA9\nPC5\nPC4\nPA6\nPB0\nPB16\nPB5\nPB6\nPB9\nPE2\nPE8\nPC6\nPD9\nPB15\nPB12\nPB104\nPD2\nPD3\nPD4\nPD7\nPC10PC12\nPA13\nPC9\nPD13\nPD10\nPB13\nPB113\nPD0\nPD1\nPC11\nPC7\nPD14\nPD11\nPB14\nVSS2\nVSS\nPA15\nPA14\nVDD\nPA11\nPC8\nPD15\nPD12\nVSS\nVSS1\nVSS\nVSS\nPF6\nPA12\nPA10\nPC2\nVSSA\nVREF+\nVDDPE78\nPE1\nVDD\nPE4\nVBAT\nPF2\nPF0\nOSCIN\nPC0\nPC3\nVDDA\nVSS10\nVDD\nVDD\nPC14\nOSC32IN\nPF9\nPF10PC13\nPC15\nOSC32OUT\nNRST\nPC1\nPA0\nPA1\nVSSPF1\nOSCOUT9\nVDD\nPE5\nPinouts and pin description STM32F303xB STM32F303xC\n36/149 DS9118 Rev 14          \n          Table 12. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below the pin name, the pin function \nduring and after reset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input / output pin\nI/O structureFT 5 V tolerant I/O\nFTf 5 V tolerant I/O, FM+ capable\nTTa 3.3 V tolerant I/O directly connected to ADC\nTC Standard 3.3V I/O\nB Dedicated BOOT0 pin\nRST Bidirectional reset pin with embedded weak pull-up resistor\nNotesUnless otherwise specified by a note, all I/Os are set as floating inputs during \nand after reset\nPin \nfunctionsAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabl ed through peripheral registers\nTable 13. STM32F303xB/STM32F303xC pin definitions \nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nD6 1 - - PE2 I/O FT(1)TRACECK, TIM3_CH1, \nTSC_G7_IO1, EVENTOUT-\nD7 2 - - PE3 I/O FT(1)TRACED0, TIM3_CH2, \nTSC_G7_IO2, EVENTOUT-\nC8 3 - - PE4 I/O FT(1)TRACED1, TIM3_CH3, \nTSC_G7_IO3, EVENTOUT-\nB9 4 - - PE5 I/O FT(1)TRACED2, TIM3_CH4, \nTSC_G7_IO4, EVENTOUT-\nE7 5 - - PE6 I/O FT(1)TRACED3, EVENTOUT WKUP3, RTC_TAMP3\nD 8 611 VBAT S - - Backup power supply\nDS9118 Rev 14 37/149STM32F303xB STM32F303xC Pinouts and pin description\n55C 9 722P C 1 3(2) I/O TC - TIM1_CH1NWKUP2, RTC_TAMP1, \nRTC_TS, RTC_OUT\nC 1 0 833PC14(2) \nOSC32_IN\n(PC14)I/O TC - - OSC32_IN\nD 9 944PC15(2) \nOSC32_\nOUT\n(PC15)I/O TC - - OSC32_OUT\nD10 10 - - PF9 I/O FT(1)TIM15_CH1, SPI2_SCK, \nEVENTOUT-\nE10 11 - - PF10 I/O FT(1)TIM15_CH2, SPI2_SCK, \nEVENTOUT-\nF10 12 5 5PF0-\nOSC_IN \n(PF0)I/O FTf - TIM1_CH3N, I2C2_SDA, OSC_IN\nF9 13 6 6PF1-\nOSC_OUT \n(PF1)I/O FTf - I2C2_SCL OSC_OUT\nE9 14 7 7 NRST I/ORS\nTDevice reset input / internal reset output (active low)\nG10 15 8 - PC0 I/O TTa(1)EVENTOUT ADC12_IN6, COMP7_INM\nG9 16 9 - PC1 I/O TTa(1)EVENTOUT ADC12_IN7, COMP7_INP\nG8 17 10 - PC2 I/O TTa(1)COMP7_OUT, EVENTOUT ADC12_IN8\nH10 18 11 - PC3 I/O TTa(1)TIM1_BKIN2, EVENTOUT ADC12_IN9\nE8 19 - - PF2 I/O TTa(1)EVENTOUT ADC12_IN10\nH8 20 12 8VSSA/\nVREF-S-- Analog ground/Negative reference voltage\nJ8 21 - - VREF+(3)S-- Positive reference voltage\nJ10 22 - - VDDA S-- Analog power supply\n-- 1 3 9VDDA/\nVREF+S-- Analog power supply/Positive reference voltage\nH9 23 14 10 PA0 I/O TTa(4)USART2_CTS, \nTIM2_CH1_ETR,TIM8_BKIN, TIM8_ETR,TSC_G1_IO1, \nCOMP1_OUT, EVENTOUTADC1_IN1, COMP1_INM,  \nRTC_ TAMP2, WKUP1, \nCOMP7_INPTable 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nPinouts and pin description STM32F303xB STM32F303xC\n38/149 DS9118 Rev 14J9 24 15 11 PA1 I/O TTa(4)USART2_RTS_DE, \nTIM2_CH2, TSC_G1_IO2, \nTIM15_CH1N, RTC_REFIN, EVENTOUTADC1_IN2, COMP1_INP, \nOPAMP1_VINP, \nOPAMP3_VINP\nF7 25 16 12 PA2 I/O TTa (4)\n(5)USART2_TX, TIM2_CH3, \nTIM15_CH1, TSC_G1_IO3, \nCOMP2_OUT, EVENTOUTADC1_IN3, COMP2_INM,  \nOPAMP1_VOUT\nG7 26 17 13 PA3 I/O TTa(4)USART2_RX, TIM2_CH4, \nTIM15_CH2, TSC_G1_IO4, \nEVENTOUTADC1_IN4, OPAMP1_VINP,  \nCOMP2_INP,  \nOPAMP1_VINM\n- 27 18 - PF4 I/O TTa(1)\n(4)COMP1_OUT, EVENTOUT ADC1_IN5\nK9, \nK10- - - VSS S - - Digital ground\nK8 28 19 - VDD S -- Digital power supply\nJ7 29 20 14 PA4 I/O TTa(4)\n(5)SPI1_NSS, \nSPI3_NSS,I2S3_WS, \nUSART2_CK, TSC_G2_IO1, \nTIM3_CH2, EVENTOUTADC2_IN1, DAC1_OUT1, \nOPAMP4_VINP, COMP1_INM, COMP2_INM, \nCOMP3_INM, COMP4_INM, \nCOMP5_INM, COMP6_INM, COMP7_INM\nH7 30 21 15 PA5 I/O TTa\n(4)\n(5)SPI1_SCK, TIM2_CH1_ETR, \nTSC_G2_IO2, EVENTOUTADC2_IN2, DAC1_OUT2  \nOPAMP1_VINP, \nOPAMP2_VINM, OPAMP3_VINP \nCOMP1_INM, COMP2_INM, \nCOMP3_INM, COMP4_INM, COMP5_INM, COMP6_INM, \nCOMP7_INM\nH6 31 22 16 PA6 I/O TTa\n(4)\n(5)SPI1_MISO, TIM3_CH1, \nTIM8_BKIN, TIM1_BKIN, TIM16_CH1, COMP1_OUT, \nTSC_G2_IO3, EVENTOUTADC2_IN3, OPAMP2_VOUT\nK7 32 23 17 PA7 I/O TTa\n(4)SPI1_MOSI, TIM3_CH2, \nTIM17_CH1, TIM1_CH1N, TIM8_CH1N, TSC_G2_IO4, \nCOMP2_OUT, EVENTOUTADC2_IN4, COMP2_INP, \nOPAMP2_VINP, \nOPAMP1_VINP\nG6 33 24 - PC4 I/O TTa (1)\n(4)USART1_TX, EVENTOUT ADC2_IN5Table 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nDS9118 Rev 14 39/149STM32F303xB STM32F303xC Pinouts and pin description\n55F6 34 25 - PC5 I/O TTa(1)USART1_RX, TSC_G3_IO1, \nEVENTOUTADC2_IN11, OPAMP2_VINM, \nOPAMP1_VINM\nJ6 35 26 18 PB0 I/O TTa -TIM3_CH3, TIM1_CH2N, \nTIM8_CH2N,TSC_G3_IO2, EVENTOUTADC3_IN12, COMP4_INP, \nOPAMP3_VINP,  OPAMP2_VINP\nK6 36 27 19 PB1 I/O TTa\n(4)\n(5)TIM3_CH4, TIM1_CH3N, \nTIM8_CH3N, COMP4_OUT, \nTSC_G3_IO3, EVENTOUTADC3_IN1, OPAMP3_VOUT-\nK5 37 28 20 PB2 I/O TTa - TSC_G3_IO4, EVENTOUTADC2_IN12, COMP4_INM, \nOPAMP3_VINM\nF8 38 - - PE7 I/O TTa(1)TIM1_ETR, EVENTOUT ADC3_IN13, COMP4_INP\nE6 39 - - PE8 I/O TTa(1)TIM1_CH1N, EVENTOUT COMP4_INM, ADC34_IN6\n- 40 - - PE9 I/O TTa(4)\n(1)TIM1_CH1, EVENTOUT ADC3_IN2\n- 41 - - PE10 I/O TTa(1)TIM1_CH2N, EVENTOUT ADC3_IN14\nH5 42 - - PE11 I/O TTa(1)TIM1_CH2, EVENTOUT ADC3_IN15\nG5 43 - - PE12 I/O TTa(1)TIM1_CH3N, EVENTOUT ADC3_IN16\n- 44 - - PE13 I/O TTa(1)TIM1_CH3, EVENTOUT ADC3_IN3\n- 45 - - PE14 I/O TTa(4)\n(1)TIM1_CH4, TIM1_BKIN2, \nEVENTOUTADC4_IN1\n- 46 - - PE15 I/O TTa(4)\n(1)USART3_RX, TIM1_BKIN, \nEVENTOUTADC4_IN2\nK4 47 29 21 PB10 I/O TTa -USART3_TX, TIM2_CH3, \nTSC_SYNC, EVENTOUTCOMP5_INM, \nOPAMP4_VINM, OPAMP3_VINM\nK3 48 30 22 PB11 I/O TTa -USART3_RX, TIM2_CH4, \nTSC_G6_IO1, EVENTOUTCOMP6_INP, OPAMP4_VINP\nK1, \nJ1, \nK249 31 23 VSS S - - Digital ground\nJ5 50 32 24 VDD S - - Digital power supply\nJ4 51 33 25 PB12 I/O TTa (4)\n(5)SPI2_NSS,I2S2_WS,I2C2_S\nMBA, USART3_CK, \nTIM1_BKIN, TSC_G6_IO2, EVENTOUTADC4_IN3, COMP3_INM, \nOPAMP4_VOUTTable 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nPinouts and pin description STM32F303xB STM32F303xC\n40/149 DS9118 Rev 14J3 52 34 26 PB13 I/O TTa(4)SPI2_SCK,I2S2_CK,USART3\n_CTS, TIM1_CH1N, \nTSC_G6_IO3, EVENTOUTADC3_IN5, COMP5_INP, \nOPAMP4_VINP, \nOPAMP3_VINP\nJ2 53 35 27 PB14 I/O TTa(4)SPI2_MISO,I2S2ext_SD,\nUSART3_RTS_DE, \nTIM1_CH2N, TIM15_CH1, \nTSC_G6_IO4, EVENTOUTCOMP3_INP, ADC4_IN4, \nOPAMP2_VINP\nH4 54 36 28 PB15 I/O TTa(4)SPI2_MOSI, I2S2_SD, \nTIM1_CH3N, RTC_REFIN, TIM15_CH1N, TIM15_CH2, \nEVENTOUTADC4_IN5, COMP6_INM\n- 55 - - PD8 I/O TTa\n(1)USART3_TX, EVENTOUT ADC4_IN12, OPAMP4_VINM\nG4 56 - - PD9 I/O TTa(1)USART3_RX, EVENTOUT ADC4_IN13\nH3 57 - - PD10 I/O TTa(1)USART3_CK, EVENTOUT ADC34_IN7, COMP6_INM\nH2 58 - - PD11 I/O TTa(1)USART3_CTS, EVENTOUTADC34_IN8, COMP6_INP, \nOPAMP4_VINP\nH1 59 - - PD12 I/O TTa(1)USART3_RTS_DE, \nTIM4_CH1, TSC_G8_IO1, \nEVENTOUTADC34_IN9, COMP5_INP\nG3 60 - - PD13 I/O TTa(1)TIM4_CH2, TSC_G8_IO2, \nEVENTOUTADC34_IN10, COMP5_INM\nG2 61 - - PD14 I/O TTa(1)TIM4_CH3, TSC_G8_IO3, \nEVENTOUTCOMP3_INP, ADC34_IN11, \nOPAMP2_VINP\nG1 62 - - PD15 I/O TTa(1)SPI2_NSS, TIM4_CH4, \nTSC_G8_IO4, EVENTOUTCOMP3_INM\nF4 63 37 - PC6 I/O FT(1)I2S2_MCK, COMP6_OUT, \nTIM8_CH1, TIM3_CH1, EVENTOUT-\nF2 64 38 - PC7 I/O FT\n(1)I2S3_MCK, TIM8_CH2, \nTIM3_CH2, COMP5_OUT, \nEVENTOUT-\nF1 65 39 - PC8 I/O FT(1)TIM8_CH3, TIM3_CH3, \nCOMP3_OUT, EVENTOUT-\nF3 66 40 - PC9 I/O FT(1)TIM8_CH4, \nTIM8_BKIN2,TIM3_CH4, \nI2S_CKIN, EVENTOUT-Table 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nDS9118 Rev 14 41/149STM32F303xB STM32F303xC Pinouts and pin description\n55F5 67 41 29 PA8 I/O FT -I2C2_SMBA,I2S2_MCK, \nUSART1_CK, TIM1_CH1, \nTIM4_ETR, MCO, COMP3_OUT, EVENTOUT-\nE5 68 42 30 PA9 I/O FTf -I2C2_SCL,I2S3_MCK, \nUSART1_TX, TIM1_CH2, \nTIM2_CH3, TIM15_BKIN, \nTSC_G4_IO1, COMP5_OUT, \nEVENTOUT-\nE1 69 43 31 PA10 I/O FTf -I2C2_SDA, USART1_RX, \nTIM1_CH3, TIM2_CH4, \nTIM8_BKIN, TIM17_BKIN, \nTSC_G4_IO2, COMP6_OUT, EVENTOUT-\nE2 70 44 32 PA11 I/O FT -USART1_CTS, USB_DM, \nCAN_RX, TIM1_CH1N, \nTIM1_CH4, TIM1_BKIN2, TIM4_CH1, COMP1_OUT, \nEVENTOUT-\nD1 71 45 33 PA12 I/O FT -USART1_RTS_DE, USB_DP,  \nCAN_TX, TIM1_CH2N, TIM1_ETR, TIM4_CH2, \nTIM16_CH1, COMP2_OUT, \nEVENTOUT-\nE3 72 46 34 PA13 I/O FT -USART3_CTS, TIM4_CH3, \nTIM16_CH1N, TSC_G4_IO3, \nIR_OUT, SWDIO-JTMS, \nEVENTOUT-\nC1 73 - - PF6 I/O FTf\n(1)I2C2_SCL, \nUSART3_RTS_DE, \nTIM4_CH4, EVENTOUT-\nA1, \nA2, \nB174 47 35 VSS S-- Ground\nD2 75 48 36 VDD S-- Digital power supply\nC2 76 49 37 PA14 I/O FTf -I2C1_SDA, USART2_TX, \nTIM8_CH2,TIM1_BKIN, \nTSC_G4_IO4, SWCLK-JTCK, EVENTOUT-Table 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nPinouts and pin description STM32F303xB STM32F303xC\n42/149 DS9118 Rev 14B2 77 50 38 PA15 I/O FTf -I2C1_SCL, SPI1_NSS, \nSPI3_NSS, I2S3_WS, JTDI, \nUSART2_RX, TIM1_BKIN, TIM2_CH1_ETR, TIM8_CH1, \nEVENTOUT-\nE4 78 51 - PC10 I/O FT\n(1)SPI3_SCK, I2S3_CK, \nUSART3_TX, UART4_TX, \nTIM8_CH1N, EVENTOUT-\nD3 79 52 - PC11 I/O FT(1)SPI3_MISO, I2S3ext_SD, \nUSART3_RX, UART4_RX, TIM8_CH2N, EVENTOUT-\nA3 80 53 - PC12 I/O FT\n(1)SPI3_MOSI, I2S3_SD, \nUSART3_CK, UART5_TX, \nTIM8_CH3N, EVENTOUT-\nB3 81 - - PD0 I/O FT(1)CAN_RX, EVENTOUT -\nC3 82 - - PD1 I/O FT(1)CAN_TX, TIM8_CH4, \nTIM8_BKIN2,EVENTOUT-\nA4 83 54 - PD2 I/O FT(1)UART5_RX, TIM3_ETR, \nTIM8_BKIN, EVENTOUT-\nB4 84 - - PD3 I/O FT(1)USART2_CTS, \nTIM2_CH1_ETR, EVENTOUT-\nC4 85 - - PD4 I/O FT\n(1)USART2_RTS_DE, \nTIM2_CH2, EVENTOUT-\n- 86 - - PD5 I/O FT(1)USART2_TX, EVENTOUT -\n- 87 - - PD6 I/O FT(1)USART2_RX, TIM2_CH4, \nEVENTOUT-\nD4 88 - - PD7 I/O FT(1)USART2_CK, TIM2_CH3, \nEVENTOUT-\nA5 89 55 39 PB3 I/O FT -SPI3_SCK, I2S3_CK, \nSPI1_SCK, USART2_TX, \nTIM2_CH2, TIM3_ETR, TIM4_ETR, TIM8_CH1N, \nTSC_G5_IO1, JTDO-\nTRACESWO, EVENTOUT-Table 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nDS9118 Rev 14 43/149STM32F303xB STM32F303xC Pinouts and pin description\n55B5 90 56 40 PB4 I/O FT -SPI3_MISO, I2S3ext_SD, \nSPI1_MISO, USART2_RX, \nTIM3_CH1, TIM16_CH1, TIM17_BKIN, TIM8_CH2N, \nTSC_G5_IO2, NJTRST, \nEVENTOUT-\nA6 91 57 41 PB5 I/O FT -SPI3_MOSI, SPI1_MOSI, \nI2S3_SD, I2C1_SMBA, \nUSART2_CK, TIM16_BKIN, \nTIM3_CH2, TIM8_CH3N, \nTIM17_CH1, EVENTOUT-\nB6 92 58 42 PB6 I/O FTf -I2C1_SCL, USART1_TX, \nTIM16_CH1N, TIM4_CH1, TIM8_CH1,TSC_G5_IO3, \nTIM8_ETR, TIM8_BKIN2, \nEVENTOUT-\nC5 93 59 43 PB7 I/O FTf -I2C1_SDA, USART1_RX, \nTIM3_CH4, TIM4_CH2, \nTIM17_CH1N, TIM8_BKIN, \nTSC_G5_IO4, EVENTOUT-\nA7 94 60 44 BOOT0 I B - Boot memory selection\nD5 95 61 45 PB8 I/O FTf -I2C1_SCL, CAN_RX, \nTIM16_CH1, TIM4_CH3, \nTIM8_CH2, TIM1_BKIN, \nTSC_SYNC, COMP1_OUT, EVENTOUT-\nC6 96 62 46 PB9 I/O FTf -I2C1_SDA, CAN_TX, \nTIM17_CH1, TIM4_CH4, \nTIM8_CH3, IR_OUT, COMP2_OUT, EVENTOUT-\nB7 97 - - PE0 I/O FT\n(1)USART1_TX, TIM4_ETR, \nTIM16_CH1, EVENTOUT-\nA8 98 - - PE1 I/O FT(1)USART1_RX, TIM17_CH1, \nEVENTOUT-\nC7 99 63 47 VSS S - - Ground\nA9, \nA10, \nB10, \nB8100 64 48 VDD S - - Digital power supplyTable 13. STM32F303xB/STM32F303xC pin definitions (continued)\nPin number\nPin name \n(function \nafter \nreset)\nPin type \nI/O structure\nNotesPin functionsWLCSP100\nLQFP100\nLQFP64\nLQFP48Alternate functions A dditional functions\nPinouts and pin description STM32F303xB STM32F303xC\n44/149 DS9118 Rev 141. Function availability depends on the chosen device.  \nWhen using the small packages (48 and 64 pin packages), the GPIO pi ns which are not present on these packages, must \nnot be configured in analog mode.\n2. PC13, PC14 and PC15 are supplied through the power switch. Si nce the switch sinks only a limited amount of current  \n(3 mA), the use of GPIO PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF  \n- These GPIOs must not be used as curr ent sources (e.g. to drive an LED).  \n After the first backup domain power-up, PC13, PC14 and PC 15 operate as GPIOs. Their function then depends on the \ncontent of the Backup registers which is not reset by the ma in reset. For details on how to manage these GPIOs, refer to \nthe Battery backup domain and BKP register descri ption sections in the RM0316 reference manual.\n3. The VREF+ functionality is available only on the 100 pin package. On the 64-pin and 48-pin packages, the VREF+ is \ninternally connected to VDDA.\n4. Fast ADC channel.5. These GPIOs offer a reduced touch sensing sensitivity. It is thus recommended to use t hem as sampling capacitor I/O.\nSTM32F303xB STM32F303xC Pinouts and pin description\nDS9118 Rev 14 45/149Table 14. Alternate functions for port A \nPort\n&\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF14 AF15\nPA0 -TIM2_  \nCH1_  \nETR-TSC_  \nG1_IO1-- -USART2_\nCTSCOMP1\n_OUTTIM8_  \nBKINTIM8_  \nETR-- -EVENT\nOUT\nPA1RTC_  \nREFINTIM2_  \nCH2-TSC_  \nG1_IO2-- -USART2_\nRTS_DETIM15_  \nCH1N--- -EVENT\nOUT\nPA2 -TIM2_  \nCH3-TSC_  \nG1_IO3-- -USART2_\nTXCOMP2\n_OUTTIM15_  \nCH1--- -EVENT\nOUT\nPA3 -TIM2_  \nCH4-TSC_  \nG1_IO4-- -USART2_\nRX-TIM15_  \nCH2--- -EVENT\nOUT\nPA4 - -TIM3_  \nCH2TSC_  \nG2_IO1-SPI1_  \nNSSSPI3_NSS,  \nI2S3_WSUSART2_\nCK-- - - - -EVENT\nOUT\nPA5 -TIM2_  \nCH1_  \nETR-TSC_  \nG2_IO2-SPI1_  \nSCK-- - - - - - -EVENT\nOUT\nPA6 -TIM16_\nCH1TIM3_  \nCH1TSC_  \nG2_IO3TIM8_  \nBKINSPI1_  \nMISOTIM1_BKIN -COMP1\n_OUT-- - - -EVENT\nOUT\nPA7 -TIM17_\nCH1TIM3_  \nCH2TSC_  \nG2_IO4TIM8_  \nCH1NSPI1_  \nMOSITIM1_CH1N -COMP2\n_OUT-- - - -EVENT\nOUT\nPA8 MCO - - -I2C2_  \nSMBAI2S2_  \nMCKTIM1_CH1USART1_\nCKCOMP3\n_OUT-TIM4_\nETR-- -EVENT\nOUT\nPA9 - - -TSC_  \nG4_IO1I2C2_  \nSCLI2S3_  \nMCKTIM1_CH2USART1_\nTXCOMP5\n_OUTTIM15_  \nBKINTIM2_\nCH3-- -EVENT\nOUT\nPA10 -TIM17_\nBKIN-TSC_  \nG4_IO2I2C2_  \nSDA- TIM1_CH3USART1_\nRXCOMP6\n_OUT-TIM2_\nCH4TIM8_BKIN - -EVENT\nOUT\nPA11 - - - - - - TIM1_CH1NUSART1_\nCTSCOMP1\n_OUTCAN_RXTIM4_\nCH1TIM1_CH4TIM1_  \nBKIN2USB_  \nDMEVENT\nOUT\nPinouts and pin description STM32F303xB STM32F303xC\n46/149 DS9118 Rev 14\nPA12 -TIM16_\nCH1- - - - TIM1_CH2NUSART1_\nRTS_DECOMP2\n_OUTCAN_TXTIM4_\nCH2TIM1_ETR -USB_  \nDPEVENT\nOUT\nPA13SWDIO\n-JTMSTIM16_\nCH1N-TSC_  \nG4_IO3-IR_ \nOUT-USART3_\nCTS--TIM4_\nCH3-- -EVENT\nOUT\nPA14SWCLK\n-JTCK--TSC_  \nG4_IO4I2C1_  \nSDATIM8_  \nCH2TIM1_BKINUSART2_\nTX-- - - - -EVENT\nOUT\nPA15 JTDITIM2_  \nCH1_  \nETRTIM8_  \nCH1-I2C1_  \nSCLSPI1_  \nNSS SPI3_NSS, \nI2S3_WSUSART2_\nRX-TIM1_  \nBKIN--- -EVENT\nOUTTable 14. Alternate functions for port A (continued)\nPort\n&\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF11 AF12 AF14 AF15\nSTM32F303xB STM32F303xC Pinouts and pin description\nDS9118 Rev 14 47/149Table 15. Alternate functions for port B \nPort\n&\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF12 AF15\nPB0 - -TIM3_  \nCH3TSC_  \nG3_IO2TIM8_  \nCH2N- TIM1_CH2N - - - - -EVENT\nOUT\nPB1 - -TIM3_  \nCH4TSC_  \nG3_IO3TIM8_  \nCH3N- TIM1_CH3N -COMP4_\nOUT-- -EVENT\nOUT\nPB2 - - -TSC_  \nG3_IO4-- -- - - - -EVENT\nOUT\nPB3JTDO-  \nTRACES\nWOTIM2_  \nCH2TIM4_  \nETRTSC_  \nG5_IO1TIM8_  \nCH1NSPI1_  \nSCK SPI3_SCK, \nI2S3_CKUSART2_\nTX--TIM3_  \nETR-EVENT\nOUT\nPB4 NJTRSTTIM16_\nCH1TIM3_  \nCH1TSC_  \nG5_IO2TIM8_  \nCH2NSPI1_  \nMISOSPI3_MISO,  \nI2S3ext_SDUSART2_\nRX--TIM17_  \nBKIN-EVENT\nOUT\nPB5 -TIM16_\nBKINTIM3_  \nCH2TIM8_  \nCH3NI2C1_  \nSMBASPI1_  \nMOSI SPI3_MOSI,  \nI2S3_SDUSART2_\nCK--TIM17_  \nCH1-EVENT\nOUT\nPB6 -TIM16_\nCH1NTIM4_  \nCH1TSC_  \nG5_IO3I2C1_SCL TIM8_CH1TIM8_  \nETRUSART1_\nTX--TIM8_  \nBKIN2-EVENT\nOUT\nPB7 -TIM17_\nCH1NTIM4_  \nCH2TSC_  \nG5_IO4I2C1_  \nSDATIM8_  \nBKIN-USART1_\nRX--TIM3_  \nCH4-EVENT\nOUT\nPB8 -TIM16_\nCH1TIM4_  \nCH3TSC_  \nSYNCI2C1_SCL - - -COMP1_\nOUTCAN_RXTIM8_  \nCH2TIM1_  \nBKINEVENT\nOUT\nPB9 -TIM17_\nCH1TIM4_  \nCH4I2C1_  \nSDA-I R _ O U T -COMP2_\nOUTCAN_TXTIM8_  \nCH3-EVENT\nOUT\nPB10 -TIM2_  \nCH3-TSC_  \nSYNC-- -USART3_\nTX--- -EVENT\nOUT\nPB11 -TIM2_  \nCH4-TSC_  \nG6_IO1-- -USART3_\nRX--- -EVENT\nOUT\nPB12 - - -TSC_  \nG6_IO2I2C2_  \nSMBASPI2_NSS,  \nI2S2_WSTIM1_  \nBKINUSART3_\nCK--- -EVENT\nOUT\nPinouts and pin description STM32F303xB STM32F303xC\n48/149 DS9118 Rev 14\nPB13 - - -TSC_  \nG6_IO3-SPI2_SCK,  \nI2S2_CKTIM1_  \nCH1NUSART3_\nCTS--- -EVENT\nOUT\nPB14 -TIM15_\nCH1-TSC_  \nG6_IO4-SPI2_MISO,  \nI2S2ext_SDTIM1_  \nCH2NUSART3_\nRTS_DE--- -EVENT\nOUT\nPB15RTC_  \nREFINTIM15_\nCH2TIM15_\nCH1N-TIM1_  \nCH3NSPI2_MOSI,  \nI2S2_SD-- - - - -EVENT\nOUTTable 15. Alternate functions for port B (continued)\nPort\n&\nPin \nNameAF0 AF1 AF2 AF3 AF4 AF5 AF6 AF7 AF8 AF9 AF10 AF12 AF15\nSTM32F303xB STM32F303xC Pinouts and pin description\nDS9118 Rev 14 49/149Table 16. Alternate functions for port C \nPort & \nPin \nNameAF1 AF2 AF3 AF4 AF5 AF6 AF7\nPC0 EVENTOUT - - - - - -\nPC1 EVENTOUT - - - - - -PC2 EVENTOUT - COMP7_OUT - - - -\nPC3 EVENTOUT - - - - TIM1_BKIN2 -\nPC4 EVENTOUT - - - - - USART1_TXPC5 EVENTOUT - TSC_G3_IO1 - - - USART1_RX\nPC6 EVENTOUT TIM3_CH1 - TIM8_CH1 - I2S2_MCK COMP6_OUT\nPC7 EVENTOUT TIM3_CH2 - TIM8_CH2 - I2S3_MCK COMP5_OUTPC8 EVENTOUT TIM3_CH3 - TIM8_CH3 - - COMP3_OUT\nPC9 EVENTOUT TIM3_CH4 - TIM8_CH4 I2S_CKIN TIM8_BKIN2 -\nPC10 EVENTOUT - - TIM8_CH1N UART4_T X SPI3_SCK, I2S3_CK USART3_TX\nPC11 EVENTOUT - - TIM8_CH2N UART4_RX SPI3_MISO, I2S3ext_SD USART3_RX\nPC12 EVENTOUT - - TIM8_CH3N UART5_T X SPI3_MOSI, I2S3_SD USART3_CK\nPC13 - - - TIM1_CH1N - - -PC14 - - - - - - -\nPC15 - - - - - - -\nPinouts and pin description STM32F303xB STM32F303xC\n50/149 DS9118 Rev 14\nTable 17. Alternate functions for port D \nPort &\nPin NameAF1 AF2 AF3 AF4 AF5 AF6 AF7\nPD0 EVENTOUT - - - - - CAN_RX\nPD1 EVENTOUT - - TIM8_CH4 - TIM8_BKIN2 CAN_TX\nPD2 EVENTOUT TIM3_ETR - TIM8_BKIN UART5_RX - -PD3 EVENTOUT TIM2_CH1_ETR - - - - USART2_CTS\nPD4 EVENTOUT TIM2_CH2 - - - - USART2_RTS_DE\nPD5 EVENTOUT - - - - - USART2_TXPD6 EVENTOUT TIM2_CH4 - - - - USART2_RX\nPD7 EVENTOUT TIM2_CH3 - - - - USART2_CK\nPD8 EVENTOUT - - - - - USART3_TXPD9 EVENTOUT - - - - - USART3_RX\nPD10 EVENTOUT - - - - - USART3_CK\nPD11 EVENTOUT - - - - - USART3_CTS\nPD12 EVENTOUT TIM4_CH1 TSC_G8_IO1 - - - USART3_RTS_DE\nPD13 EVENTOUT TIM4_CH2 TSC_G8_IO2 - - - -\nPD14 EVENTOUT TIM4_CH3 TSC_G8_IO3 - - - -PD15 EVENTOUT TIM4_CH4 TSC_G8_IO4 - - SPI2_NSS -\nSTM32F303xB STM32F303xC Pinouts and pin description\nDS9118 Rev 14 51/149Table 18. Alternate functions for port E \nPort &\nPin NameAF0 AF1 AF2 AF3 AF4 AF6 AF7\nPE0 - EVENTOUT TIM4_ETR - TIM16_CH1 - USART1_TX\nPE1 - EVENTOUT - - TIM17_CH1 - USART1_RX\nPE2 TRACECK EVENTOUT TIM3_CH1 TSC_G7_IO1 - - -PE3 TRACED0 EVENTOUT TIM3_CH2 TSC_G7_IO2 - - -\nPE4 TRACED1 EVENTOUT TIM3_CH3 TSC_G7_IO3 - - -\nPE5 TRACED2 EVENTOUT TIM3_CH4 TSC_G7_IO4 - - -PE6 TRACED3 EVENTOUT - - - -\nPE7 - EVENTOUT TIM1_ETR - - - -\nPE8 - EVENTOUT TIM1_CH1N - - - -PE9 - EVENTOUT TIM1_CH1 - - - -\nPE10 - EVENTOUT TIM1_CH2N - - - -\nPE11 - EVENTOUT TIM1_CH2 - - - -\nPE12 - EVENTOUT TIM1_CH3N - - - -\nPE13 - EVENTOUT TIM1_CH3 - - - -\nPE14 - EVENTOUT TIM1_CH4 - - TIM1_BKIN2 -PE15 - EVENTOUT TIM1_BKIN - - - USART3_RX\nPinouts and pin description STM32F303xB STM32F303xC\n52/149 DS9118 Rev 14\nTable 19. Alternate functions for port F \nPort &\nPin NameAF1 AF2 AF3 AF4 AF5 AF6 AF7\nPF0 - - - I2C2_SDA - TIM1_CH3N -\nPF1 - - - I2C2_SCL - - -\nPF2 EVENTOUT - - - - - -PF4 EVENTOUT COMP1_OUT - - - - -\nPF6 EVENTOUT TIM4_CH4 - I2C2_SCL - - USART3_RTS_DE\nPF9 EVENTOUT - TIM15_CH1 - SPI2_SCK - -\nPF10 EVENTOUT - TIM15_CH2 - SPI2_SCK - -\nDS9118 Rev 14 53/149STM32F303xB STM32F303xC Memory mapping\n555 Memory mapping\nFigure 8. STM32F303xB/STM32F303xC memory map  \n0xFFFF FFFF\n0xE000 0000\n0xC000 0000\n0xA000 0000\n0x8000 0000\n0x6000 0000\n0x4000 0000\n0x2000 0000\n0x0000 000001234567Cortex-M4 \nwith FPU \nInternal \nPeripherals\nPeripherals\nSRAM\nCODEOption bytes\nSystem memory\nCCM RAM\nFlash memory\nFlash, system \nmemory or SRAM, \ndepending on BOOT \nconfigurationAHB2\nAHB1\nAPB2\nAPB10x5000 0000\n0x4800 1800\n0x4800 0000\n0x4002 43FF\n0x4002 0000\n0x4001 6C00\n0x4001 0000\n0x4000 A000\n0x4000 0000\n0x1FFF FFFF\n0x1FFF F800\n0x1FFF D800\n0x1000 2000\n0x0804 0000\n0x0800 0000\n0x0004 0000\n0x0000 00000x1000 0000\nReserved\nMSv30355V2AHB30x5000 07FF\nReserved\nReserved\nReserved\nReserved\nReserved\nReserved\nReserved\nMemory mapping STM32F303xB STM32F303xC\n54/149 DS9118 Rev 14          Table 20. STM32F303xB/STM32F303xC memory map, peripheral register boundary \naddresses(1) \nBus Boundary addressSize\n(bytes)Peripheral\nAHB30x5000 0400 - 0x5000 07FF 1 K ADC3 - ADC4\n0x5000 0000 - 0x5000 03FF 1 K ADC1 - ADC2\n0x4800 1800 - 0x4FFF FFFF ~132 M Reserved\nAHB20x4800 1400 - 0x4800 17FF 1 K GPIOF\n0x4800 1000 - 0x4800 13FF 1 K GPIOE\n0x4800 0C00 - 0x4800 0FFF 1 K GPIOD\n0x4800 0800 - 0x4800 0BFF 1 K GPIOC0x4800 0400 - 0x4800 07FF 1 K GPIOB\n0x4800 0000 - 0x4800 03FF 1 K GPIOA\n0x4002 4400 - 0x47FF FFFF ~128 M Reserved\nAHB10x4002 4000 - 0x4002 43FF 1 K TSC\n0x4002 3400 - 0x4002 3FFF 3 K Reserved\n0x4002 3000 - 0x4002 33FF 1 K CRC\n0x4002 2400 - 0x4002 2FFF 3 K Reserved\n0x4002 2000 - 0x4002 23FF 1 K Flash interface\n0x4002 1400 - 0x4002 1FFF 3 K Reserved\n0x4002 1000 - 0x4002 13FF 1 K RCC\n0x4002 0800 - 0x4002 0FFF 2 K Reserved\n0x4002 0400 - 0x4002 07FF 1 K DMA2\n0x4002 0000 - 0x4002 03FF 1 K DMA1\n0x4001 8000 - 0x4001 FFFF 32 K Reserved\nAPB20x4001 4C00 - 0x4001 7FFF 13 K Reserved\n0x4001 4800 - 0x4001 4BFF 1 K TIM17\n0x4001 4400 - 0x4001 47FF 1 K TIM160x4001 4000 - 0x4001 43FF 1 K TIM15\n0x4001 3C00 - 0x4001 3FFF 1 K Reserved\n0x4001 3800 - 0x4001 3BFF 1 K USART10x4001 3400 - 0x4001 37FF 1 K TIM8\n0x4001 3000 - 0x4001 33FF 1 K SPI1\n0x4001 2C00 - 0x4001 2FFF 1 K TIM1\n0x4001 0800 - 0x4001 2BFF 9 K Reserved\n0x4001 0400 - 0x4001 07FF 1 K EXTI\n0x4001 0000 - 0x4001  03FF 1 K SYSCFG + COMP + OPAMP\nDS9118 Rev 14 55/149STM32F303xB STM32F303xC Memory mapping\n55          0x4000 8000 - 0x4000 FFFF 32 K Reserved\nAPB10x4000 7800 - 0x4000 7FFF 2 K Reserved\n0x4000 7400 - 0x4000 77FF 1 K DAC (dual)\n0x4000 7000 - 0x4000 73FF 1 K PWR\n0x4000 6800 - 0x4000 6FFF 2 K Reserved\n0x4000 6400 - 0x4000 67FF 1 K bxCAN\n0x4000 6000 - 0x4000 63FF 1 K USB SRAM 512 bytes\n0x4000 5C00 - 0x4000 5FFF 1 K USB device FS0x4000 5800 - 0x4000 5BFF 1 K I2C2\n0x4000 5400 - 0x4000 57FF 1 K I2C1\n0x4000 5000 - 0x4000 53FF 1 K UART5\n0x4000 4C00 - 0x4000 4FFF 1 K UART4\n0x4000 4800 - 0x4000 4BFF 1 K USART30x4000 4400 - 0x4000 47FF 1 K USART2\n0x4000 4000 - 0x4000 43FF 1 K I2S3ext\n0x4000 3C00 - 0x4000 3FFF 1 K SPI3/I2S30x4000 3800 - 0x4000 3BFF 1 K SPI2/I2S2\n0x4000 3400 - 0x4000 37FF 1 K I2S2ext\n0x4000 3000 - 0x4000 33FF 1 K IWDG0x4000 2C00 - 0x4000 2FFF 1 K WWDG\n0x4000 2800 - 0x4000 2BFF 1 K RTC \n0x4000 1800 - 0x4000 27FF 4 K Reserved\n0x4000 1400 - 0x4000 17FF 1 K TIM7\n0x4000 1000 - 0x4000 13FF 1 K TIM6\n0x4000 0C00 - 0x4000 0FFF 1 K Reserved\n0x4000 0800 - 0x4000 0BFF 1 K TIM4\n0x4000 0400 - 0x4000 07FF 1 K TIM3\n0x4000 0000 - 0x4000 03FF 1 K TIM2\n1. The gray color is used for reserved Flash memory addresses.Table 20. STM32F303xB/STM32F303xC memory map, peripheral register boundary \naddresses(1) (continued)\nBus Boundary addressSize\n(bytes)Peripheral\nElectrical characteristics STM32F303xB STM32F303xC\n56/149 DS9118 Rev 146 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, a ll voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified, the minimum and maximum values are guaranteed in the worst \nconditions of ambient temperature, supply vo ltage and frequencies by tests in production on \n100% of the devices with an ambient temperature at TA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, desig n simulation and/or technology characteristics \nare indicated in the table footnotes. Based on characterization, the minimum and maximum \nvalues refer to sample tests and represent t he mean value plus or minus three times the \nstandard deviation (mean±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = VDDA = 3.3 V. They \nare given only as design guidelines and are not tested.\nTypical ADC accuracy values are determined by ch aracterization of a batch of samples from \na standard diffusion lot over the full temperat ure range, where 95% of the devices have an \nerror less than or equal to the value indicated  (mean±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure  9.\n6.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure  10.\n          \nFigure 9. Pin loading conditions Figure 10. Pin input voltage\nMS19210V1MCU pin\nC = 50 pF\nMS19211V1MCU pin\nVIN\nDS9118 Rev 14 57/149STM32F303xB STM32F303xC Electrical characteristics\n1256.1.6 Power supply scheme\nFigure 11. Power supply scheme\n1. Dotted lines represent the internal connections on low pin count packages, joining the dedicated supply \npins.\nCaution: Each power supply pair (VDD/VSS, VDDA/VSSA etc..) must be decoupled with filtering \nceramic capacitors as shown abov e. These capacitors must be placed as close as possible \nto, or below the appropriate pins on the underside of the PCB to ensure the good functionality of the device.MS19875V5Level shifter\nAnalog: RCs, \nPLL,comparators, OPAMP, ....  Power \nswitch\nADC/DACKernel logic\n(CPU, \ndigital \n& memories)I/O logicBackup circuitry\n(LSE, RTC,\nWakeup logic,\nBackup registers)VBAT\n1.65 – 3.6 V\nGP I/Os\nVDDOUT\nIN\nRegulator4 x V DD\n4 x V SS\nVDDAVDDA\nVREF+\nVREF-\nVSSA4 x 100 nF\n+ 1 x 4.7 μF\n10 nF\n+ 1 μF\nElectrical characteristics STM32F303xB STM32F303xC\n58/149 DS9118 Rev 146.1.7 Current consumption measurement\nFigure 12. Current consum ption measurement scheme\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table  21: Voltage characteristics , \nTable  22: Current characteristics , and Table  23: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of \nthe device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may af fect device reliability.\n           MS19213V1VBAT\nVDD\nVDDAIDD\nIDDAIDD_VBAT\nTable 21. Voltage characteristics(1) \nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage (including VDDA, VBAT \nand VDD)-0.3 4.0\nVVDD–VDDA Allowed voltage difference for VDD > VDDA -0 . 4\nVREF+–VDDA(2)Allowed voltage difference for VREF+ > VDDA -0 . 4\nVIN(3)Input voltage on FT and FTf pins VSS − 0.3 VDD + 4.0 \nInput voltage on TTa pins VSS − 0.3 4.0\nInput voltage on any other pin VSS − 0.3 4.0\nInput voltage on Boot0 pin 0 9\n|ΔVDDx| Variations between different VDD power pins - 50\nmV\n|VSSX − VSS| Variations between all the different ground pins(4)-5 0\nVESD(HBM)Electrostatic discharge voltage (human body \nmodel)see Section 6.3.12: Electrical \nsensitivity characteristics-\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the \npermitted range. The following relationship must be respected between VDDA and VDD:  \nVDDA must power on before or at the same time as VDD in the power up sequence.  \nVDDA must be greater than or equal to VDD.\nDS9118 Rev 14 59/149STM32F303xB STM32F303xC Electrical characteristics\n125           \n          2. VREF+ must be always lower or equal than VDDA (VREF+ ≤ VDDA). If unused then it must be connected to VDDA.\n3. VIN maximum must always be respected. Refer to Table 22: Current characteristics  for the maximum allowed injected \ncurrent values. \n4. Include VREF- pin.\nTable 22. Current characteristics \nSymbol Ratings  Max. Unit\nΣIVDD Total current into sum of all VDD power lines (source) 160\nmAΣIVSS Total current out of sum of all VSS ground lines (sink) − 160\nIVDD Maximum current into each VDD power line (source)(1)100\nIVSS Maximum current out of each VSS ground line (sink)(1)− 100\nIIO(PIN)Output current sunk by any I/O and control pin 25\nOutput current source by any I/O and control pin − 25\nΣIIO(PIN)Total output current sunk by su m of all IOs and control pins(2)80\nTotal output current sourced by sum of all IOs and control pins(2)− 80\nIINJ(PIN)Injected current on FT, FTf and B pins(3)-5/+0\nInjected current on TC and RST pin(4)± 5\nInjected current on TTa pins(5)± 5\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(6)± 25\n1. All main power (VDD, VDDA) and ground (VSS and VSSA) pins must always be connected to the external power supply, in the \npermitted range.\n2. This current consumption must be correctly distributed over  all I/Os and control pins.The total output current must not be \nsunk/sourced between two c onsecutive power supply pins referrin g to high pin count LQFP packages.\n3. Positive injection is not possible on  these I/Os and does not occur for input vo ltages lower than the specified maximum \nvalue.\n4. A positive injecti on is induced by VIN > VDD while a negative injection is induced by VIN< VSS. IINJ(PIN)  must never be \nexceeded. Refer to Table 21: Voltage characteristics  for the maximum allowed input voltage values.\n5. A positive injecti on is induced by VIN > VDDA while a negative injection is induced by VIN< VSS. IINJ(PIN) must never be \nexceeded. Refer also to Table 21: Voltage characteristics  for the maximum allowed input vo ltage values. Negative injection \ndisturbs the analog performance of the device. See note (2) below Table 70 .\n6. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values). \nTable 23. Thermal characteristics \nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150 °C\nTJ Maximum junction temperature 150 °C\nElectrical characteristics STM32F303xB STM32F303xC\n60/149 DS9118 Rev 146.3 Operating conditions\n6.3.1 General operating conditions\n          Table 24. General operating conditions \nSymbol Parameter  Conditions Min Max Unit\nfHCLK Internal AHB clock frequency - 0 72\nMHz fPCLK1 Internal APB1 clock frequency - 0 36\nfPCLK2 Internal APB2 clock frequency - 0 72\nVDD Standard operating voltage - 2 3.6 V\nVDDAAnalog operating voltage  \n(OPAMP and DAC not used) Must have a potential \nequal to or higher than V\nDD23 . 6\nV\nAnalog operating voltage  \n(OPAMP and DAC used)2.4 3.6\nVBAT Backup operating voltage - 1.65 3.6 V\nVIN I/O input voltageTC I/O –0.3 VDD+0.3\nVTTa I/O –0.3 VDDA+0.3\nFT and FTf I/O(1)\n1. To sustain a voltage higher than VDD+0.3 V, the internal pull-up/pull -down resistors must be disabled.–0.3 5.5\nBOOT0 0 5.5\nPDPower dissipation at TA = \n85 °C for suffix 6 or TA = \n105 °C for suffix 7(2)\n2. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax (see Section 7.5: Thermal \ncharacteristics ).WLCSP100 - 500\nmWLQFP100 - 488\nLQFP64 - 444LQFP48 - 364\nT\nA Ambient temperature for 6 \nsuffix versionMaximum power \ndissipation –40 85\n°C\nLow-power dissipation(3)\n3. In low-power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax (see \nSection 7.5: Thermal characteristics ).–40 105\nAmbient temperature for 7 \nsuffix versionMaximum power \ndissipation –40 105\n°C\nLow-power dissipation(3)–40 125\nTJ Junction temperature range6 suffix version –40 105\n°C\n7 suffix version –40 125\nDS9118 Rev 14 61/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.2 Operating conditions at power-up / power-down\nThe parameters given in Table  25 are derived from tests performed under the ambient \ntemperature condition summarized in Table  24.\n          \n6.3.3 Embedded reset and power control block characteristics\nThe parameters given in Table  26 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  24.\n           Table 25. Operating conditions at power-up / power-down \nSymbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate\n-0 ∞\nµs/VVDD fall time rate 20 ∞\ntVDDAVDDA rise time rate\n-0 ∞\nVDDA fall time rate 20 ∞\nTable 26. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPOR/PDR(1)\n1. The PDR detector monitors VDD and also VDDA (if kept enabled in the option bytes). The POR detector \nmonitors only VDD.Power on/power down \nreset thresholdFalling edge 1.8(2)\n2. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.1.88 1.96 V\nRising edge 1.84 1.92 2.0 V\nVPDRhyst(1)PDR hysteresis - - 40 - mV\ntRSTTEMPO(3)\n3. Guaranteed by design.POR reset \ntemporization- 1.5 2.5 4.5 ms\nElectrical characteristics STM32F303xB STM32F303xC\n62/149 DS9118 Rev 14           Table 27. Programmable voltage detector characteristics \nSymbol Parameter Conditions Min(1)\n1. Guaranteed by characterization results.Typ Max(1)Unit\nVPVD0 PVD threshold 0Rising edge 2.1 2.18 2.26\nVFalling edge 2 2.08 2.16\nVPVD1 PVD threshold 1Rising edge 2.19 2.28 2.37\nFalling edge 2.09 2.18 2.27\nVPVD2 PVD threshold 2Rising edge 2.28 2.38 2.48\nFalling edge 2.18 2.28 2.38\nVPVD3 PVD threshold 3Rising edge 2.38 2.48 2.58\nFalling edge 2.28 2.38 2.48\nVPVD4 PVD threshold 4Rising edge 2.47 2.58 2.69\nFalling edge 2.37 2.48 2.59\nVPVD5 PVD threshold 5Rising edge 2.57 2.68 2.79\nFalling edge 2.47 2.58 2.69\nVPVD6 PVD threshold 6Rising edge 2.66 2.78 2.9\nFalling edge 2.56 2.68 2.8\nVPVD7 PVD threshold 7Rising edge 2.76 2.88 3\nFalling edge 2.66 2.78 2.9\nVPVDhyst(2)\n2. Guaranteed by design.PVD hysteresis - - 100 - mV\nIDD(PVD)PVD current  \nconsumption- - 0.15 0.26 µA\nDS9118 Rev 14 63/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.4 Embedded reference voltage\nThe parameters given in Table  28 are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table  24.\n           \n          \n6.3.5 Supply current characteristics\nThe current consumption is a function of se veral parameters and factors such as the \noperating voltage, ambient temperature, I/O pin loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.\n \nThe current consumption is measured as described in Figure  12: Current consumption \nmeasurement scheme . \nAll Run-mode current consumption measurements given in this section are performed with a \nreduced code that gives a consumption equivalent to CoreMark code.\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mo de with a static value at VDD or VSS (no load)\n• All peripherals are disabled ex cept when explicitly mentioned\n• The Flash memory access time is adjusted to the fHCLK  frequency (0 wait state from 0 \nto 24 MHz,1 wait state from 24 to 48 MH z and 2 wait states from 48 to 72 MHz)\n• Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)\n• When the peripherals are enabled fPCLK2  = fHCLK  and fPCLK1  = fHCLK/2\n• When fHCLK  > 8 MHz, the PLL is ON and the PLL input is equal to HSI/2 (4 MHz) or \nHSE (8 MHz) in bypass mode.Table 28. Embedded internal reference voltage \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage–40 °C < TA < +105 °C 1.2 1.23 1.25 V\n–40 °C < TA < +85 °C 1.2 1.23 1.24(1)\n1. Guaranteed by characterization results.V\nTS_vrefintADC sampling time when \nreading the internal \nreference voltage-2 . 2 - - µ s\nVRERINTInternal reference voltage \nspread over the \ntemperature rangeVDD = 3 V ±10 mV - - 10(2)\n2. Guaranteed by design.mV\nTCoeff Temperature coefficient - - - 100(2)ppm/°C\nTable 29. Internal reference voltage calibration values \nCalibration value name Description Memory address\nVREFINT_CALRaw data acquired at \ntemperature of 30 °C  \nVDDA= 3.3 V0x1FFF F7BA - 0x1FFF F7BB\nElectrical characteristics STM32F303xB STM32F303xC\n64/149 DS9118 Rev 14The parameters given in Table  30 to Table  34 are derived from tests performed under \nambient temperature and supply voltage conditions summarized in Table  24.\n          Table 30. Typical and maximum current consumption from VDD supply at VDD = 3.6V \nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(1)\nTypMax @ TA(1)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDSupply \ncurrent in \nRun mode, \nexecuting \nfrom FlashExternal \nclock (HSE \nbypass)72 MHz 61.2 65.8 67.6 68.5 27.8 30.3 30.7 31.5\nmA64 MHz 54.7 59.1 60.2 61.1 24.6 27.2 27.6 28.3\n48 MHz 41.7 45.1 46.2 47.2 19.2 21.1 21.4 21.8\n32 MHz 28.1 31.5 32.5 32.7 12.9 14.6 14.8 15.3\n24 MHz 21.4 23.7 24.4 25.2 10.0 11.4 11.4 12.1\n8 MHz 7.4 8.4 8.6 9.4 3.6 4.1 4.4 5.0\n1 MHz 1.3 1.6 1.8 2.6 0.8 1.0 1.2 2.1\nInternal \nclock (HSI)64 MHz 49.7 54.4 55.4 56.3 24.5 27.2 27.4 28.1\n48 MHz 37.9 42.2 43.0 43.5 18.9 21.4 21.5 21.6\n32 MHz 25.8 29.2 29.2 30.0 12.7 14.2 14.6 15.2\n24 MHz 19.7 22.3 22.6 23.2 6.7 7.7 7.9 8.58 MHz 6.9 7.8 8.3 8.8 3.5 4.0 4.4 5.0\nSupply \ncurrent in \nRun mode, executing \nfrom RAMExternal \nclock (HSE \nbypass)72 MHz 60.8 66.2\n(2)69.7 70.4(2)27.4 31.7(2)32.2 32.5(2)\n64 MHz 54.3 59.1 62.2 63.3 24.3 28.3 28.7 28.8\n48 MHz 41.0 45.6 47.3 47.9 18.3 21.6 21.9 22.1\n32 MHz 27.6 32.4 32.4 32.9 12.3 15.0 15.2 15.4\n24 MHz 20.8 23.9 24.3 25.0 9.3 11.3 11.4 12.08 MHz 6.9 7.8 8.7 9.0 3.1 3.7 4.2 4.9\n1 MHz 0.9 1.2 1.5 2.3 0.4 0.6 1.0 1.8\nInternal \nclock (HSI)64 MHz 49.2 53.9 55.2 57.4 23.9 27.8 28.2 28.4\n48 MHz 37.3 40.8 41.4 44.1 18.2 21.0 21.6 21.9\n32 MHz 25.1 27.6 29.1 30.1 12.0 14.0 14.5 15.1\n24 MHz 19.0 21.6 22.1 22.9 6.3 7.2 7.7 8.18 MHz 6.4 7.3 7.9 8.4 3.0 3.5 4.0 4.7\nDS9118 Rev 14 65/149STM32F303xB STM32F303xC Electrical characteristics\n125          IDDSupply \ncurrent in Sleep \nmode, \nexecuting from Flash \nor RAMExternal \nclock (HSE \nbypass)72 MHz 44.0 48.4 49.4 50.5 6.6 7.5 7.9 8.7\nmA64 MHz 39.2 43.3 44.0 45.2 6.0 6.8 7.2 7.9\n48 MHz 29.6 32.7 33.3 34.3 4.5 5.2 5.6 6.332 MHz 19.7 23.3 23.3 23.5 3.1 3.5 4.0 4.8\n24 MHz 14.9 17.6 17.8 18.3 2.4 2.8 3.3 3.9\n8 MHz 4.9 5.7 6.1 6.9 0.8 1.0 1.4 2.21 MHz 0.6 0.9 1.2 2.1 0.1 0.3 0.6 1.5\nInternal \nclock (HSI)64 MHz 34.2 38.1 39.2 40.3 5.7 6.3 6.8 7.5\n48 MHz 25.8 28.7 29.6 30.3 4.3 4.8 5.2 5.9\n32 MHz 17.4 19.4 19.9 20.7 2.9 3.2 3.7 4.5\n24 MHz 13.2 15.1 15.6 15.9 1.5 1.8 2.2 2.98 MHz 4.5 5.0 5.6 6.2 0.7 0.9 1.2 2.1\n1. Guaranteed by characterization re sults unless otherwise specified.\n2. Data based on characterization results and test ed in production with code executing from RAM.Table 30. Typical and maximum current consumption from VDD supply at VDD = 3.6V (continued)\nSymbol Parameter Conditions fHCLKAll peripherals enabled All peripherals disabled\nUnit\nTypMax @ TA(1)\nTypMax @ TA(1)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nTable 31. Typical and maximum current consumption from the VDDA supply  \nSymbol ParameterConditions\n(1) fHCLK VDDA = 2.4 V  VDDA = 3.6 V\nUnit\nTypMax @ TA(2)\nTypMax @ TA(2)\n25 °C 85 °C 105 °C 25 °C 85 °C 105 °C\nIDDASupply \ncurrent in \nRun/Sleep \nmode, \ncode \nexecuting \nfrom Flash \nor RAMHSE \nbypass72 MHz 225 276 289 297 245 302 319 329\nµA64 MHz 198 249 261 268 216 270 284 293\n48 MHz 149 195 204 211 159 209 222 230\n32 MHz 102 145 152 157 110 154 162 169\n24 MHz 80 119 124 128 86 126 131 135\n8 MHz 2 3 4 6 3 4 5 9\n1 MHz 2 3 5 7 3 4 6 9\nHSI clock64 MHz 270 323 337 344 299 354 371 381\n48 MHz 220 269 280 286 244 293 309 318\n32 MHz 173 218 228 233 193 239 251 257\n24 MHz 151 194 200 204 169 211 219 225\n8 MHz 73 97 99 103 88 105 110 116\n1. Current consumption from the VDDA supply is independent of whether the peripherals are on or off. Furthermore when the \nPLL is off, IDDA is independent from the frequency.\n2. Guaranteed by characterization results.\nElectrical characteristics STM32F303xB STM32F303xC\n66/149 DS9118 Rev 14          \n          Table 32. Typical and maximum VDD consumption in Stop and Standby modes \nSymbol Parameter ConditionsTyp @VDD (VDD=VDDA)M a x(1)\nUnit\n 2.0 V  2.4 V  2.7 V 3.0 V 3.3 V 3.6 VTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDSupply  \ncurrent in \nStop modeRegulator in run mode, \nall oscillators OFF 20.05 20.33 20.42 20.50 20.67 20.80 44.2(2)350 735(2)\nµARegulator in low-power \nmode, all oscillators OFF 7.63 7.77 7.90 8.07 8.17 8.33 30.6(2)335 720(2)\nSupply  \ncurrent in  \nStandby  \nmodeLSI ON and IWDG ON 0.80 0.96 1.09 1.23 1.37 1.51 - - -\nLSI OFF and IWDG OFF 0.60 0.74 0.83 0.93 1.02 1.11 5.0(2)7.8 13.3(2)\n1. Guaranteed by characterization re sults unless otherwise specified.\n2. Data based on characterization results and tested in production.\nTable 33. Typical and maximum VDDA consumption in Stop and Standby modes \nSymbol Parameter ConditionsTyp @VDD (VDD = VDDA)M a x(1)\nUnit\n2.0 V 2.4 V 2.7 V 3.0 V 3.3 V 3.6 VTA = \n25 °CTA = \n85 °CTA = \n105 °C\nIDDASupply  \ncurrent in Stop mode\nVDDA monitoring ONRegulator in run mode, all oscillators OFF 1.81 1.95 2.07 2.20 2. 35 2.52 3.7 5.5 8.8\nµARegulator in low-power \nmode, all oscillators OFF 1.81 1.95 2.07 2.20 2. 35 2.52 3.7 5.5 8.8\nSupply  \ncurrent in  \nStandby  \nmodeLSI ON and IWDG ON 2.22 2.42 2.59 2.78 3.0 3.24 - - -\nLSI OFF and IWDG \nOFF1.69 1.82 1.94 2.08 2. 23 2.40 3.5 5.4 9.2\nSupply  \ncurrent in Stop mode\nVDDA monitoring OFFRegulator in run mode, all oscillators OFF 1.05 1.08 1.10 1.15 1.22 1.29 - - -\nRegulator in low-power \nmode, all oscillators OFF 1.05 1.08 1.10 1.15 1.22 1.29 - - -\nSupply  \ncurrent in \nStandby \nmodeLSI ON and IWDG ON 1.44 1.52 1.60 1.71 1.84 1.98 - - -\nLSI OFF and IWDG \nOFF0.93 0.95 0.98 1.02 1.08 1.15 - - -\n1. Guaranteed by characterization results.\nThe total consumption is the sum of IDD and IDDA.\nDS9118 Rev 14 67/149STM32F303xB STM32F303xC Electrical characteristics\n125          \n          \nFigure 13. Typical VBAT current consumption (LSE and RTC ON/LSEDRV[1:0] = ’00’)Table 34. Typical and maximum current consumption from VBAT supply \nSymbolPara\nmeterConditions\n(1)Typ @VBATMax\n@VBAT = 3.6 V(2)\nUnit\n1.65V  1.8V  2V  2.4V 2.7V 3V 3.3V 3.6VTA = \n25°CTA = \n85°CTA = \n105°C\nIDD_VBATBackup\ndomain supply\ncurrentLSE & RTC \nON; "Xtal  \nmode" lower \ndriving  \ncapability;  \nLSEDRV[1:\n0] = \'00\'0.48 0.50 0.52 0.58 0.65 0. 72 0.80 0.90 1.1 1.5 2.0\nµA\nLSE & RTC \nON; "Xtal  \nmode" \nhigher \ndriving  \ncapability;  \nLSEDRV[1:\n0] = \'11\'0.83 0.86 0.90 0.98 1.03 1. 10 1.20 1.30 1.5 2.2 2.9\n1. Crystal used: Abracon ABS07-120-32.768 kHz-T wi th a CL of 6 pF for typical values.\n2. Guaranteed by characterization results.\n00.20.40.60.811.21.4\n25°C 60°C 85°C 105°C1.65 V\n1.8 V\n2 V\n2.4 V\n2.7 V\n3 V\n3.3 V\n3.6 V\nTA(°C) (μA)\nIVBAT\nMS31124V1\nElectrical characteristics STM32F303xB STM32F303xC\n68/149 DS9118 Rev 14Typical current consumption\nThe MCU is placed under the following conditions:\n• VDD = VDDA = 3.3 V\n• All I/O pins available on each package are in analog input configuration\n• The Flash access time is adjusted to fHCLK  frequency (0 wait states from 0 to 24 MHz, \n1 wait state from 24 to 48 MHz and 2 wait states from 48 MHz to 72 MHz), and Flash prefetch is ON\n• When the peripherals are enabled, f\nAPB1 = fAHB/2 , fAPB2 = fAHB\n• PLL is used for frequencies greater than 8 MHz\n• AHB prescaler of 2, 4, 8,16 and 64 is used  for the frequencies 4 MHz, 2 MHz, 1 MHz, \n500 kHz and 125 kHz respectively.\n          Table 35. Typical current consumption in Run mode, code with data processing running from \nFlash \nSymbol Parameter Conditions fHCLKTyp\nUnitPeripherals \nenabledPeripherals \ndisabled\nIDDSupply current in  \nRun mode from  \nVDD supply\nRunning from HSE \ncrystal clock 8 MHz, code executing from \nFlash72 MHz 61.3 28.0\nmA64 MHz 54.8 25.4\n48 MHz 41.9 19.332 MHz 28.5 13.3\n24 MHz 21.8 10.4\n16 MHz 14.9 7.2\n8 MHz 7.7 3.9\n4 MHz 4.5 2.5\n2 MHz 2.8 1.71 MHz 1.9 1.3\n500 kHz 1.4 1.1\n125 kHz 1.1 0.9\nI\nDDA(1)\n (2)Supply current in \nRun mode from V\nDDA supply72 MHz 240.3 239.5\nµA64 MHz 210.9 210.3\n48 MHz 155.8 155.632 MHz 105.7 105.6\n24 MHz 82.1 82.0\n16 MHz 58.8 58.8\n8 MHz 2.4 2.4\n4 MHz 2.4 2.4\n2 MHz 2.4 2.41 MHz 2.4 2.4\n500 kHz 2.4 2.4\n125 kHz 2.4 2.4\n1. VDDA monitoring is ON.\n2. When peripherals are enabled, the power consumption of the analog  part of peripherals such as ADC, DAC, Comparators, \nOpAmp etc. is not included. Refer to the tables  of characteristics in  the subsequent sections.\nDS9118 Rev 14 69/149STM32F303xB STM32F303xC Electrical characteristics\n125          Table 36. Typical current consumption in Sl eep mode, code running from Flash or RAM \nSymbol Parameter Conditions fHCLKTyp\nUnitPeripherals \nenabledPeripherals \ndisabled\nIDDSupply current in  \nSleep mode from  \nVDD supply\nRunning from HSE \ncrystal clock 8 MHz, \ncode executing from \nFlash or RAM72 MHz 44.1 7.0\nmA64 MHz 39.7 6.3\n48 MHz 30.3 4.9\n32 MHz 20.5 3.524 MHz 15.4 2.8\n16 MHz 10.6 2.0\n8 MHz 5.4 1.14 MHz 3.2 1.0\n2 MHz 2.1 0.9\n1 MHz 1.5 0.8\n500 kHz 1.2 0.8125 kHz 1.0 0.8\nI\nDDA(1)\n (2)Supply current in \nSleep mode from V\nDDA supply72 MHz 239.7 238.5\nµA64 MHz 210.5 209.6\n48 MHz 155.0 155.6\n32 MHz 105.3 105.2\n24 MHz 81.9 81.816 MHz 58.7 58.6\n8 MHz 2.4 2.4\n4 MHz 2.4 2.42 MHz 2.4 2.4\n1 MHz 2.4 2.4\n500 kHz 2.4 2.4125 kHz 2.4 2.4\n1. VDDA monitoring is ON.\n2. When peripherals are enabled, the power consumption of the analog  part of peripherals such as ADC, DAC, Comparators, \nOpAmp etc. is not included. Refer to the tables  of characteristics in  the subsequent sections.\nElectrical characteristics STM32F303xB STM32F303xC\n70/149 DS9118 Rev 14I/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption \nAll the I/Os used as inputs with pull-up generate current consumption when the pin is \nexternally held low. The value of this curren t consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table  54: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs if an intermediate \nvoltage level is externally app lied. This current consumption is  caused by the input Schmitt \ntrigger circuits used to discriminate the inpu t value. Unless this specific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably th e case of ADC input pins which should be \nconfigured as analog inputs.\nCaution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumption\nIn addition to the internal peripheral current consumption (see Table  38: Peripheral current \nconsumption ), the I/Os used by an application also  contribute to the current consumption. \nWhen an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O \npin circuitry and to charge/discharge the capacit ive load (internal or external) connected to \nthe pin:\nwhere\nISW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDD is the MCU supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT+CS\nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISW VDD fSW C× × =\nDS9118 Rev 14 71/149STM32F303xB STM32F303xC Electrical characteristics\n125          Table 37. Switching output I/O current consumption \nSymbol Parameter Conditions(1)\n1. CS = 5 pF (estimated value). I/O toggling \nfrequency (fSW)Typ Unit\nISWI/O current\nconsumptionVDD = 3.3 V\nCext = 0 pF\nC = CINT + CEXT+ CS2 MHz 0.90\nmA4 MHz 0.93\n8 MHz 1.16\n18 MHz 1.6036 MHz 2.51\n48 MHz 2.97\nV\nDD = 3.3 V\nCext = 10 pF\nC = CINT + CEXT +CS2 MHz 0.93\n4 MHz 1.06\n8 MHz 1.47\n18 MHz 2.26\n36 MHz 3.39\n48 MHz 5.99\nVDD = 3.3 V\nCext = 22 pF\nC = CINT + CEXT +CS2 MHz 1.03\n4 MHz 1.30\n8 MHz 1.79\n18 MHz 3.01\n36 MHz 5.99\nVDD = 3.3 V\nCext = 33 pF\nC = CINT + CEXT+ CS2 MHz 1.10\n4 MHz 1.31\n8 MHz 2.06\n18 MHz 3.4736 MHz 8.35\nV\nDD = 3.3 V\nCext = 47 pF\nC = CINT + CEXT+ CS2 MHz 1.20\n4 MHz 1.548 MHz 2.46\n18 MHz 4.51\n36 MHz 9.98\nElectrical characteristics STM32F303xB STM32F303xC\n72/149 DS9118 Rev 14On-chip peripheral current consumption\nThe MCU is placed under the following conditions:\n• all I/O pins are in analog input configuration\n• all peripherals are disabled unless otherwise mentioned\n• the given value is calculated by measuring the current consumption\n– with all peripherals clocked off– with only one peripheral clocked on\n• ambient operating temperature at 25°C and V\nDD = VDDA = 3.3 V.\n          Table 38. Peripheral current consumption \nPeripheralTypical consumption(1)\nUnit\nIDD\nBusMatrix (2)12.6\nµA/MHzDMA1 7.6\nDMA2 6.1\nCRC 2.1\nGPIOA 10.0GPIOB 10.3\nGPIOC 2.2GPIOD 8.8\nGPIOE 3.3\nGPIOF 3.0\nTSC 5.5\nADC1&2 17.3ADC3&4 18.8\nAPB2-Bridge \n(3)3.6\nSYSCFG 7.3\nTIM1 40.0\nSPI1 8.8\nTIM8 36.4\nUSART1 23.3\nTIM15 17.1TIM16 10.1TIM17 11.0\nAPB1-Bridge \n(3)6.1\nTIM2 49.1TIM3 38.8TIM4 38.3\nDS9118 Rev 14 73/149STM32F303xB STM32F303xC Electrical characteristics\n125TIM6 9.7\nµA/MHzTIM7 12.1\nWWDG 6.4\nSPI2 40.4SPI3 40.0\nUSART2 41.9USART3 40.2\nUART4 36.5UART5 30.8\nI2C1 10.5I2C2 10.4\nUSB 26.2\nCAN 33.4\nPWR 5.7\nDAC 15.4\n1. The power consumption of the analog part  (IDDA) of peripherals such as ADC, DAC, Comparators, OpAmp \netc. is not included. Refer to the tables of characteristics in the subsequent sections.\n2. BusMatrix is automatically active when at least one master is ON (CPU, DMA1 or DMA2).\n3. The APBx bridge is automatically active when at  least one peripheral is ON on the same bus.Table 38. Peripheral current consumption (continued)\nPeripheralTypical consumption(1)\nUnit\nIDD\nElectrical characteristics STM32F303xB STM32F303xC\n74/149 DS9118 Rev 146.3.6 Wakeup time from low-power mode\nThe wakeup times given in Table  39 are measured starting from the wakeup event trigger up \nto the first instruction executed by the CPU:\n• For Stop or Sleep mode: the wakeup event is WFE.\n• WKUP1 (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.\nAll timings are derived from tests performed under ambient temperature and VDD supply \nvoltage conditions summarized in Table  24. \n          \n          Table 39. Low-power mode wakeup timings \n Symbol  Parameter  Conditions  Typ @V DD, VDD = VDDA\nMax Unit\n 2.0 V  2.4 V  2.7 V  3 V 3.3 V  3.6 V  \ntWUSTOPWakeup from \nStop modeRegulator in \nrun mode4.1 3.9 3.8 3.7 3.6 3.5 4.5\nµsRegulator in \nlow-power \nmode7.9 6.7 6.1 5.7 5.4 5.2 9\ntWUSTANDBY(1)Wakeup from \nStandby modeLSI and \nIWDG OFF69.2 60.3 56.4 53.7 51.7 50 100\ntWUSLEEPWakeup from \nSleep mode-6 -CPU \nclock \ncycles\n1. Guaranteed by characterization results.\nDS9118 Rev 14 75/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.7 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillator is switched off and the input pin is  a standard GPIO. The \nexternal clock signal has to re spect the I/O characteristics in Section  6.3.14 . However, the \nrecommended clock input waveform is shown in Figure  14.\n          \nFigure 14. High-speed external clock source AC timing diagramTable 40. High-speed external user clock characteristics \nSymbol Parameter Condi tions Min Typ Max Unit\nfHSE_extUser external clock source \nfrequency(1)\n1. Guaranteed by design.-18 3 2 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time(1)15 - -\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 2 0\nMS19214V2VHSEH\ntf(HSE)90%\n10%\nTHSEttr(HSE)VHSELtw(HSEH)\ntw(HSEL)\nElectrical characteristics STM32F303xB STM32F303xC\n76/149 DS9118 Rev 14Low-speed external user clock generated from an external source\nIn bypass mode the LSE oscilla tor is switched off and the in put pin is a standard GPIO. The \nexternal clock signal has to re spect the I/O characteristics in Section  6.3.14 . However, the \nrecommended clock input waveform is shown in Figure  15\n          \nFigure 15. Low-speed external cl ock source AC timing diagramTable 41. Low-speed external user clock characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser External clock source \nfrequency(1)\n1. Guaranteed by design.-- 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDD\nV\nVLSELOSC32_IN input pin low level \nvoltageVSS -0 . 3 VDD\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)-- 5 0\nMS19215V2VLSEH\ntf(LSE)90%\n10%\nTLSEttr(LSE)VLSELtw(LSEH)\ntw(LSEL)\nDS9118 Rev 14 77/149STM32F303xB STM32F303xC Electrical characteristics\n125High-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 32 MHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table  42. In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          Table 42. HSE oscillator characteristics \nSymbol Parameter Conditions(1)\n1. Resonator characteristics given by the crystal/ceramic resonator manufacturer.Min(2)\n2. Guaranteed by design.Typ Max(2)Unit\nfOSC_IN Oscillator frequency - 4 8 32 MHz\nRF Feedback resistor - - 200 k Ω \nIDD HSE current consumptionDuring startup(3)\n3. This consumption level occurs during the first 2/3 of the tSU(HSE)  startup time.-- 8 . 5\nmAVDD=3.3 V, Rm= 30 Ω,\nCL=10 pF@8 MHz-0 . 4-\nVDD=3.3 V, Rm= 45 Ω,\nCL=10 pF@8 MHz-0 . 5-\nVDD=3.3 V, Rm= 30 Ω,\nCL=5 pF@32 MHz-0 . 8-\nVDD=3.3 V, Rm= 30 Ω,\nCL=10 pF@32 MHz-1-\nVDD=3.3 V, Rm= 30 Ω,\nCL=20 pF@32 MHz-1 . 5-\ngm Oscillator transconductance Startup 10 - - mA/V\ntSU(HSE)(4)\n4. tSU(HSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is  measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturer.Startup time  VDD is stabilized - 2 - ms\nElectrical characteristics STM32F303xB STM32F303xC\n78/149 DS9118 Rev 14For CL1 and CL2, it is recommended to use high-qualit y external ceramic capacitors in the \n5 pF to 25  pF range (typ.), designed for high-freque ncy applications, and selected to match \nthe requirements of the crystal or resonator (see Figure  16). CL1 and CL2 are usually the \nsame size. The crystal manufac turer typically specifies a lo ad capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10  pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2. \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .\nFigure 16. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.MS19876V1(1)OSC_IN\nOSC_OUTRFBias \ncontrolled \ngainfHSE\nREXT8 MHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nDS9118 Rev 14 79/149STM32F303xB STM32F303xC Electrical characteristics\n125Low-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All the information given in this pa ragraph are base d on design \nsimulation results obtained  with typical external components specified in Table  43. In the \napplication, the resonator and the load capacito rs have to be placed as  close as possible to \nthe oscillator pins in order to minimize outpu t distortion and startup stabilization time. Refer \nto the crystal resonator manufa cturer for more details on the resonator characteristics \n(frequency, package, accuracy).\n          \nNote: For information on selectin g the crystal, refer to the ap plication note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com .Table 43. LSE oscillator characteristics (fLSE = 32.768 kHz)   \nSymbol Parameter Conditions(1)Min(2)Typ Max(2)Unit\nIDD LSE current consumptionLSEDRV[1:0]=00\nlower driving capability-0 . 5 0 . 9\nµALSEDRV[1:0]=10\nmedium low driving capability--1\nLSEDRV[1:0]=01\nmedium high driving capability-- 1 . 3\nLSEDRV[1:0]=11\nhigher driving capability-- 1 . 6\ngmOscillator  \ntransconductanceLSEDRV[1:0]=00\nlower driving capability5--\nµA/VLSEDRV[1:0]=10\nmedium low driving capability8--\nLSEDRV[1:0]=01\nmedium high driving capability15 - -\nLSEDRV[1:0]=11\nhigher driving capability25 - -\ntSU(LSE)(3)Startup time VDD is stabilized - 2 - s\n1. Refer to the note and caution paragraphs below the table, and to the application note AN2867 “Oscillator design guide for \nST microcontrollers”.\n2. Guaranteed by design.3.  t\nSU(LSE)  is the startup time measured from the moment it is enab led (by software) to a stabili zed 32.768 kHz oscillation is \nreached. This value is measured for a standard crystal and it  can vary significantly with the crystal manufacturer.\nElectrical characteristics STM32F303xB STM32F303xC\n80/149 DS9118 Rev 14Figure 17. Typical application with a 32.768 kHz crystal\nNote: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden \nto add one.\n6.3.8 Internal clock source characteristics\nThe parameters given in Table  44 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  24.\nHigh-speed internal (HSI) RC oscillator\n          MS30253V2OSC32_IN\nOSC32_OUTDrive \nprogrammable \namplifierfLSE\n32.768 kHz \nresonatorResonator with integrated \ncapacitors\nCL1\nCL2\nTable 44. HSI oscillator characteristics(1) \n1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - - 8 - MHz \nTRIM HSI user trimming step - - - 1(2)\n2. Guaranteed by design.%\nDuCy(HSI) Duty cycle - 45(2)-5 5(2)%\nACCHSI Accuracy of the HSI oscillatorTA = -40 to \n105°C-2.8(3)\n3. Guaranteed by characterization results.-3 . 8(3)\n%TA = -10 to 85°C -1.9(3)-2 . 3(3)\nTA = 0 to 85°C -1.9(3)-2(3)\nTA = 0 to 70°C -1.3(3)-2(3)\nTA = 0 to 55°C -1(3)-2(3)\nTA = 25°C(4)\n4. Factory calibrated, parts not soldered.-1 - 1\ntsu(HSI) HSI oscillator startup time - 1(2)-2(2)µs\nIDDA(HSI)HSI oscillator power \nconsumption- - 80 100(2)µA\nDS9118 Rev 14 81/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 18. HSI oscillator accuracy characterization results for soldered parts\nLow-speed internal (LSI) RC oscillator\n          Table 45. LSI oscillator characteristics(1) \n1. VDDA = 3.3 V, TA = –40 to 105 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI Frequency 30 40 50 kHz \ntsu(LSI)(2)\n2. Guaranteed by design.LSI oscillator startup time - - 85 µs\nIDD(LSI)(2)LSI oscillator power consumption - 0.75 1.2 µAMS30985V4T  [ºC]A  MAX\nMIN\n-40 -20 0 20 40 60 80 100 1204%\n3%\n2%\n1%\n0%\n-1%\n-2%\n-3%\n-4%\nElectrical characteristics STM32F303xB STM32F303xC\n82/149 DS9118 Rev 146.3.9 PLL characteristics\nThe parameters given in Table  46 are derived from tests performed under ambient \ntemperature and supply voltage conditions summarized in Table  24.\n          \n6.3.10 Memory characteristics\nFlash memory\nThe characteristics are given at TA = –40 to 105  °C unless otherwise specified.\n          \n          Table 46. PLL characteristics \nSymbol ParameterValue\nUnit\nMin Typ Max\nfPLL_INPLL input clock(1)\n1. Take care of using the appropriate multiplier factors so as to have PLL input clock values compatible with \nthe range defined by fPLL_OUT .1(2)-2 4(2)MHz\nPLL input clock duty cycle 40(2)-6 0(2)%\nfPLL_OUT PLL multiplier output clock 16(2)-7 2 M H z\ntLOCK PLL lock time - - 200(2)µs\nJitter Cycle-to-cycle jitter - - 300(2)\n2. Guaranteed by design.ps\nTable 47. Flash memory characteristics \nSymbol Parameter  Conditions Min Typ Max(1)\n1. Guaranteed by design.Unit\ntprog 16-bit programming time TA = –40 to +105 °C 40 53.5 60 µs\ntERASE Page (2 KB) erase time TA = –40 to +105 °C 20 - 40 ms\ntME Mass erase time TA = –40 to +105 °C 20 - 40 ms\nIDD Supply current Write mode - - 10 mA\nErase mode - - 12 mA\nTable 48. Flash memory endurance and data retention \nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization results.NEND EnduranceTA = –40 to +85 °C (6 suffix versions)\nTA = –40 to +105 °C (7 suffix versions)10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears 1 kcycle(2) at TA = 105 °C 10\n10 kcycles(2) at TA = 55 °C 20\nDS9118 Rev 14 83/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.11 EMC characteristics\nSusceptibility tests ar e performed on a sample basis during device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and \nVSS through a 100 pF capacitor, until a func tional disturbance occurs. This test is \ncompliant with the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. \nThe test results are given in Table  49. They are based on the EMS levels and classes \ndefined in the application note AN1709.\n          \nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU so ftware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the us er applies EMC software optimization and \nprequalification tests in re lation with the EMC level requ ested for his application.\nSoftware recommendations\nThe software flowchart must include the management of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)Table 49. EMS characteristics \nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin to \ninduce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25°C,  \nfHCLK  = 72 MHz  \nconforms to IEC 61000-4-23B\nVEFTBFast transient voltage  burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP100, TA = +25°C,  \nfHCLK  = 72 MHz  \nconforms to IEC 61000-4-44A\nElectrical characteristics STM32F303xB STM32F303xC\n84/149 DS9118 Rev 14Prequalification trials\nMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forc ing a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When une xpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).\nElectromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC\n 61967-2 standard which specifies the test board and the pin loading.\n          \n6.3.12 Electrical sens itivity characteristics\nBased on three different tests (ESD, LU) using specific measurement me thods, the device is \nstressed in order to determine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a n egative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the devi ce (3 parts × (n+1) supply pins). This test \nconforms to the JESD22-A114, ANSI/ESD STM5.3.1  standard.\n           Table 50. EMI characteristics \nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. [fHSE/fHCLK ]\nUnit\n8/72 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C,  \nLQFP100 package  \ncompliant with IEC \n61967-20.1 to 30 MHz 7\ndBµV 30 to 130 MHz 20\n130 MHz to 1GHz 27\nSAE EMI Level 4 -\nTable 51. ESD absolute maximum ratings \nSymbol Ratings Conditions Packages ClassMaximum \nvalue(1)\n1. Guaranteed by characterization results.Unit\nVESD(HBM)Electrostatic \ndischarge voltage (human body model)T\nA = +25 °C, conforming  \nto ANSI/ESDA/JEDEC JS-001All 2 2000\nV\nVESD(CDM)Electrostatic \ndischarge voltage (charge device model)T\nA = +25 °C, conforming  \nto ANSI/ESDA/JEDEC JS-002All C2a 500\nDS9118 Rev 14 85/149STM32F303xB STM32F303xC Electrical characteristics\n125Static latch-up\nTwo complementary static tests are required  on six parts to assess the latch-up \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EI A/JESD 78A IC latch-up standard.\n          \n6.3.13 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection a ccidentally happens, susceptibilit y tests are performed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of –5 µA/+0 µA range), or other functional failure (for ex ample reset occurrence or oscillator \nfrequency deviation).\nThe test results are given in Table  53.Table 52. Electrical sensitivities \nSymbol Parameter Conditions Class\nLU Static latch-up class TA = +105 °C conforming to JESD78A II level A\nElectrical characteristics STM32F303xB STM32F303xC\n86/149 DS9118 Rev 14          \nNote: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.Table 53. I/O current injection susceptibility \nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 – 0 NA\nmAInjected current on PC0, PC1,  PC2, PC3, PF2, PA0, \nPA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, \nPB2 with induced leakage current  on other pins from this \ngroup less than -50 µA– 5 -\nInjected current on PB0, PB1, PE7, PE8, PE9, PE10, \nPE11, PE12, PE13, PE14, PE15, PB12, PB13, PB14, \nPB15, PD8, PD9, PD10, PD11 , PD12, PD13, PD14 with \ninduced leakage current  on other pins from this group \nless than -50 µA– 5 -\nInjected current on PC0, PC1,  PC2, PC3, PF2, PA0, \nPA1, PA2, PA3, PF4, PA4, PA5, PA6, PA7, PC4, PC5, \nPB2, PB0, PB1, PE7, PE8, PE 9, PE10, PE11, PE12, \nPE13, PE14, PE15, PB12, PB13, PB14, PB15, PD8, \nPD9, PD10, PD11, PD12, PD13, PD14 with induced \nleakage current  on other pins from this group less than 400 µA-+ 5\nInjected current on any other FT and FTf pins – 5 NA\nInjected current on any other pins – 5 +5\nDS9118 Rev 14 87/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.14 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table  54 are derived from tests \nperformed under the conditions summarized in Table  24. All I/Os are CMOS and TTL \ncompliant.\n          Table 54. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILLow level input \nvoltageTC and TTa I/O - - 0.3 VDD+0.07 (1) \nVFT and FTf I/O - - 0.475 VDD-0.2 (1)\nBOOT0 - - 0.3 VDD–0.3 (1)\nAll I/Os except BOOT0 - - 0.3 VDD (2)\nVIHHigh level input \nvoltageTC and TTa I/O 0.445 VDD+0.398 (1)--\nFT and FTf I/O 0.5 VDD+0.2 (1)--\nBOOT0 0.2 VDD+0.95 (1)--\nAll I/Os except BOOT0 0.7 VDD (2)--\nVhysSchmitt trigger \nhysteresisTC and TTa I/O - 200 (1)-\nmV FT and FTf I/O - 100 (1)-\nBOOT0 - 300 (1)-\nIlkgInput leakage \ncurrent (3)TC, FT and FTf I/O\nTTa I/O in digital mode\nVSS ≤ VIN ≤ VDD-- ± 0 . 1\nµATTa I/O in digital mode\nVDD ≤ VIN ≤ VDDA-- 1\nTTa I/O in analog mode\nVSS ≤ VIN ≤ VDDA-- ± 0 . 2\nFT and FTf I/O(4)\nVDD ≤ VIN ≤ 5 V-- 1 0\nRPUWeak pull-up \nequivalent resistor(5) VIN = VSS 25 40 55 k Ω\nRPDWeak pull-down \nequivalent resistor(5) VIN = VDD 25 40 55 k Ω\nCIO I/O pin capacitance - - 5 - pF\n1. Data based on design simulation. \n2. Tested in production.\n3. Leakage could be higher than the maximum value. if n egative current is injected on adjacent pins. Refer to Table 53: I/O \ncurrent injection susceptibility .\n4. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors must be disabled.\n5. Pull-up and pull-down resistors are designed with a true re sistance in series with a switchable PMOS/NMOS. This \nPMOS/NMOS contribution to the series  resistance is minimum (~10% order).\nElectrical characteristics STM32F303xB STM32F303xC\n88/149 DS9118 Rev 14All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in \nFigure  19 and Figure  20  for standard I/Os. \nFigure 19. TC and TTa I/O input characteristics - CMOS port\nFigure 20. TC and TTa I/O input characteristics - TTL portMS30255V2VDD (V)VIHmin 2.0\nVILmax 0.7VIL/VIH (V)\n1.3\n2.0 3.6VILmax = 0.3VDD+0.07\n0.6\n2.7 3.0 3.3CMOS standard  requirements V ILmax = 0.3V DDVIHmin = 0.445VDD+0.398\nArea not determinedTested in production\nTested in productionBased on design simulations\nBased on design simulationsCMOS standard requirements VIHmin = 0.7VDD\nMS30256V2VDD (V)VIHmin 2.0\nVILmax 0.8VIL/VIH (V)\n1.3\n2.0 3.6VILmax = 0.3VDD+0.07\n0.7\n2.7 3.0 3.3TTL standard  requirements V ILmax = 0.8VVIHmin = 0.445VDD+0.398\nArea not determinedBased on design simulations\nBased on design  simulationsTTL standard requirements V IHmin = 2V\nDS9118 Rev 14 89/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 21. Five volt tolerant (FT and FTf ) I/O input characteristics - CMOS port\nFigure 22. Five volt tolerant (FT and FTf) I/O input characteristics - TTL portVDD (V)2.0\n0.5VIL/VIH (V)\n2.0 3.61.0\n2.7Area not determined\nMS30257V3VILmax = 0.475V  DD-0.2VIHmin = 0.5VDD+0.2\nBased on design simulations\nBased on design simulationsCMOS standard  requirements VIHmin = 0.7VDD\nCMOS standard  requirements VILmax = 0.3VDD\nMS30258V2VDD (V)2.0VIL/VIH (V)\n1.0\n2.0 3.6VILmin = 0.475VDD-0.2\n0.5VIHmin = 0.5VDD+0.2\nArea not determined\n2.7TTL standard  requirements VIHmin = 2V\nTTL standard  requirements VILmax = 0.8V0.8Based on design simulations\nBased on design simulations\nElectrical characteristics STM32F303xB STM32F303xC\n90/149 DS9118 Rev 14Output driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to +/-8  mA, and sink or \nsource up to +/- 20  mA (with a relaxed VOL/VOH).\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section  6.2:\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 22 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nΣIVSS (see Table 22 ). \nOutput voltage levels\nUnless otherwise specified,  the parameters given in Table  55 are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable  24. All I/Os (FT, TTa and TC unless otherwise specified) are CMOS and TTL \ncompliant.\n          Table 55. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)Output low level voltage for an I/O pin CMOS port(2)\nIIO = +8 mA\n2.7 V < VDD < 3.6 V-0 . 4\nVVOH(3)Output high level voltage for an I/O pin VDD–0.4 -\nVOL (1)Output low level voltage for an I/O pin TTL port(2)\nIIO = +8 mA\n2.7 V < VDD < 3.6 V-0 . 4\nVOH (3)Output high level voltage for an I/O pin 2.4 -\nVOL(1)(4)Output low level voltage for an I/O pin IIO = +20 mA\n2.7 V < VDD < 3.6 V-1 . 3\nVOH(3)(4)Output high level voltage for an I/O pin VDD–1.3 -\nVOL(1)(4)Output low level voltage for an I/O pin IIO = +6 mA\n2 V < VDD < 2.7 V-0 . 4\nVOH(3)(4)Output high level voltage for an I/O pin VDD–0.4 -\nVOLFM+(1)(4) Output low level voltage for an FTf I/O pin in \nFM+ modeIIO = +20 mA\n2.7 V < VDD < 3.6 V-0 . 4\n1. The IIO current sunk by the device must always res pect the absolute maximum rating specified in Table 22  and the sum of \nIIO (I/O ports and control pins) must not exceed ΣIIO(PIN) .\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.3. The I\nIO current sourced by the device must always re spect the absolute maximu m rating specified in Table 22  and the sum \nof IIO (I/O ports and control pins) must not exceed ΣIIO(PIN) .\n4. Data based on design simulation.\nDS9118 Rev 14 91/149STM32F303xB STM32F303xC Electrical characteristics\n125Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure  23 and \nTable  56, respectively.\nUnless otherwise specified, th e parameters given are derived from tests performed under \nambient temperature and VDD supply voltage conditions summarized in Table  24.\nTable 56. I/O AC characteristics(1)  \nOSPEEDRy [1:0] \nvalue(1) Symbol Parameter Conditions Min Max Unit\nx0fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V - 2(3)MHz\ntf(IO)outOutput high to low level \nfall time\nCL = 50 pF, VDD = 2 V to 3.6 V- 125(3)\nns\ntr(IO)outOutput low to high level \nrise time- 125(3)\n01fmax(IO)out Maximum frequency(2)CL = 50 pF, VDD = 2 V to 3.6 V - 10(3)MHz\ntf(IO)outOutput high to low level \nfall time\nCL = 50 pF, VDD = 2 V to 3.6 V-2 5(3)\nns\ntr(IO)outOutput low to high level \nrise time-2 5(3)\n11fmax(IO)out Maximum frequency(2)CL = 30 pF, VDD = 2.7 V to 3.6 V - 50(3)MHz\nCL = 50 pF, VDD = 2.7 V to 3.6 V - 30(3)MHz\nCL = 50 pF, VDD = 2 V to 2.7 V - 20(3)MHz\ntf(IO)outOutput high to low level \nfall timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)\nnsCL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V - 12(3)\ntr(IO)outOutput low to high level \nrise timeCL = 30 pF, VDD = 2.7 V to 3.6 V - 5(3)\nCL = 50 pF, VDD = 2.7 V to 3.6 V - 8(3)\nCL = 50 pF, VDD = 2 V to 2.7 V - 12(3)\nFM+ \nconfiguration(4)fmax(IO)out Maximum frequency(2)\nCL = 50 pF, VDD = 2 V to 3.6 V-2(4)MHz\ntf(IO)outOutput high to low level \nfall time-1 2(4)\nns\ntr(IO)outOutput low to high level \nrise time-3 4(4)\n-tEXTIpwPulse width of external \nsignals detected by the \nEXTI controller-1 0(3)-n s\n1. The I/O speed is configured using the OSPEEDRx[1:0] bits. Refer to the RM0316 reference manual for a description of \nGPIO Port configuration register.\n2. The maximum frequency is defined in Figure 23 .\n3. Guaranteed by design.4. The I/O speed configuration is bypassed in FM+ I/O mo de. Refer to the STM32F303x STM32F313xx reference manual \nRM0316 for a description of FM+ I/O mode configuration.\nElectrical characteristics STM32F303xB STM32F303xC\n92/149 DS9118 Rev 14          \nFigure 23. I/O AC characteristics definition \n6.3.15 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table  54).\nUnless otherwise specified,  the parameters given in Table  57 are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable  24.\n          ai14131c10%90%\n50%\ntr(IO)out\nOUTPUTEXTERNAL\nON 50pF\nMaximum frequency is achieved if (tr + tf) ≤ 2/3)T and if the duty cycle is (45-55%) \n 10%\n50%\n90%\nwhen loaded by 50pFTtf(IO)out\nTable 57. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nVIL(NRST)(1)NRST Input low level voltage - - -0.3VDD+\n0.07(1)\nV\nVIH(NRST)(1)NRST Input high level voltage -0.445VDD+\n0.398(1) --\nVhys(NRST) NRST Schmitt trigger voltage hysteresis - - 200 - mV\nRPU Weak pull-up equivalent resistor(2)VIN = VSS 25 40 55 k Ω\nVF(NRST)(1)NRST Input filtered pulse - - - 100(1)ns\nVNF(NRST)(1)NRST Input not filtered pulse - 500(1)-- n s\n1. Guaranteed by design.\n2. The pull-up is designed with a true resistance in seri es with a switchable PMOS. This PMOS contribution to the series \nresistance must be minimum (~10% order) .\nDS9118 Rev 14 93/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 24. Recommended NRST pin protection \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 57 . Otherwise the reset will not be taken into account by the device.\n6.3.16 Timer characteristics\nThe parameters given in Table  58 are guaranteed by design.\nRefer to Section  6.3.14: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, in put capture, external  clock, PWM output).\n          MS19878V1External\nreset circuitry (1)\nNRST (2)\n0.1 μFVDD\nRPU\nFilterInternal reset\nTable 58. TIMx(1)(2) characteristics \n1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3, TIM4, TIM8, TIM15, TIM16 and TIM17 \ntimers.\n2. Guaranteed by design.Symbol Parameter Conditions Min Max Unit\ntres(TIM) Timer resolution time-1 - tTIMxCLK\n fTIMxCLK  = 72 MHz 13.9 - ns\nfTIMxCLK  = 144 MHz\nx=1.86.95 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4 -0 fTIMxCLK /2 MHz\nfTIMxCLK  = 72 MHz 0 36 MHz\nResTIM Timer resolutionTIMx (except TIM2) - 16\nbit\nTIM2 - 32\ntCOUNTER 16-bit counter clock period- 1 65536 tTIMxCLK\n fTIMxCLK  = 72 MHz 0.0139 910 µs\nfTIMxCLK  = 144 MHz\nx=1.80.0069 455 µs\ntMAX_COUNTMaximum possible count \nwith 32-bit counter- - 65536 × 65536 tTIMxCLK\nfTIMxCLK  = 72 MHz - 59.65 s\nfTIMxCLK  = 144 MHz\nx=1.8- 29.825 s\nElectrical characteristics STM32F303xB STM32F303xC\n94/149 DS9118 Rev 14          \n          Table 59. IWDG min/max timeout period at 40 kHz (LSI) (1)\n1. These timings are given for a 40 kH z clock but the microcontroller’s in ternal RC frequency can vary from 30 \nto 60 kHz. Moreover, given an exact RC oscillator  frequency, the exact timings still depend on the phasing \nof the APB interface clock versus the LSI clock so t hat there is always a full RC period of uncertainty.Prescaler divider PR[2:0] bitsMin timeout (ms) RL[11:0]= \n0x000Max timeout (ms) RL[11:0]= \n0xFFF\n/4 0 0.1 409.6\n/8 1 0.2 819.2\n/16 2 0.4 1638.4\n/32 3 0.8 3276.8/64 4 1.6 6553.6\n/128 5 3.2 13107.2\n/256 7 6.4 26214.4\nTable 60. WWDG min-max timeout value @72 MHz (PCLK)(1) \n1. Guaranteed by design.Prescaler WDGTB Min timeout value Max timeout value\n1 0 0.05687 3.6409 \n2 1 0.1137 7.2817 4 2 0.2275 14.564 \n8 3 0.4551 29.127 \nDS9118 Rev 14 95/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.17 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the timings requirements of the I2C-bus specification and user \nmanual rev.03 for:\n• Standard-mode (Sm) : with a bit rate up to 100 Kbits/s \n• Fast-mode (Fm) : with a bit rate up to 400 Kbits/s\n• Fast-mode Plus (Fm+) : with a bit rate up to 1Mbits/s\nThe I2C timings requirements are guar anteed by design when the I2C peripheral is properly \nconfigured (refer to Reference manual).\nThe SDA and SCL I/O requirements are met with the following restrictions: the SDA and \nSCL I/O pins are “true” open-drain. When co nfigured as open-drain, the PMOS connected \nbetween the I/O pin and VDDIOx is disabled, but is still pr esent. Only FTf I/O pins support \nFm+ low level output current maximum requirement. Refer to Section  6.3.14: I/O port \ncharacteristics .\nAll I2C I/Os embed an analog filter. refer to the Table  62: I2C analog filter characteristics .\n          Table 61. I2C timings specification (see I2C specification, rev.03, June 2007)(1) \nSymbol ParameterStandard mode Fast mode Fast Mode Plus\nUnit\nMin Max Min Max Min Max\nfSCL SCL clock frequency 0 100 0 400 0 1000 KHz\ntLOW Low period of the SCL clock 4.7 - 1.3 - 0.5 - µs\ntHIGH High Period of the SCL clock 4 0.6 0.26 - µs\ntrRise time of both SDA and SCL  \nsignals- 1000 - 300 - 120 ns\ntfFall time of both SDA and SCL  \nsignals- 300 - 300 - 120 ns\ntHD;DAT  Data hold time 0 - 0 - 0 - µs\ntVD;DAT  Data valid time - 3.45(2)-0 . 9(2)-0 . 4 5(2)µs\ntVD;ACK  Data valid acknowledge time - 3.45(2)-0 . 9(2)-0 . 4 5(2)µs\ntSU;DAT  Data setup time 250 - 100 - 50 - ns\ntHD:STA  Hold time (repeated) START  \ncondition4.0 - 0.6 - 0.26 - µs\ntSU:STA  Set-up time for a repeated START  \ncondition4.7 - 0.6 - 0.26 µs\ntSU:STO Set-up time for STOP condition 4.0 - 0.6 - 0.26 - µs\ntBUFBus free time between a  \nSTOP and START condition4.7 - 1.3 - 0.5 - µs\nCb Capacitive load for each bus line - 400 - 400 - 550 pF\ntSPPulse width of spikes that are \nsuppressed by the analog filter for \nStandard and Fast mode05 0(3)05 0(3)-- n s\nElectrical characteristics STM32F303xB STM32F303xC\n96/149 DS9118 Rev 14          \nFigure 25. I2C bus AC waveforms and measurement circuit\n1. Rs: Series protection resistors, Rp: Pu ll-up resistors, VDD_I2C: I2C bus supply.1. The I2C characteristics are the requirements from I2C bus specification rev03. They are guaranteed by design when \nI2Cx_TIMING register is correctly progra mmed (Refer to the RM0316 reference manual).\n2. The maximum tHD;DAT could be 3.45 µs, 0.9 µs and 0.45 µs for standard mode, fast mode and fast mode plus, but must \nbe less than the maximum of tVD;DA T or tVD;ACK by a transition time.\n3. The minimum width of the spikes filt ered by the analog filter is above tSP(max).\nTable 62. I2C analog filter characteristics(1) \n1. Guaranteed by design.Symbol Parameter Min Max Unit\ntAFPulse width of spikes that are \nsuppressed by the analog filter50 260 ns\nMS19879V3Rs\nI2C busRp\nRsVDD_I2C \nMCU\nSDA\nSCLRpVDD_I2C \ncontinued\ncontinuedSDA\nSCL\nSDA\nSCL70%\n30%70%\n30%\n70%\n30%70%\n30%70%\n30%70%\n30%tf\ntftr\ntrtSU;DAT\ntHD;DAT tHIGHtVD;DAT\nt\n1 / fSCLtLOW 9th clock\n1st clock cycle\ntSU;STA tHD;STA\ntSPtVD;ACKtSU;STOtBUF\n9th clockSr S PSHD;STA\nDS9118 Rev 14 97/149STM32F303xB STM32F303xC Electrical characteristics\n125SPI/I2S characteristics\nUnless otherwise specified,  the parameters given in Table  63 for SPI or in Table  64 for I2S \nare derived from tests performed under ambient temperature, fPCLKx frequency and VDD \nsupply voltage condit ions summarized in Table  24.\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (N SS, SCK, MOSI, MISO for SPI and WS, CK, SD for I2S).\n          Table 63. SPI characteristics(1)  \nSymbol  Parameter  Conditions  Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster mode, SPI1 \n2.7<VDD<3.6\n--24\nMHzSlave mode, SPI1 \n2.7<VDD<3.624\nMaster mode, SPI1/2/3 \n2<VDD<3.618\nSlave mode, SPI1/2/3 \n 2<VDD<3.618\nDuCy( SCK) Duty cycle of SPI clock frequency Slave mode 30 50 70 %\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 4*Tpclk - -\nnsth(NSS) NSS hold time Slave mode, SPI presc = 2 2*Tpclk - -\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode Tpclk-2 Tpclk Tpclk+2\ntsu(MI) Data input setup timeMaster mode 5.5 - -\ntsu(SI) Slave mode 6.5 - -\nth(MI) Data input hold timeMaster mode 5 - -\nth(SI) Slave mode 5 - -\nta(SO) Data output access time Slave mode 0 - 4*Tpclk\ntdis(SO) Data output disable time Slave mode 0 - 24\ntv(SO) Data output valid timeSlave mode - 12 27\nSlave mode, SPI1 \n2.7<VDD<3.6V-1 2 1 8\ntv(MO) Master mode - 1.5 3\nth(SO)Data output hold timeSlave mode 11 - -\nth(MO) Master mode 0 - -\n1. Guaranteed by characterization results.\nElectrical characteristics STM32F303xB STM32F303xC\n98/149 DS9118 Rev 14Figure 26. SPI timing diagram - slave mode and CPHA = 0\nFigure 27. SPI timing diagram - slave mode and CPHA = 1(1)\n1. Measurement points are done at 0.5VDD and with external CL = 30 pF.ai14135bNSS input\ntSU(NSS) tc(SCK) th(NSS)SCK inputCPHA=1\nCPOL=0\nCPHA=1\nCPOL=1tw(SCKH)\ntw(SCKL)\nta(SO)tv(SO) th(SO)tr(SCK)\ntf(SCK)tdis(SO)\nMISO\nOUTPUT\nMOSI\nINPUTtsu(SI) th(SI)MSB OUT\nMSB INBIT6 OUT LSB OUT\nLSB IN BIT 1 IN\nDS9118 Rev 14 99/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 28. SPI timing diagram - master mode(1)\n1. Measurement points are done at 0.5VDD and with external CL = 30 pF.ai14136cSCK OutputCPHA=0\nMOSI\nOUTPUTMISO\nINPUTCPHA=0\nLSB OUTLSB INCPOL=0\nCPOL=1\nBIT1 OUTNSS input\ntc(SCK)\ntw(SCKH)\ntw(SCKL)tr(SCK)\ntf(SCK)\nth(MI)HighSCK OutputCPHA=1\nCPHA=1CPOL=0\nCPOL=1\ntsu(MI)\ntv(MO) th(MO)MSB IN BIT6 IN\nMSB OUT\nElectrical characteristics STM32F303xB STM32F303xC\n100/149 DS9118 Rev 14          Table 64. I2S characteristics(1) \n1. Guaranteed by characterization results.Symbol Parameter Conditions Min Max Unit\nfCK\n1/tc(CK)I2S clock frequencyMaster data: 16 bits, \naudio freq=48 kHz1.496 1.503\nMHz\nSlave 0 12.288\ntr(CK)\ntf(CK)I2S clock rise and fall \ntimeCapacitive load \nCL = 30 pF-8\nnstw(CKH) I2S clock high time Master fPCLK = 36 MHz, \naudio frequency = \n48 kHz331 -\ntw(CKL) I2S clock low time 332 -\ntv(WS) WS valid time Master mode 4 -\nth(WS) WS hold time Master mode 4 -\ntsu(WS) WS setup time Slave mode 4 -\nth(WS) WS hold time Slave mode 0 -\nDuty CycleI2S slave input clock \nduty cycleSlave mode 30 70 %\ntsu(SD_MR) Data input setup ti me Master receiver 9 -\nnstsu(SD_SR) Data input setup ti me Slave receiver 2 -\nth(SD_MR)Data input hold timeMaster receiver 0 -\nth(SD_SR) Slave receiver 0 -\ntv(SD_ST) Data output valid timeSlave transmitter\n(after enable edge) -2 9\nth(SD_ST) Data output hold timeSlave transmitter\n(after enable edge)12 -\ntv(SD_MT) Data output valid timeMaster transmitter \n(after enable edge)-3\nth(SD_MT) Data output hold timeMaster transmitter \n(after enable edge)2-\nDS9118 Rev 14 101/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 29. I2S slave timing diagram (Philips protocol)(1) \n1. Measurement points are done at 0.5VDD and with external CL=30 pF.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 30. I2S master timing diagram (Philips protocol)(1)\n1. Measurement points are done at 0.5VDD and with external CL=30 pF.\n2. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nElectrical characteristics STM32F303xB STM32F303xC\n102/149 DS9118 Rev 14USB characteristics\n          \n          \nFigure 31. USB timings: definition of data signal rise and fall time Table 65. USB startup time \nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB transceiver startup time 1 µs\nTable 66. USB DC electrical characteristics \nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Max.(1)Unit\nInput levels\nVDD USB operating voltage(2)\n2. To be compliant with the USB 2.0 full-speed electrical  specification, the USB_DP (D+) pin should be pulled \nup with a 1.5 k Ω resistor to a 3.0-to-3.6 V voltage range.-3 . 0(3)\n3. The STM32F303xB/STM32F303xC USB functionality is  ensured down to 2.7 V but not the full USB \nelectrical characterist ics which are degraded in the 2.7-to-3.0 V VDD voltage range.3.6 V\nVDI(4)\n4. Guaranteed by design.Differential input sensitivity I(USB_DP, USB_DM) 0.2 -\nV VCM(4)Differential common mode range Includes VDI range 0.8 2.5\nVSE(4)Single ended receiver threshold - 1.3 2.0\nOutput levels\nVOL Static output level low RL of 1.5  kΩ to 3.6 V(5)\n5.RL is the load connected on the USB drivers.-0 . 3\nV\nVOH Static output level high RL of 15  kΩ to VSS(5)2.8 3.6\nai14137bCross over\npoints\nDifferential\ndata lines\nVCRS\nVSS\ntf tr\nDS9118 Rev 14 103/149STM32F303xB STM32F303xC Electrical characteristics\n125          \nCAN (controller area network) interface\nRefer to Section  6.3.14: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (CAN_TX and CAN_RX).Table 67. USB: Full-speed electrical characteristics(1)  \nSymbol Parameter Conditions Min Typ Max Unit\nDriver characteristics\ntr Rise time(2)CL = 50 pF 4 - 20 ns\ntf Fall time(2)CL = 50 pF 4 - 20 ns\ntrfm Rise/ fall time matching tr/tf 90 - 110 %\nVCRS Output signal crossover voltage - 1.3 - 2.0 V\nOutput driver\nImpedance(3)ZDRV driving high and low 28 40 44 Ω\n1. Guaranteed by design.\n2.Measured from 10% to 90% of the data signal. For more detail ed informations, please refer to USB Specification - Chapter \n7 (version 2.0).\n3. No external termination series resistors are requir ed on USB_DP (D+) and USB_DM (D-), the matching impedance is \nalready included in the embedded driver.\nElectrical characteristics STM32F303xB STM32F303xC\n104/149 DS9118 Rev 146.3.18 ADC characteristics\nUnless otherwise specified, the parameters given in Table  68 to Table  70 are guaranteed by design, with conditions summarized in \nTable  24.\nTable 68. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Analog supply voltage for ADC - 2 - 3.6 V\nIDDAADC current consumption on VDDA \npin \n(see Figure 32 )Single-ended mode, \n5 MSPS- 907 1033.0\nµASingle-ended mode, \n1 MSPS- 194 285.5\nSingle-ended mode, \n200 KSPS- 51.5 70\nDifferential mode, \n5 MSPS- 887.5 1009\nDifferential mode, \n1 MSPS- 212 285\nDifferential mode, \n200 KSPS-5 1 6 9 . 5\nVREF+ Positive reference voltage - 2 - VDDAV\nVREF- Negative reference voltage - - 0 -\nIREFADC current consumption on VREF+ \npin \n(see Figure 33 )Single-ended mode, \n5 MSPS- 104 139\nµASingle-ended mode, \n1 MSPS- 20.4 37\nSingle-ended mode, \n200 KSPS-3 . 3 1 1 . 3\nDifferential mode, \n5 MSPS- 174 235\nDifferential mode, \n1 MSPS- 34.6 52.6\nDifferential mode, \n200 KSPS-6 1 3 . 6\nSTM32F303xB STM32F303xC Electrical characteristics\nDS9118 Rev 14 105/149fADC ADC clock frequency - 0.14 - 72 MHz\nfS(1) Sampling rateResolution = 12 bits, \nFast Channel0.01 - 5.14\nMSPSResolution = 10 bits, \nFast Channel0.012 - 6\nResolution = 8 bits, \nFast Channel0.014 - 7.2\nResolution = 6 bits, \nFast Channel0.0175 - 9\nfTRIG(1)External trigger frequency fADC = 72 MHz\nResolution = 12 bits- - 5.14 MHz\nResolution = 12 bits - - 14 1/fADC\nVAIN Conversion voltage range(2)-0 - VREF+ V\nRAIN(1)External input impedance - - - 100 k Ω\nCADC(1)Internal sample and hold capacitor - - 5 - pF\ntSTAB(1)Power-up time - 1conversion \ncycle\ntCAL(1)Calibration timefADC = 72 MHz 1.56 µs\n- 112 1/fADC\ntlatr(1)Trigger conversion latency  \nRegular and injected channels \nwithout conversion abortCKMODE = 00 1.5 2 2.5 1/fADC\nCKMODE = 01 - - 2 1/fADC\nCKMODE = 10 - - 2.25 1/fADC\nCKMODE = 11 - - 2.125 1/fADC\ntlatrinj(1)Trigger conversion latency  \nInjected channels aborting a regular \nconversionCKMODE = 00 2.5 3 3.5 1/fADC\nCKMODE = 01 - - 3 1/fADC\nCKMODE = 10 - - 3.25 1/fADC\nCKMODE = 11 - - 3.125 1/fADCTable 68. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nElectrical characteristics STM32F303xB STM32F303xC\n106/149 DS9118 Rev 14\ntS(1)Sampling timefADC = 72 MHz 0.021 - 8.35 µs\n- 1.5 - 601.5 1/fADC\nTADCVREG_STUP(1)ADC Voltage Regulator Start-up time - - - 10 µs\ntCONV(1) Total conversion time (including \nsampling time)fADC = 72 MHz\nResolution = 12 bits0.19 - 8.52 µs\nResolution = 12 bits14 to 614 (tS for sampling + 12.5 for successive \napproximation)1/fADC\nCMIR(1)Common Mode Input signal Range ADC differential mode (VSSA+VREF+)/2 \n-10%(VSSA+VREF+)/2 (VSSA+VREF+)/2 \n+ 10%V\n1. Data guaranteed by design.\n2. VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package. Refer to Section 4: Pinouts and pin description  for \nfurther details.Table 68. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nDS9118 Rev 14 107/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 32. ADC typical current consumption on VDDA pin\nFigure 33. ADC typical current consumption on VREF+ pinClock frequency (MSPS)ADC current consumption (μA)\nMS36607V101002003004005006007008009001000\n51 0 . 2Differential mode Single-ended mode\nClock frequency (MSPS)ADC current consumption (μA)\nMS36606V1020406080100120140160180200\n51 0 . 2 Single-ended mode\nDifferential mode\nElectrical characteristics STM32F303xB STM32F303xC\n108/149 DS9118 Rev 14          Table 69. Maximum ADC RAIN (1) \nResolutionSampling\ncycle @\n72 MHzSampling\ntime [ns] @\n72 MHzRAIN max (k Ω)\nFast channels(2) Slow\nchannelsOther\nchannels(3)\n12 bits 1.5  20.83  0.018   NA   NA  \n 2.5  34.72  0.150   NA   0.022   4.5  62.50  0.470   0.220   0.180  \n 7.5  104.17  0.820   0.560   0.470  \n 19.5  270.83  2.70   1.80   1.50   61.5  854.17  8.20   6.80   4.70  \n 181.5  2520.83  22.0   18.0   15.0  \n 601.5  8354.17  82.0   68.0   47.0  \n10 bits 1.5  20.83  0.082   NA   NA  \n 2.5  34.72  0.270   0.082   0.100  \n 4.5  62.50  0.560   0.390   0.330  \n 7.5  104.17  1.20   0.82   0.68  \n 19.5  270.83  3.30   2.70   2.20   61.5  854.17  10.0   8.2   6.8  \n 181.5  2520.83  33.0   27.0   22.0  \n 601.5  8354.17  100.0   82.0   68.0  \n8 bits 1.5  20.83  0.150   NA   0.039  \n 2.5  34.72  0.390   0.180   0.180  \n 4.5  62.50  0.820   0.560   0.470   7.5  104.17  1.50   1.20   1.00  \n 19.5  270.83  3.90   3.30   2.70  \n 61.5  854.17  12.00   12.00   8.20  \n 181.5  2520.83  39.00   33.00   27.00  \n 601.5  8354.17  100.00 100.00  82.00  \n6 bits 1.5  20.83  0.270   0.100   0.150  \n 2.5  34.72  0.560   0.390   0.330  \n 4.5  62.50  1.200   0.820   0.820  \n 7.5  104.17  2.20   1.80   1.50  \n 19.5  270.83  5.60   4.70   3.90  \n 61.5  854.17  18.0   15.0   12.0  \n 181.5  2520.83  56.0   47.0   39.0   601.5  8354.17  100.00  100.0 100.0\n1. Guaranteed by characterization results.\n2. All fast channels, expect channels on PA2, PA6, PB1, PB12.\nDS9118 Rev 14 109/149STM32F303xB STM32F303xC Electrical characteristics\n125          \n          3. Channels available on PA2, PA6, PB1, PB12.\nTable 70. ADC accuracy - limited te st conditions, 100-pin packages  (1)(2) \nSymbol Parameter ConditionsMin\n(3) TypMax\n(3) Unit\nETTotal \nunadjusted error\nADC clock freq. ≤  72 MHz\nSampling freq. ≤  5 Msps\nV\nDDA = VREF+ = 3.3 V\n25°C\n100-pin package Single endedFast channel 5.1 Ms  - ±3.5 ±4.5\nLSBSlow channel 4.8 Ms  - ±4 ±4.5\nDifferentialFast channel 5.1 Ms  - ±3 ±3\nSlow channel 4.8 Ms  - ±3 ±3\nEO Offset error Single endedFast channel 5.1 Ms  - ±1 ±1.5\nSlow channel 4.8 Ms  - ±1 ±2.5\nDifferentialFast channel 5.1 Ms  - ±1 ±1.5\nSlow channel 4.8 Ms  - ±1 ±1.5\nEG Gain error Single endedFast channel 5.1 Ms  - ±3 ±4\nSlow channel 4.8 Ms  - ±3.5 ±4\nDifferentialFast channel 5.1 Ms  - ±1.5 ±2.5\nSlow channel 4.8 Ms  - ±2 ±2.5\nEDDifferential \nlinearity \nerror Single endedFast channel 5.1 Ms  - ±1 ±1.5\nSlow channel 4.8 Ms  - ±1 ±1.5\nDifferentialFast channel 5.1 Ms  - ±1 ±1\nSlow channel 4.8 Ms  - ±1 ±1\nELIntegral \nlinearity \nerror Single endedFast channel 5.1 Ms  - ±1.5 ±2\nSlow channel 4.8 Ms  - ±1.5 ±3\nDifferentialFast channel 5.1 Ms  - ±1 ±1.5\nSlow channel 4.8 Ms  - ±1 ±1.5\nENOB(4)Effective \nnumber of \nbits Single endedFast channel 5.1 Ms 10.7 10.8  - \nbitsSlow channel 4.8 Ms 10.7 10.8  - \nDifferentialFast channel 5.1 Ms 11.2 11.3  - \nSlow channel 4.8 Ms 11.1 11.3  - \nSINAD(4)Signal-to-\nnoise and \ndistortion \nratio Single endedFast channel 5.1 Ms 66 67 -\ndBSlow channel 4.8 Ms  66 67 -\nDifferentialFast channel 5.1 Ms  69 70 -\nSlow channel 4.8 Ms  69 70 -\nElectrical characteristics STM32F303xB STM32F303xC\n110/149 DS9118 Rev 14SNR(4) Signal-to-\nnoise ratio ADC clock freq. ≤  72 MHz\nSampling freq ≤  5 Msps\nVDDA = VREF+ = 3.3 V\n25°C\n100-pin package Single endedFast channel 5.1 Ms 66 67  - \ndBSlow channel 4.8 Ms 66 67  - \nDifferentialFast channel 5.1 Ms 69 70  - \nSlow channel 4.8 Ms 69 70  - \nTHD(4)Total \nharmonic distortion Single endedFast channel 5.1 Ms  - -76 -76\nSlow channel 4.8 Ms  - -76 -76\nDifferentialFast channel 5.1 Ms  - -80 -80\nSlow channel 4.8 Ms  - -80 -80\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC accuracy vs. negative Injection Current: Injecting negative cu rrent on any analog input pins  should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.  \nAny positive injection current with in the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Guaranteed by characterization results.\n4. Value measured with a -0.5 dB full  scale 50 kHz sine wave input signal.Table 70. ADC accuracy - limited test conditions, 100-pin packages  (1)(2) (continued)\nSymbol Parameter ConditionsMin\n(3) TypMax\n(3) Unit\nDS9118 Rev 14 111/149STM32F303xB STM32F303xC Electrical characteristics\n125          Table 71. ADC accuracy, 100-pin packages(1)(2)(3) \nSymbol Parameter Conditions Min (4)Max(4)Unit\nETTotal \nunadjusted \nerror\nADC clock freq. ≤  72 MHz,\nSampling freq. ≤  5 Msps\n2 V ≤  VDDA , VREF+ ≤  3.6  V\n100-pin packageSingle \nEndedFast channel 5.1 Ms  - ±6.5\nLSBSlow channel 4.8 Ms  - ±6.5\nDifferentialFast channel 5.1 Ms  - ±4\nSlow channel 4.8 Ms  - ±4\nEO Offset errorSingle \nEndedFast channel 5.1 Ms  - ±3\nSlow channel 4.8 Ms  - ±3\nDifferentialFast channel 5.1 Ms  - ±2\nSlow channel 4.8 Ms  - ±2\nEG Gain errorSingle \nEndedFast channel 5.1 Ms  - ±6\nSlow channel 4.8 Ms  - ±6\nDifferentialFast channel 5.1 Ms  - ±3\nSlow channel 4.8 Ms  - ±3\nEDDifferential \nlinearity \nerrorSingle \nEndedFast channel 5.1 Ms  - ±1.5\nSlow channel 4.8 Ms  - ±1.5\nDifferentialFast channel 5.1 Ms  - ±1.5\nSlow channel 4.8 Ms  - ±1.5\nELIntegral \nlinearity errorSingle \nEndedFast channel 5.1 Ms  - ±2\nSlow channel 4.8 Ms  - ±3\nDifferentialFast channel 5.1 Ms  - ±2\nSlow channel 4.8 Ms  - ±2\nENOB\n(5)Effective \nnumber of \nbitsSingle \nEndedFast channel 5.1 Ms 10.4  - \nbitsSlow channel 4.8 Ms 10.2  - \nDifferentialFast channel 5.1 Ms 10.8  - \nSlow channel 4.8 Ms 10.8  - \nElectrical characteristics STM32F303xB STM32F303xC\n112/149 DS9118 Rev 14          SINAD\n(5)Signal-to-\nnoise and \ndistortion ratio\nADC clock freq. ≤  72 MHz,\nSampling freq. ≤  5 Msps,\n2 V ≤  V\nDDA, VREF+ ≤  3.6  V\n100-pin packageSingle \nEndedFast channel 5.1 Ms 64  - \ndBSlow channel 4.8 Ms 63  - \nDifferentialFast channel 5.1 Ms 67  - \nSlow channel 4.8 Ms 67  - \nSNR(5)Signal-to-\nnoise ratioSingle \nEndedFast channel 5.1 Ms 64  - \nSlow channel 4.8 Ms 64  - \nDifferentialFast channel 5.1 Ms 67  - \nSlow channel 4.8 Ms 67  - \nTHD(5)Total \nharmonic distortionSingle \nEndedFast channel 5.1 Ms  - -74\nSlow channel 4.8 Ms  - -74\nDifferentialFast channel 5.1 Ms  - -78\nSlow channel 4.8 Ms  - -76\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC accuracy vs. negative Injection Current: Injecting negat ive current on any analog input pins should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.  \nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. Guaranteed by characterization results.\n5. Value measured with a -0.5 dB full  scale 50 kHz sine wave input signal.Table 71. ADC accuracy, 100-pin packages(1)(2)(3) (continued)\nSymbol Parameter Conditions Min (4)Max(4)Unit\nDS9118 Rev 14 113/149STM32F303xB STM32F303xC Electrical characteristics\n125          \nTable 72. ADC accuracy - limited test conditions, 64-pin packages(1)(2) \nSymbol Parameter ConditionsMin\n(3) TypMax\n(3) Unit\nETTotal \nunadjusted \nerror\nADC clock freq. ≤  72 MHz\nSampling freq. ≤  5 Msps\nVDDA = 3.3 V\n25°C\n64-pin package Single endedFast channel 5.1 Ms - ±4 ±4.5\nLSBSlow channel 4.8 Ms - ±5.5 ±6\nDifferentialFast channel 5.1 Ms - ±3.5 ±4\nSlow channel 4.8 Ms - ±3.5 ±4\nEO Offset error Single endedFast channel 5.1 Ms - ±2 ±2\nSlow channel 4.8 Ms - ±1.5 ±2\nDifferentialFast channel 5.1 Ms - ±1.5 ±2\nSlow channel 4.8 Ms - ±1.5 ±2\nEG Gain error Single endedFast channel 5.1 Ms - ±3 ±4\nSlow channel 4.8 Ms - ±5 ±5.5\nDifferentialFast channel 5.1 Ms - ±3 ±3\nSlow channel 4.8 Ms - ±3 ±3.5\nEDDifferential \nlinearity \nerror Single endedFast channel 5.1 Ms - ±1 ±1\nSlow channel 4.8 Ms - ±1 ±1\nDifferentialFast channel 5.1 Ms - ±1 ±1\nSlow channel 4.8 Ms - ±1 ±1\nELIntegral \nlinearity error Single endedFast channel 5.1 Ms - ±1.5 ±2\nSlow channel 4.8 Ms - ±2 ±3\nDifferentialFast channel 5.1 Ms - ±1.5 ±1.5\nSlow channel 4.8 Ms - ±1.5 ±2\nENOB\n(4)Effective \nnumber of \nbits Single endedFast channel 5.1 Ms 10.8 10.8 -\nbitSlow channel 4.8 Ms 10.8 10.8 -\nDifferentialFast channel 5.1 Ms 11.2 11.3 -\nSlow channel 4.8 Ms 11.2 11.3 -\nSINAD\n(4)Signal-to-\nnoise and distortion \nratio Single endedFast channel 5.1 Ms 66 67 -\ndBSlow channel 4.8 Ms 66 67 -\nDifferentialFast channel 5.1 Ms 69 70 -\nSlow channel 4.8 Ms 69 70 -\nElectrical characteristics STM32F303xB STM32F303xC\n114/149 DS9118 Rev 14SNR(4)Signal-to-\nnoise ratio ADC clock freq. ≤  72 MHz\nSampling freq ≤  5 Msps\nVDDA = 3.3 V\n25°C\n64-pin package Single endedFast channel 5.1 Ms 66 67 -\ndBSlow channel 4.8 Ms 66 67 -\nDifferentialFast channel 5.1 Ms 69 70 -\nSlow channel 4.8 Ms 69 70 -\nTHD(4)Total \nharmonic distortion Single endedFast channel 5.1 Ms - -80 -80\nSlow channel 4.8 Ms - -78 -77\nDifferentialFast channel 5.1 Ms - -83 -82\nSlow channel 4.8 Ms - -81 -80\n1. ADC DC accuracy values are measured after internal calibration.\n2. ADC accuracy vs. negative Injection Current: Injecting negative  current on any analog input pi ns should be avoided as this \nsignificantly reduces the accuracy of  the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins wh ich may potentially inject negative current.  \nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Guaranteed by characterization results.\n4. Value measured with a -0.5 dB full  scale 50 kHz sine wave input signal.Table 72. ADC accuracy - limited test conditions, 64-pin packages(1)(2) (continued)\nSymbol Parameter ConditionsMin\n(3) TypMax\n(3) Unit\nDS9118 Rev 14 115/149STM32F303xB STM32F303xC Electrical characteristics\n125          \nTable 73. ADC accura cy, 64-pin packages(1)(2)(3) \nSymbol Parameter Conditions Min(4) Max\n(4) Unit\nETTotal \nunadjusted \nerror\nADC clock freq. ≤  72 MHz,\nSampling freq. ≤  5 Msps\n2.0 V ≤  VDDA ≤  3.6 V\n64-pin package Single endedFast channel 5.1 Ms - ±6.5\nLSBSlow channel 4.8 Ms - ±6.5\nDifferentialFast channel 5.1 Ms - ±4\nSlow channel 4.8 Ms - ±4.5\nEO Offset error Single endedFast channel 5.1 Ms - ±3\nSlow channel 4.8 Ms - ±3\nDifferentialFast channel 5.1 Ms - ±2.5\nSlow channel 4.8 Ms - ±2.5\nEG Gain error Single endedFast channel 5.1 Ms - ±6\nSlow channel 4.8 Ms - ±6\nDifferentialFast channel 5.1 Ms - ±3.5\nSlow channel 4.8 Ms - ±4\nEDDifferential \nlinearity \nerror Single endedFast channel 5.1 Ms - ±1.5\nSlow channel 4.8 Ms - ±1.5\nDifferentialFast channel 5.1 Ms - ±1.5\nSlow channel 4.8 Ms - ±1.5\nELIntegral \nlinearity error Single endedFast channel 5.1 Ms - ±3\nSlow channel 4.8 Ms - ±3.5\nDifferentialFast channel 5.1 Ms - ±2\nSlow channel 4.8 Ms - ±2.5\nENOB\n(5)Effective \nnumber of \nbits Single endedFast channel 5.1 Ms 10.4 -\nbitsSlow channel 4.8 Ms 10.4 -\nDifferentialFast channel 5.1 Ms 10.8 -\nSlow channel 4.8 Ms 10.8 -\nSINAD\n(5)Signal-to-\nnoise and distortion \nratio Single endedFast channel 5.1 Ms 64 -\ndBSlow channel 4.8 Ms 63 -\nDifferentialFast channel 5.1 Ms 67 -\nSlow channel 4.8 Ms 67 -\nElectrical characteristics STM32F303xB STM32F303xC\n116/149 DS9118 Rev 14          \n          SNR(5)Signal-to-\nnoise ratio\nADC clock freq. ≤  72 MHz,\nSampling freq ≤  5 Msps,\n2 V ≤  VDDA ≤  3.6 V\n64-pin package Single endedFast channel 5.1 Ms 64 -\ndBSlow channel 4.8 Ms 64 -\nDifferentialFast channel 5.1 Ms 67 -\nSlow channel 4.8 Ms 67 -\nTHD(5)Total \nharmonic distortion Single endedFast channel 5.1 Ms - -75\nSlow channel 4.8 Ms - -75\nDifferentialFast channel 5.1 Ms - -79\nSlow channel 4.8 Ms - -78\n1. ADC DC accuracy values are m easured after internal calibration.\n2. ADC accuracy vs. negative Injection Current: Injecting negative current on any analog input pins should be avoided as this \nsignificantly reduces the ac curacy of the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potentially inject negative current.  \nAny positive injection current wi thin the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in Section 6.3.14  does not affect the ADC \naccuracy.\n3. Better performance may be achieved in restricted VDDA, frequency and temperature ranges.\n4. Guaranteed by characterization results.\n5. Value measured with a -0.5 dB full scale 50 kHz sine wave input signal.Table 73. ADC accuracy, 64-pin packages(1)(2)(3) (continued)\nSymbol Parameter Conditions Min(4) Max\n(4) Unit\nTable 74. ADC accuracy at 1MSPS(1)(2) \nSymbol Parameter Test conditions Typ Max(3)Unit\nET Total unadjusted error\nADC Freq ≤ 72 MHz  \nSampling Freq ≤ 1MSPS  \n2.4 V ≤ VDDA = VREF+ ≤ 3.6 V\nSingle-ended modeFast channel ±2.5 ±5\nLSBSlow channel ±3.5 ±5\nEO Offset errorFast channel ±1 ±2.5\nSlow channel ±1.5 ±2.5\nEG Gain errorFast channel ±2 ±3\nSlow channel ±3 ±4\nED Differential linearity errorFast channel ±0.7 ±2\nSlow channel ±0.7 ±2\nEL Integral linearity errorFast channel ±1 ±3\nSlow channel ±1.2 ±3\n1. ADC DC accuracy values are m easured after internal calibration.\n2. ADC accuracy vs. negative Injection Current: Injecting negativ e current on any analog input pi ns should be avoided as this \nsignificantly reduces the ac curacy of the conversion being performed on another analog input. It is recommended to add a \nSchottky diode (pin to ground) to analog pins which may potentia lly inject negative current.. Any positive injection current \nwithin the limits specified for IINJ(PIN) and ∑IINJ(PIN) in Section 6.3.14: I/O port characteristics  does not affect the ADC \naccuracy.\n3. Guaranteed by characterization results.\nDS9118 Rev 14 117/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 34. ADC accuracy characteristics\nFigure 35. Typical connection diagram using the ADC\n1. Refer to Table 68  for the values of RAIN.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 7  pF). A high Cparasitic  value will downgrade conversion accuracy. To remedy \nthis, fADC should be reduced.\nGeneral PCB design guidelines\nPower supply decoupling should be performed as shown in Figure  11. The 10 nF capacitor \nshould be ceramic (good quality) and it should be placed as close as possible to the chip.(1) Example of an actu al transfer curve\n(2) The ideal transfer curve\n(3) End point correlation line4095\n4094\n4093\n5\n4\n3\n2\n1\n07\n6\n12 3 456 7 4093 4094 4095 4096(1)(2)\n(3)\nai14395eET = Total unadjusted Error: maximum deviation\nbetween the actual and the ideal transfer curves.E\nO = Offset Error: deviation between the first actual\ntransition and the last actual one.E\nG = Gain Error: deviation between the last ideal\ntransition and the last actual one.E\nD = Differential Linearity Error: maximum deviation\nbetween actual steps and the ideal one.\nEL = Integral Linearity Error: maximum deviation\nbetween any actual transition and the end-point\ncorrelation line.\nVSSA VDDA1 LSB IDEALEDEL EOETEG[1LSB IDEAL  = VREF+\n4096VDDA\n4096(or               depending on package)\n12-bit\nconverterSample and hold ADC\nconverter\nRAIN(1)AINx\nVAIN CparasiticVDD\nVT\n0.6 V\nVT\n0.6 VIL ± 1 μARADC\nCADC\nMS19881V3\nElectrical characteristics STM32F303xB STM32F303xC\n118/149 DS9118 Rev 146.3.19 DAC electri cal specifications\n          Table 75. DAC characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 2.4 - 3.6 V\nRLOAD(1)Resistive load DAC output \nbuffer ONConnected to VSSA 5- -\nkΩ\nConnected to VDDA 25 - -\nRO(1)Output impedance DAC output buffer OFF - - 15 k Ω\nCLOAD(1)Capacitive load DAC output buffer ON - - 50 pF\nVDAC_OUT  (1)Voltage on DAC_OUT \noutputCorresponds to 12-bit input \ncode (0x0E0) to (0xF1C) at \nVDDA = 3.6 V  \nand (0x155) and (0xEAB) at \nVDDA = 2.4 V DAC output buffer \nON.0.2 - VDDA – 0.2 V\nDAC output buffer OFF - 0.5 VDDA - 1LSB mV\nIDDA(3)DAC DC current \nconsumption in quiescent mode (Standby mode)\n(2)With no load, middle code (0x800) on the input.-- 3 8 0 µ A\nWith no load, worst code \n(0xF1C) on the input.-- 4 8 0 µ A\nDNL\n(3)Differential non linearity \nDifference between two \nconsecutive code-1LSB)Given for a 10-bit input code - - ±0.5 LSB\nGiven for a 12-bit input code - - ±2 LSB\nINL(3)Integral non linearity \n(difference between \nmeasured value at Code i and the value at Code i on a \nline drawn between Code 0 \nand last Code 4095)Given for a 10-bit input code - - ±1 LSB\nGiven for a 12-bit input code - - ±4 LSB\nOffset\n(3)Offset error (difference \nbetween measured value at \nCode (0x800) and the ideal \nvalue = VDDA/2)-- - ± 1 0 m V\nGiven for a 10-bit input code at \nVDDA = 3.6 V-- ± 3 L S B\nGiven for a 12-bit input code at \nVDDA = 3.6 V-- ± 1 2 L S B\nGain error(3)Gain error Given for a 12-bit input code - - ±0.5 %\ntSETTLING(3)Settling time (full scale: for a \n12-bit input code transition \nbetween the lowest and the highest input codes when \nDAC_OUT reaches final \nvalue ±1LSBC\nLOAD  ≤ 50 pF, \nRLOAD  ≥ 5  k Ω-3 4 µ s\nUpdate \nrate(3)Max frequency for a correct \nDAC_OUT change when \nsmall variation in the input code (from code i to i+1LSB)C\nLOAD  ≤ 50 pF, \nRLOAD  ≥ 5  k Ω-- 1 M S / s\nDS9118 Rev 14 119/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 36. 12-bit buffered /non-buffered DAC\n1. The DAC integrates an output buffer that can be used to r educe the output impedance and to dr ive external loads directly \nwithout the use of an external operational amplifier. The buffer can be bypassed by configuring the BOFFx bit in the \nDAC_CR register.tWAKEUP(3)Wakeup time from off state \n(Setting the ENx bit in the \nDAC Control register)CLOAD  ≤ 50 pF, \nRLOAD  ≥ 5  k Ω- 6.5 10 µs\nPSRR+ (1)Power supply rejection ratio \n(to VDDA) (static DC \nmeasurementCLOAD  = 50 pF, \nNo RLOAD  ≥ 5  k Ω,  -– 6 7  – 4 0 d B\n1. Guaranteed by design.\n2. Quiescent mode refers to the state of the DAC a keeping  steady value on the output, so  no dynamic consumption is \ninvolved.\n3. Guaranteed by characterization results.Table 75. DAC characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nRL\nCLBuffered/Non-buffered DAC\nDAC_OUTxBuffer(1)\n12-bit \ndigital to \nanalog \nconverter \nai17157V3\nElectrical characteristics STM32F303xB STM32F303xC\n120/149 DS9118 Rev 146.3.20 Comparator characteristics\n          Table 76. Comparator characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nVDDA Analog supply voltage - 2 - 3.6\nV VINComparator input voltage \nrange-0 - VDDA\nVBG Scaler input voltage - - 1.2 -\nVSC Scaler offset voltage - - ±5 ±10 mV\ntS_SCVREFINT  scaler startup \ntime from power downFirst VREFINT  scaler activation after device \npower on-- 1(2)s\nNext activations - - 0.2 ms\ntSTART Comparator startup time Startup time to reach propagation delay \nspecification- - 60 µs\ntDPropagation delay for  \n200 mV step with 100 mV overdriveUltra-low-power mode - 2 4.5\nµs Low-power mode - 0.7 1.5\nMedium power mode - 0.3 0.6\nHigh speed modeV\nDDA ≥ 2.7 V - 50 100\nns\n VDDA < 2.7 V - 100 240\nPropagation delay for full \nrange step with 100 mV \noverdriveUltra-low-power mode - 2 7\nµs Low-power mode - 0.7 2.1\nMedium power mode - 0.3 1.2\nHigh speed modeVDDA ≥ 2.7 V - 90 180\nns\n VDDA < 2.7 V - 110 300\nVoffset Comparator offset error - - ±4 ±10 mV\ndVoffset/dTOffset error temperature \ncoefficient-- 1 8 -µV/°\nC\nIDD(COMP)COMP current \nconsumptionUltra-low-power mode - 1.2 1.5\nµALow-power mode - 3 5\nMedium power mode - 10 15\nHigh speed mode - 75 100\nDS9118 Rev 14 121/149STM32F303xB STM32F303xC Electrical characteristics\n125Figure 37. Maximum VREFINT  scaler startup time from power downVhys Comparator hysteresis No hysteresis  \n(COMPxHYST[1:0]=00)-- 0 -\nmVLow hysteresis  \n(COMPxHYST[1:0]=01)High speed mode 3\n813\nAll other power \nmodes51 0\nMedium hysteresis \n(COMPxHYST[1:0]=10)High speed mode 7\n1526\nAll other power \nmodes91 9\nHigh hysteresis \n(COMPxHYST[1:0]=11)High speed mode 18\n3149\nAll other power \nmodes19 40\n1. Data guaranteed by design.\n2. For more details and conditions, see Figure 37  Maximum VREFINT  scaler startup time from power down.Table 76. Comparator characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nMS36682V1\nElectrical characteristics STM32F303xB STM32F303xC\n122/149 DS9118 Rev 146.3.21 Operational am plifier char acteristics\n          Table 77. Operational amplifier characteristics(1) \nSymbol Parameter Condition Min Typ Max Unit\nVDDA Analog supply voltage - 2.4 - 3.6 V\nCMIR Common mode input range - 0 - VDDA V\nVIOFFSETInput offset \nvoltageMaximum  \ncalibration \nrange25°C, No Load \non output. -- 4\nmVAll \nvoltage/Temp.-- 6\nAfter offset  \ncalibration25°C, No Load \non output. -- 1 . 6\nAll \nvoltage/Temp.-- 3\nΔVIOFFSET Input offset voltage drift - - 5 - µV/°C\nILOAD Drive current - - - 500 µA\nIDDOPAMP ConsumptionNo load,  \nquiescent mode- 690 1450 µA\nTS_OPAMP_VOUTADC sampling time when reading \nthe OPAMP output.-4 0 0 - - n s\nCMRR Common mode rejection ratio - - 90 - dB\nPSRR Power supply rejection ratio DC 73 117 - dB\nGBW Bandwidth - - 8.2 - MHz\nSR Slew rate - - 4.7 - V/µs\nRLOAD Resistive load - 4 - - k Ω\nCLOAD Capacitive load - - - 50 pF\nVOHSAT High saturation voltage(2)Rload = min, \nInput at VDDA.VDDA -100 - -\nmV Rload = 20K, \nInput at VDDA.VDDA -20 - -\nVOLSAT High saturation voltage(2)Rload = min, \ninput at 0V-- 1 0 0\nRload = 20K, \ninput at 0V.-- 2 0\nϕm Phase margin - - 62 - °\ntOFFTRIMOffset trim time: during calibration,  \nminimum time needed between \ntwo steps to have 1 mV accuracy-- - 2 m s\ntWAKEUP Wake up time from OFF state.CLOAD  ≤ 50 pf,  \nRLOAD  ≥ 4 kΩ,  \nFollower configuration-2 . 8 5 µ s\nDS9118 Rev 14 123/149STM32F303xB STM32F303xC Electrical characteristics\n125PGA gain Non inverting gain value --2 - -\n-4 - -\n-8 - --1 6 - -\nR\nnetworkR2/R1 internal resi stance values in \nPGA mode (3)Gain=2 - 5.4/5.4 -\nkΩGain=4 - 16.2/5.4 -\nGain=8 - 37.8/5.4 -\nGain=16 - 40.5/2.7 -\nPGA gain error PGA gain error - -1% - 1%\nIbias OPAMP input bias current - - - ±0.2(4)µA\nPGA BWPGA bandwidth for different non \ninverting gainPGA Gain = 2, \nCload = 50pF, \nRload = 4 K Ω-4 -\nMHzPGA Gain = 4, \nCload = 50pF, \nRload = 4 K Ω-2 -\nPGA Gain = 8, \nCload = 50pF, \nRload = 4 K Ω-1 -\nPGA Gain = 16, \nCload = 50pF, \nRload = 4 K Ω-0 . 5 -\nen Voltage noise density@ 1KHz, Output \nloaded with \n4 KΩ-1 0 9 -\n@ 10KHz, \nOutput loaded \nwith 4 K Ω-4 3 -\n1. Guaranteed by design.\n2. The saturation voltage can be also limited by the Iload (drive current).3. R2 is the internal resistance between OPAMP output and OPAMP inverting input.  \nR1 is the internal resistance between OPAMP inverting input and ground.  \nThe PGA gain =1+R2/R1\n4. Mostly TTa I/O leakage, when used in analog mode.Table 77. Operational amplifier characteristics(1) (continued)\nSymbol Parameter Condition Min Typ Max Unit\nnV\nHz-----------\nElectrical characteristics STM32F303xB STM32F303xC\n124/149 DS9118 Rev 14Figure 38. OPAMP voltage noise versus frequency \n6.3.22 Temperature sensor characteristics\n          \n          \nTable 78. TS characteristics \nSymbol Parameter Min Typ Max Unit\nTL(1)\n1. Guaranteed by design.VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope 4.0 4.3 4.6 mV/°C\nV25 Voltage at 25 °C 1.34 1.43 1.52 V\ntSTART(1)Startup time 4 - 10 µs\nTS_temp(1)(2)\n2. Shortest sampling time can be determined in the application by multiple iterations.ADC sampling time when reading the \ntemperature2.2 - - µs\nTable 79. Temperature sensor calibration values \nCalibration value name Description Memory address\nTS_CAL1TS ADC raw data acquired at \ntemperature of 30 °C,  \nVDDA= 3.3 V0x1FFF F7B8 - 0x1FFF F7B9\nTS_CAL2TS ADC raw data acquired at \ntemperature of 110 °C  \nVDDA= 3.3 V0x1FFF F7C2 - 0x1FFF F7C3\nDS9118 Rev 14 125/149STM32F303xB STM32F303xC Electrical characteristics\n1256.3.23 VBAT monitoring characteristics\n          Table 80. VBAT monitoring characteristics \nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K Ω \nQ Ratio on VBAT measurement - 2 -\nEr(1)\n1. Guaranteed by design.Error on Q -1 - +1 %\nTS_vbat(1)(2)\n2. Shortest sampling time can be determined in  the application by multiple iterations.ADC sampling time when reading the VBAT\n1mV accuracy 2.2 - - µs\nPackage information STM32F303xB STM32F303xC\n126/149 DS9118 Rev 147 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n7.1 LQFP100 – 14 x 14 mm, lo w-profile quad flat package  \ninformation\nFigure 39. LQFP100 – 14 x 14 mm, low-profile quad flat package outline\n1. Drawing is not to scale.\n          eIDENTIFICATIONPIN 1GAUGE PLANE0.25 mmSEATING PLANE\nD\nD1\nD3\nE3\nE1\nEKccc CC\n1 25261007675 51\n50\n1L_ME_V5A2A\nA1\nL1Lcb\nA1\nTable 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.60 - - 0.063\nA1 0.05 - 0.15 0.002 - 0.0059\nDS9118 Rev 14 127/149STM32F303xB STM32F303xC Package information\n142Figure 40. LQFP100 – 14 x 14 mm, low-profile quad flat package recommended \nfootprint\n1. Dimensions are in millimeters.A2 1.35 1.40 1.45 0.0531 0.0551 0.0571\nb 0.17 0.22 0.27 0.0067 0.0087 0.0106\nc 0.09 - 0.2 0.0035 - 0.0079\nD 15.80 16.00 16.2 0.622 0.6299 0.6378\nD1 13.80 14.00 14.2 0.5433 0.5512 0.5591D3 - 12.00 - - 0.4724 -\nE 15.80 16.00 16.2 0.622 0.6299 0.6378\nE1 13.80 14.00 14.2 0.5433 0.5512 0.5591E3 - 12.00 - - 0.4724 -\ne - 0.50 - - 0.0197 -\nL 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1 - 1.00 - - 0.0394 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.08 - - 0.0031\n1. Values in inches are converted fr om mm and rounded to 4 decimal digits.Table 81. LQPF100 – 14 x 14 mm, low-profile quad flat package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n75 51\n50 760.5\n0.3\n16.7 14.3\n100 26\n12.3251.2\n16.71\nai14906c\nPackage information STM32F303xB STM32F303xC\n128/149 DS9118 Rev 14LQFP100 device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 41. LQFP100 – 14 x 14 mm, low-profile quad flat package top view example\n1. Parts marked as ES or E or accompanied by an engin eering sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MSv36501V2Revision codeProduct identification(1)\nDate code\nPin 1 \nindentifierSTM32F303\nVCT6    R\nYWW\n\nDS9118 Rev 14 129/149STM32F303xB STM32F303xC Package information\n1427.2 LQFP64 – 10 x 10 mm, low- profile quad flat package  \ninformation\nFigure 42. LQFP64 – 10 x 10 mm, lo w-profile quad flat package outline\n1. Drawing is not to scale.\n          \n          Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical \ndata \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA  -  - 1.60 - - 0.0630\nA1 0.05 - 0.15 0.0020 - 0.0059\nA2 1.350 1.40 1.45 0.0531 0.0551 0.0571\nb 0.17 0.22 0.27 0.0067 0.0087 0.0106\nc 0.09 - 0.20 0.0035 0.0079\nD - 12.00 - - 0.4724 -\nD1 - 10.00 - - 0.3937 -\nD3 - 7.50 - - 0.2953 -\nE - 12.00 - - 0.4724 -5W_ME_V3A1A2ASEATING PLANE\nccc C\nbC\nc\nA1\nL\nL1K\nIDENTIFICATIONPIN 1D\nD1\nD3\ne1 16173233 48\n49\n64\nE3\nE1\nEGAUGE PLANE0.25 mm\nPackage information STM32F303xB STM32F303xC\n130/149 DS9118 Rev 14Figure 43. LQFP64 – 10 x 10 mm, low-profile quad flat package recommended \nfootprint\n1. Dimensions are in millimeters.E1 - 10.00 - - 0.3937 -\nE3 - 7.50 - - 0.2953 -\ne - 0.50 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1 - 1.00  - - 0.0394 -\nccc - - 0.08 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 82. LQFP64 – 10 x 10 mm, low-profile quad flat package mechanical data \n(continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n48\n32 49\n64 17\n1 161.20.333\n10.312.7\n10.30.5\n7.8\n12.7\nai14909c\nDS9118 Rev 14 131/149STM32F303xB STM32F303xC Package information\n142LQFP64 device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 44. LQFP64 – 10 x 10 mm, low-profile quad flat package top view example\n1. Parts marked as ES or E or accompanied by an engin eering sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MSv36502V1Revision code\nSTM32F303Product identification(1)\nDate code\nYW W\nPin 1 \nindentifier\nRCT6R\nPackage information STM32F303xB STM32F303xC\n132/149 DS9118 Rev 147.3 LQFP48 – 7 x 7 mm, low- profile quad flat package  \ninformation\nFigure 45. LQFP48 – 7 x 7 mm, low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 83. LQFP48 – 7 x 7 mm, low-profile quad flat package mechanical \ndata \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA -  - 1.60 - - 0.0630\nA1 0.05  - 0.15 0.0020 - 0.0059A2 1.35 1.40 1.45 0.0531 0.0551 0.0571\nb 0.17 0.22 0.27 0.0067 0.0087 0.0106\nc 0.09  - 0.20 0.0035 - 0.0079\nD 8.80 9.00 9.20 0.3465 0.3543 0.3622\nD1 6.80 7.00 7.20 0.2677 0.2756 0.2835D3  - 5.50  - - 0.2165  -\nE 8.80 9.00 9.20 0.3465 0.3543 0.36225B_ME_V2PIN 1\nIDENTIFICATIONccc CC\nD30.25 mm\nGAUGE PLANE\nb\nA1A\nA2\nc\nA1\nL1LD\nD1\nE3\nE1\nE\ne12 1132425 36\n37\n48SEATING\nPLANE\nK\nDS9118 Rev 14 133/149STM32F303xB STM32F303xC Package information\n142Figure 46. LQFP48 - 7 x 7 mm, low-profil e quad flat package recommended footprint\n1. Dimensions are in millimeters.E1 6.80 7.00 7.20 0.2677 0.2756 0.2835\nE3  - 5.50  - - 0.2165  -\ne  - 0.50 - - 0.0197  -L 0.45 0.60 0.75 0.0177 0.0236 0.0295\nL1  - 1.00 -  - 0.0394 - \nK0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nccc - - 0.08 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 83. LQFP48 – 7 x 7 mm, low-profil e quad flat package mechanical data \n(continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n9.70 5.807.30\n1224\n0.20\n7.30\n13736\n1.20\n5.80\n9.700.30251.200.50\nai14911d13 48\nPackage information STM32F303xB STM32F303xC\n134/149 DS9118 Rev 14LQFP48 device marking\nThe following figure gives an example of topside marking orientation versus pin 1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 47. LQFP48 - 7 x 7 mm, low-profile quad flat package top view example\n1. Parts marked as ES or E or accompanied by an engin eering sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.(1)Product\nidentification STM32F303\nCCT6\nRYW W\nPin 1 \nidentificationRevision codeDate code\nMS36605V1\n\nDS9118 Rev 14 135/149STM32F303xB STM32F303xC Package information\n1427.4 WLCSP100 - 0.4 mm pitch wa fer level chip scale package \ninformation\nFigure 48. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale\npackage outline\n1. Drawing is not to scale.A\nK\nWLCSP100L_A01Q_ME_V1A1 ORIENTATION \nREFERENCEFRONT VIEWBOTTOM VIEW\nSIDE VIEWDETAIL AA1 BALL LOCATION\n(4X)aaa\nTOP VIEW\nWAFER BACK SIDEROTATED 90°DETAIL A\nPackage information STM32F303xB STM32F303xC\n136/149 DS9118 Rev 14          Table 84. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale\npackage mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Min Typ Max Typ Min Max\nA 0.525 0.555 0.585 0. 0207 0.0219 0.0230\nA1 - 0.17 - - 0.0067 -A2 - 0.38 - - 0.0150 -\nA3\n(2)\n2. Back side coating.- 0.025 - - 0.0010 -\nØ b(3)\n3. Dimension is measured at the maximum bump diameter parallel to primary datum Z.0.22 0.25 0.28 - 0.0098 0.0110\nD 4.166 4.201 4.236 - 0.1654 0.1668\nE 4.628 4.663 4.698 - 0.1836 0.1850\ne - 0.4 - - 0.0157 -\ne1 - 3.6 - - 0.1417 -e2 - 3.6 - - 0.1417 -\nF - 0.3005 - - 0.0118 -\nG - 0.5315 - - 0.0209 -\nN - 100 - - 3.9370 -\naaa - 0.1 - - 0.0039 -bbb - 0.1 - - 0.0039 -\nccc - 0.1 - - 0.0039 -\nddd - 0.05 - - 0.0020 -eee - 0.05 - - 0.0020 -\nDS9118 Rev 14 137/149STM32F303xB STM32F303xC Package information\n142Figure 49. WLCSP100 – 100L, 4.166 x 4.628 mm 0.4 mm pitch wafer level chip scale\n package recommended footprint\n          Table 85. WLCSP100 recommended PCB design rules (0.4 mm pitch) \nDimension Recommended values\nPitch 0.4 mm\nDpad 0.225 mm\nDsm 0.290 mm\nStencil thickness 0.1 mmWLCSP100L_A01Q_FP_V1Dpad\nDsm\nPackage information STM32F303xB STM32F303xC\n138/149 DS9118 Rev 14WLCSP100 device marking \nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nThe printed markings may differ depending on the supply chain.\nOther optional marking or inse t/upset marks, which identify the parts throughout supply \nchain operations, are not indicated below.\nFigure 50. WLCSP100, 0.4 mm pitch wafer level chip scale package\ntop view example\n1. Parts marked as ES or E or accompanied by an engin eering sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.MSv40444V1Ball A1 identifier\nProduct identification(1)\nYW W RRevision code32F303VC6\nDS9118 Rev 14 139/149STM32F303xB STM32F303xC Package information\n1427.5 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable  24: General operating conditions on page  60.\nThe maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-am bient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n          \n7.5.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test  Method Environment Conditions - Natural \nConvection (Still Air). Ava ilable from www.jedec.orgTable 86. Package thermal characteristics \nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nLQFP64 - 10 × 10 mm / 0.5 mm pitch45\n°C/WThermal resistance junction-ambient  \nLQFP48 - 7 × 7 mm55\nThermal resistance junction-ambient  \nLQFP100 - 14 × 14 mm / 0.5 mm pitch 41\nThermal resistance junction-ambient  \nWLCSP100 - 0.4 mm pitch 40\nPackage information STM32F303xB STM32F303xC\n140/149 DS9118 Rev 147.5.2 Selecting the product temperature range\nWhen ordering the microcontroller, the temperature range is specified in the ordering \ninformation scheme shown in Section  8: Ordering information .\nEach temperature range suffix corresponds to a specific guaranteed ambient temperature at \nmaximum dissipation and, to a spec ific maximum junction temperature.\nAs applications do not commonly use the STM32F303xB/STM32F303xC at maximum \ndissipation, it is useful to calculate the exact power consum ption and junction temperature \nto determine which temper ature range will be best su ited to the application.\nThe following examples show how to calculat e the temperature range needed for a given \napplication.\nExample 1: High-performance application\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 82 °C (measured according to JESD51-2), \nIDDmax  = 50 mA, VDD = 3.5 V, maximum 3 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V and maximum 2 I/Os used  at the same time in output \nat low level with IOL = 20 mA, VOL= 1.3 V\nPINTmax  = 50 mA × 3.5 V= 175 mW\nPIOmax  = 3 × 8 mA × 0.4 V + 2 × 20 mA × 1.3 V = 61.6 mW\nThis gives: PINTmax  = 175 mW and PIOmax  = 61.6 mW:\nPDmax  = 175 + 61.6 = 236.6 mW\nThus: PDmax  = 236.6 mW\nUsing the values obtained in Table  86 TJmax is calculated as follows:\n– For LQFP64, 45°C/W T\nJmax = 82 °C + (45°C/W × 236.6 mW) = 82 °C + 10.65 °C = 92.65 °C\nThis is within the range of the suffix 6 version parts (–40 < TJ < 105 °C).\nIn this case, parts must be ordered at least with the temperature range suffix 6 (see \nSection  8: Ordering information ).\nDS9118 Rev 14 141/149STM32F303xB STM32F303xC Package information\n142Example 2: High-temperature application\nUsing the same rules, it is possible to address applications that run at high ambient \ntemperatures with a low dissipation, as long as junction temperature TJ remains within the \nspecified range.\nAssuming the following ap plication conditions:\nMaximum ambient temperature TAmax = 115 °C (measured according to JESD51-2), \nIDDmax  = 20 mA, VDD = 3.5 V, maximum 9 I/Os used at the same time in output at low \nlevel with IOL = 8 mA, VOL= 0.4 V\nPINTmax  = 20 mA × 3.5 V= 70 mW\nPIOmax  = 9 × 8 mA × 0.4 V = 28.8 mW\nThis gives: PINTmax  = 70 mW and PIOmax  = 28.8 mW:\nPDmax  = 70 + 28.8 = 98.8 mW\nThus: PDmax  = 98.8 mW\nUsing the values obtained in Table  86 TJmax is calculated as follows:\n– For LQFP100, 41°C/W T\nJmax = 115 °C + (41°C/W × 98.8 mW) = 115 °C + 4.05 °C = 119.05 °C\nThis is within the range of the suffix 7 version parts (–40 < TJ < 125 °C).\nIn this case, parts must be ordered at least with the temperature range suffix 7 (see \nSection  8: Ordering information ).\nOrdering information STM32F303xB STM32F303xC\n142/149 DS9118 Rev 148 Ordering information\n          \nFor a list of available options (speed, package, etc.) or for further information on any aspect \nof this device, please contact your nearest ST sales office.Table 87. Ordering information scheme \nExample: STM32 F 303 R B T 6 xxx\nDevice family\nSTM32 = Arm-based 32-bit microcontroller\nProduct type\nF = general-purpose\nDevice subfamily\n303 = STM32F303xx\nPin count\nC = 48 pins\nR = 64 pins\nV = 100 pins\nFlash memory size\nB = 128 Kbytes of Flash memory C = 256 Kbytes of Flash memory \nPackage\nT = LQFP\nY = WLCSP\nTemperature range\n6 = Industrial temperature range, –40 to 85 °C\n7 = Industrial temperature range, –40 to 105 °C\nOptions\nxxx = programmed partsTR = tape and reel\nDS9118 Rev 14 143/149STM32F303xB STM32F303xC Revision history\n1489 Revision history\n          Table 88. Document revision history \nDate Revision Changes\n22-Jun-2012 1 Initial release\n07-Sep-2012 2Modified Features  on cover page.\nModified Table 2: STM32F301xx family device features and peripheral \ncounts\nAdded clock tree to Section 3.9: Cl ocks and startup\nAdded Table 10: STM32F302xB/STM3 2F302xC I2C implementation\nAdded Table 11: USART features\nAdded Table 12: STM32F302xB/STM32F302xC SPI/I2S implementation\nModified Table 13: Capacitive sensing GPIOs available on \nSTM32F302xB/STM32F302xC devices\nModified Figure 7 , Figure 8  and Figure 9: STM32F302xB/STM32F302xC \nLQFP100 pinout\nModified Table 16: STM32F302xB/STM32F302xC pin definitions\nModified Figure 11: Power supply scheme\nModified Table 21: Voltage characteristics\nModified Table 22: Current characteristics\nModified Table 25: Operating conditions at power-up / power-down\nAdded footnote to Table 31: Typical and maximum current consumption \nfrom the VDDA supply\nAdded footnote to Table 35  and Table 36: Typical current consumption in \nSleep mode, code running from Flash or RAM\nRemoved table “Switching output I/ O current consumption” and table \n“Peripheral current consumption”\nAdded note under Figure 17: Typical application with a 32.768 kHz \ncrystal\nUpdated Table 44: HSI oscillator characteristics\nUpdated Wakeup time from low-power mode  and Table 39: Low-power \nmode wakeup timings\nUpdated Table 47: Flash memory characteristics\nUpdated Table 52: Electrical sensitivities\nUpdated Table 53: I/O current injection susceptibility\nUpdated Table 54: I/O static characteristics\nUpdated Table 55: Output voltage characteristics\nUpdated Table 57: NRST pin characteristics\nUpdated Table 63: SPI characteristics\nUpdated Table 64: I2S characteristics\nCorrected LQFP100 in Section 7.2.3: Selecting the product temperature \nrange\n21-Sep-2012 3 Updated Table 63: SPI characteristics\nRevision history STM32F303xB STM32F303xC\n144/149 DS9118 Rev 1405-Dec-2012 4Updated first page  \nRemoved references to VDDSDx and VSSSD  \nAdded reference to PM0214 in Section 1  \nMoved Temp. sensor calibartion values to Table 79  and VREF calibration \nvalues to Table 29  \nUpdated Table 3: STM32F303xx family device features and peripheral \ncounts  \nUpdated Section 3.4: Embedded SRAM  \nUpdated Section 3.2: Memory protection unit (MPU)  \nUpdated Section 3.24: Universal serial bus (USB)  \nModified Section 3.26: Touch sensing controller (TSC)  \nUpdated heading of Table 11: USART features  \nUpdated Table 16: STM32F302xB/STM32F302xC pin definitions  \nAdded notes to PC13, PC14 and PC15 in Table 16: \nSTM32F302xB/STM32F302xC pin definitions  \nUpdated Figure 11: Power supply scheme  \nModified Table 21: Voltage characteristics  \nModified Table 22: Current characteristics  \nModified Table 24: General operating conditions  \nModified Figure 13: Typical VBAT current consumption (LSE and RTC \nON/LSEDRV[1:0] = ’00’)  \nUpdated Section 6.3.14: I/O port characteristics  \nUpdated Table 30: Typical and maximum current consumption from VDD \nsupply at VDD = 3.6V  and Table 31: Typical and maximum current \nconsumption from the VDDA supply  \nUpdated Table 32: Typical and maximum VDD consumption in Stop and \nStandby modes  and Table 33: Typical and maximum VDDA consumption \nin Stop and Standby modes  \nUpdated Table 34: Typical and maximum current consumption from VBAT \nsupply  \nAdded Figure 13: Typical VBAT current consumption (LSE and RTC \nON/LSEDRV[1:0] = ’00’)  \nUpdated Table 35: Typical current consum ption in Run mode, code with \ndata processing running from Flash  and Table 36: Typical current \nconsumption in Sleep mode, code running from Flash or RAM  \nAdded Table 38: Peripheral current consumption  \nAdded Table 37: Switching output  I/O current consumption  \nUpdated Section 6.3.6: Wakeup time from low-power mode  \nModified ESD absolute maximum ratings  \nModified Table 55: Output voltage characteristics  \nUpdated EMI characteristics  \nUpdated Table 56: I/O AC characteristics  \nUpdated Table 53: I/O current injection susceptibility  \nUpdated Table 58: TIMx characteristics  \nUpdated Section 7.4: WLCSP100 - 0.4 mm pitch wafer level chip scale \npackage information  \nAdded Table 69: Maximum ADC RAIN  \nAdded Table 70: ADC accuracy - limited test conditions, 100-pin \npackages  \nUpdated Table 64: ADC accuracy - limited test conditions 2)  \nUpdated Table 75: DAC characteristics  \nUpdated Table 77: Operational amplifier characteristics  \nUpdated figures and tables in Section 7: Package informationTable 88. Document revision history (continued)\nDate Revision Changes\nDS9118 Rev 14 145/149STM32F303xB STM32F303xC Revision history\n14808-Jan-2013 5Updated Vhys and Ilkg in Table 54: I/O static characteristics .\nUpdated VIL(NRST) , VIH(NRST) , and VNF(NRST) in Table 57: NRST pin \ncharacteristics .\nUpdated Table 70: ADC accuracy - limited test conditions, 100-pin \npackages  and Table 64: ADC accuracy - limited test conditions 2) .\n24-Jun-2013 6Replaced Cortex-M4F with Cortex M4 with FPU\nUpdated Core, Memories and SPI bullet points in Features\nRemoved 8KB CCM SRAM from STM32F302xx devices, updated \nFigure 2: STM32F303xB/STM32F303xC block diagram  and Table 3: \nSTM32F303xx family device features and peripheral counts\nUpdated Section 3.4: Embedded SRAM\nAdded VREF+ in Section 3.14: Digital-to-analog converter (DAC)\nRemoved DMA support for UART5 in Table 11: USART features\nAdded ‘reference clock detection’ bullet in Section 3.18: Real-time clock \n(RTC) and backup registers  \nAdded paragraph ‘The touch s ensing controller is fully...’  in Section 3.26: \nTouch sensing controller (TSC)\nUpdated Comparison of I2C analog and digital filters\nUpdated Section 3.10: General-pur pose input/outputs (GPIOs)\nAdded ‘EVENTOUT’ in Table 16: STM32F302xB/STM32F302xC pin \ndefinitions  and added note to ‘VREF+’ pin\nUpdated ΣIVDD in Table 22: Current characteristics  and Output driving \ncurrent\nUpdated Table 61: I2C timings specification (see I2C specification, \nrev.03, June 2007)  and Figure 25: I2C bus AC waveforms and \nmeasurement circuit\nAdded VREF+ row to Table 68: ADC characteristics , replaced VDDA \nwith VREF+, updated tconv and added note to ‘conversion voltage range\nAdded VREF+ row to Table 75: DAC characteristics  and replaced VDDA \nwith VREF+ \nAdded ‘PGA BW’ and ‘en’ in Table 77: Operational amplifier \ncharacteristics\n13-Nov-2013 7Removed STM32F302xB/STM32F302xC products (now in a separate \ndatasheet).\nAdded I2S feature for SPI2 and SPI3Added t\nSP to Table 61: I2C timings specification (see I2C specification, \nrev.03, June 2007) .\nRenamed tSP to tAN inTable 62: I2C analog filter characteristics .\nAdded tSTAB in Table 68: ADC characteristics\nRenamed VOPAMPx  to VREFOPAMPx\nUpdated Table 71: ADC accuracy, 100-pin packages .\nUpdated ADC channel names in Section 3.13.1 , Section 3.13.2  and \nSection 3.13.3 .Table 88. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F303xB STM32F303xC\n146/149 DS9118 Rev 1418-Apr-2014 8Updated Table 50: EMI characteristics  conditions :3.3v replaced by 3.6V.\nUpdated Section 6.3.17: Communications interfaces  I2C interface.\nUpdated Table 77: Operational amplifier characteristics  adding \nTS_OPAMP_VOUT row.\nUpdated Section 3.13: Fast analog- to-digital converter (ADC) . \nupdated Arm and Cortex trademark. \nUpdated Table 32: Typical and maximum VDD consumption in Stop and \nStandby modes  with Max value at 85°C and 105°C.\nUpdated Table 70: ADC accuracy - limited test conditions, 100-pin \npackages and Table 71: ADC accuracy, 100-pin packages  for 100-pin \npackage.\nAdded Table 72: ADC accuracy - limited test conditions, 64-pin \npackages  and Table 73: ADC accuracy, 64-pin packages for 64-pin \npackage.\nAdded Table 74: ADC accuracy at 1MSPS  for 1MSPS sampling \nfrequency.\nUpdated Table 63: SPI characteristics .\nUpdated Table 75: DAC characteristics .\n09-Dec-2014 9Updated core description in cover page.\nUpdated HSI characteristics Table 44: HSI oscillator characteristics  and \nFigure 18: HSI oscillator accuracy characterization results for soldered parts .\nUpdated Table 58: TIMx characteristics .\nUpdated Table 16: STM32F302xB/STM32F302xC pin definitions  adding \nnote for I/Os featuring an analog output function (DAC_OUT,OPAMP_OUT).\nUpdated Table 68: ADC characteristics  adding IDDA & IREF \nconsumptions.\nAdded Figure 32: ADC typical current consumption on VDDA pin  and \nFigure 33: ADC typical current consumption on VREF+ pin .\nAdded Section 3.8: Interconnect matrix .\nUpdated Figure 5: Clock tree .\nAdded note after Table 32: Typical and maximum V\nDD consumption in \nStop and Standby modes .\nUpdated Section : In order to meet environmental requirements, ST \noffers these devices in different grades of ECOPACK® packages, \ndepending on their level of envir onmental compliance. ECOPACK® \nspecifications, grade def initions and product status are available at: \nwww.st.com. ECOPACK® is an ST trademark.  with new LQFP100, \nLQFP64, LQFP48 package marking.\nUpdated Table 16: STM32F302xB/STM32F302xC pin definitions  and \nalternate functions tables replac ing usart_rts by usart_rts_de.\n29-Jan-2015 10Updated Section 6.3.20: Compar ator characteristics  modifying ts_sc \ncharacteristics in Table 76  and adding Figure 37: Maximum VREFINT \nscaler startup time from power down .\nUpdated IDD data in Table 42: HSE oscillator characteristics .Table 88. Document revision history (continued)\nDate Revision Changes\nDS9118 Rev 14 147/149STM32F303xB STM32F303xC Revision history\n14817-Apr-2015 11Updated Section 7: Package information : with new package information \nstructure adding 1 sub paragraph for each package.\nUpdated Figure 41: LQFP100 – 14 x 14 mm, low-profile quad flat \npackage top view example  removing gate mark.\nAdded note for all packages about the device marking orientation: “the \nfollowing figure gives an example of topside marking orientation versus \npin 1 identifier location”.\nUpdated Table 82: LQFP64 – 10 x 10 mm, low-profile quad flat package \nmechanical data .\n11-Dec-2015 12Added WLCSP100:\n– Updated cover page.– Updated Table 2: STM32F303xB/STM32F303xC family device \nfeatures and peripheral counts .\n– Added Figure 7: STM32F303xB/STM32F303xC WLCSP100 pinout .\n– Updated Table 13: STM32F303xB/STM32F303xC pin definitions .\n– Updated Table 24: General operating conditions .\n– Added Section 7.4: WLCSP100 - 0.4 mm pitch wafer level chip scale \npackage information .\n– Updated Table 86: Package thermal characteristics .\n– Updated Table 87: Ordering information scheme .\nUpdated Figure 4 , Figure 5 , Figure 6 , Table 13  and Table 22  removing \nall VDD and VSS indexes.\nUpdated all the notes removing  ‘not tested in production’.\nUpdated Table 68: ADC characteristics  adding V\nREF- negative voltage \nreference.\nUpdate Table 21: Voltage characteristics  adding table note 4.Table 88. Document revision history (continued)\nDate Revision Changes\nRevision history STM32F303xB STM32F303xC\n148/149 DS9118 Rev 1406-May-2016 13Updated Table 43: LSE oscillator characteristics (fLSE = 32.768 kHz)  \nLSEDRV[1:0] bits.\nUpdated Table 28: Embedded internal reference voltage  VREFINT  \ninternal reference voltage (min and typ values).\nUpdated Figure 5: STM32F303xB/STM32F303xC LQFP64 pinout  \nreplacing VSS by PF4.\nUpdated Table 51: ESD absolute maximum ratings  ESD CDM at class 3 \nand 4 including WLCSP100 package information.\nUpdated Table 13: STM32F303xB/STM32F303xC pin definitions :\n– Adding ‘digital power supply’ in the Pin function column at the line \ncorresponding to K8/28/19 pins.\n– Adding VSS digital groun d line with WLCSP100  K9 and K10 pins \nconnected.\n– Replacing in VDD line for WLCSP100: ‘A10, B10’ by ‘A9, A10, B10, \nB8’.\nUpdated Figure 21: Five volt tolerant (FT and FTf) I/O input \ncharacteristics - CMOS port .\nUpdated Table 77: Operational amplifier characteristics  high saturation \nand low saturation voltages.\nUpdated Table 13: STM32F303xB/STM32F303xC pin definitions  adding \nnote ‘Fast ADC channel’ for ADCx_IN1..5.\nUpdated Table 75: DAC characteristics  resistive load.\nUpdated Table 68: ADC characteristics  adding CMIR parameter and \nmodifying tSTAB parameter characteristics.\n30-Oct-2018 14Updated Table 51: ESD absolute maximum ratings  ESD class.\nUpdated cover on 2 pages.\nUpdated Section 1: Introduction  with Arm logo.\nUpdated Section 7: Package information  adding information:\n– Other optional marking or inset/upset marks.\n– The printed markings may differ depending on the supply chain.– Updated note 1 below all the package device marking figures.Table 88. Document revision history (continued)\nDate Revision Changes\nDS9118 Rev 14 149/149STM32F303xB STM32F303xC\n149          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2018 STMicroelectronics – All rights reserved\nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 STM32F303CBT6\xa0 STM32F303CCT6\xa0 STM32F303RBT6\xa0 STM32F303RCT6\xa0 STM32F303VBT6\xa0 STM32F303VCT6\xa0\nSTM32F303VCT7\xa0 STM32F303CBT7\xa0 STM32F303RCT7\xa0 STM32F303CBT6TR\xa0 STM32F303VCT6TR\xa0\nSTM32F303VBT6TR\xa0 STM32F303CCT6TR\xa0 STM32F303RBT7\xa0 STM32F303RCT6TR\xa0 STM32F303CCT7\xa0\nSTM32F303RBT6TR\xa0 STM32F303CBT7TR\xa0 STM32F303VCT7TR\xa0 STM32F303VCY6TR\xa0 STM32F303RBT7TR\xa0\nSTM32F303VBT7\xa0 STM32F303RCT7TR\n'}]
!==============================================================================!
### Component Summary: STM32F303CCT6

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Operating Voltage (VDD, VDDA): 2.0 V to 3.6 V
  - Backup Voltage (VBAT): 1.65 V to 3.6 V
- **Current Ratings**: 
  - Supply current in Run mode: Up to 61.3 mA (at 72 MHz)
  - Supply current in Sleep mode: 44.1 mA (at 72 MHz)
  - Supply current in Stop mode: 20.05 µA (regulator in run mode)
- **Power Consumption**: 
  - Typical current consumption from VDD supply at 3.6 V: 61.3 mA (Run mode)
  - Typical current consumption from VDDA supply: 240.3 µA (Run mode)
- **Operating Temperature Range**: 
  - Industrial: -40 °C to +105 °C
- **Package Type**: 
  - LQFP64 (10 x 10 mm), LQFP100 (14 x 14 mm), LQFP48 (7 x 7 mm), WLCSP100 (0.4 mm pitch)
- **Special Features**: 
  - Arm Cortex-M4 core with FPU, DSP instructions, and MPU
  - Up to 256 KB Flash memory and 40 KB SRAM
  - 4 ADCs, 2 DAC channels, 7 comparators, 4 operational amplifiers
  - Multiple communication interfaces including USB, CAN, I2C, SPI, USART
  - Low-power modes: Sleep, Stop, and Standby
- **Moisture Sensitive Level**: 
  - JEDEC J-STD-020E: Level 1

#### Description:
The **STM32F303CCT6** is a high-performance microcontroller based on the Arm Cortex-M4 architecture, featuring a floating-point unit (FPU) and digital signal processing (DSP) capabilities. It operates at a maximum frequency of 72 MHz and is designed for a wide range of applications requiring efficient processing and low power consumption. The device integrates a rich set of peripherals, including multiple ADCs, DACs, timers, and communication interfaces, making it suitable for complex embedded systems.

#### Typical Applications:
The STM32F303CCT6 is commonly used in:
- **Industrial Automation**: For control systems and data acquisition.
- **Consumer Electronics**: In devices requiring precise control and monitoring.
- **Medical Devices**: For signal processing and data management.
- **IoT Applications**: Enabling connectivity and data processing in smart devices.
- **Automotive Systems**: For sensor management and control tasks.

This microcontroller is ideal for applications that demand high performance, low power consumption, and a variety of integrated peripherals for signal processing and communication.