Real time: Nov/23/2014 21:29:56

Profiler Stats
--------------
Elapsed_time_in_seconds: 149
Elapsed_time_in_minutes: 2.48333
Elapsed_time_in_hours: 0.0413889
Elapsed_time_in_days: 0.00172454

Virtual_time_in_seconds: 148.41
Virtual_time_in_minutes: 2.4735
Virtual_time_in_hours:   0.041225
Virtual_time_in_days:    0.041225

Ruby_current_time: 2154023
Ruby_start_time: 1
Ruby_cycles: 2154022

mbytes_resident: 3228.35
mbytes_total: 3280.43
resident_ratio: 0.984123

Total_misses: 0
total_misses: 0 [ 0 0 0 0 0 0 0 0 ]
user_misses: 0 [ 0 0 0 0 0 0 0 0 ]
supervisor_misses: 0 [ 0 0 0 0 0 0 0 0 ]

instruction_executed: 8 [ 1 1 1 1 1 1 1 1 ]
simics_cycles_executed: 8 [ 1 1 1 1 1 1 1 1 ]
cycles_per_instruction: 2.15402e+06 [ 2.15402e+06 2.15402e+06 2.15402e+06 2.15402e+06 2.15402e+06 2.15402e+06 2.15402e+06 2.15402e+06 ]
misses_per_thousand_instructions: 0 [ 0 0 0 0 0 0 0 0 ]

transactions_started: 0 [ 0 0 0 0 0 0 0 0 ]
transactions_ended: 0 [ 0 0 0 0 0 0 0 0 ]
instructions_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
cycles_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]
misses_per_transaction: 0 [ 0 0 0 0 0 0 0 0 ]

L1D_cache cache stats: 
  L1D_cache_total_requests: 85823
  L1D_cache_total_misses: 10063	(11.7253%)
  L1D_cache_total_demand_misses: 10063
  L1D_cache_total_prefetches: 0
  L1D_cache_total_sw_prefetches: 0
  L1D_cache_total_hw_prefetches: 0
  L1D_cache_misses_per_transaction: 10063
  L1D_cache_misses_per_instruction: 10063
  L1D_cache_instructions_per_misses: 9.93739e-05

  L1D_cache_request_type_LD:   50080	(58.3527)%
  L1D_cache_request_type_ST:   35743	(41.6473)%

  L1D_cache_request_size: [binsize: log2 max: 32 count: 85823 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 85823 ]

  L1D_cache_miss_type_LD:   4847	(48.1666)%
  L1D_cache_miss_type_ST:   5216	(51.8334)%

L1I_cache cache stats: 
  L1I_cache_total_requests: 0
  L1I_cache_total_misses: 0
  L1I_cache_total_demand_misses: 0
  L1I_cache_total_prefetches: 0
  L1I_cache_total_sw_prefetches: 0
  L1I_cache_total_hw_prefetches: 0
  L1I_cache_misses_per_transaction: 0
  L1I_cache_misses_per_instruction: 0
  L1I_cache_instructions_per_misses: NaN

  L1I_cache_request_size: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

L1T_cache cache stats: 
  L1T_cache_total_requests: 160310
  L1T_cache_total_misses: 54463	(33.9736%)
  L1T_cache_total_demand_misses: 54463
  L1T_cache_total_prefetches: 0
  L1T_cache_total_sw_prefetches: 0
  L1T_cache_total_hw_prefetches: 0
  L1T_cache_misses_per_transaction: 54463
  L1T_cache_misses_per_instruction: 54463
  L1T_cache_instructions_per_misses: 1.83611e-05

  L1T_cache_request_type_LD:   83566	(52.1278)%
  L1T_cache_request_type_ST:   76744	(47.8722)%

  L1T_cache_request_size: [binsize: log2 max: 32 count: 160310 average:    32 | standard deviation: 0 | 0 0 0 0 0 0 160310 ]

  L1T_cache_miss_type_LD:   7478	(13.7304)%
  L1T_cache_miss_type_ST:   46985	(86.2696)%

L2_cache cache stats: 
  L2_cache_total_requests: 11992
  L2_cache_total_misses: 8470	(70.6304%)
  L2_cache_total_demand_misses: 8470
  L2_cache_total_prefetches: 0
  L2_cache_total_sw_prefetches: 0
  L2_cache_total_hw_prefetches: 0
  L2_cache_misses_per_transaction: 8470
  L2_cache_misses_per_instruction: 8470
  L2_cache_instructions_per_misses: 0.000118064

  L2_cache_request_type_LD:   4847	(40.4186)%
  L2_cache_request_type_ST:   7145	(59.5814)%

  L2_cache_request_size: [binsize: log2 max: 8 count: 11992 average:     8 | standard deviation: 0 | 0 0 0 0 11992 ]

  L2_cache_miss_type_LD:   4293	(50.6848)%
  L2_cache_miss_type_ST:   4177	(49.3152)%

L2T_cache cache stats: 
  L2T_cache_total_requests: 84222
  L2T_cache_total_misses: 1929	(2.29038%)
  L2T_cache_total_demand_misses: 1929
  L2T_cache_total_prefetches: 0
  L2T_cache_total_sw_prefetches: 0
  L2T_cache_total_hw_prefetches: 0
  L2T_cache_misses_per_transaction: 1929
  L2T_cache_misses_per_instruction: 1929
  L2T_cache_instructions_per_misses: 0.000518403

  L2T_cache_request_type_LD:   7478	(8.87892)%
  L2T_cache_request_type_ST:   76744	(91.1211)%

  L2T_cache_request_size: [binsize: log2 max: 32 count: 84222 average: 29.8691 | standard deviation: 6.82658 | 0 0 0 0 7478 0 76744 ]

  L2T_cache_miss_type_LD:   1490	(77.2421)%
  L2T_cache_miss_type_ST:   439	(22.7579)%


TBE Queries: 112763
Busy TBE Counts: 0
Busy Controller Counts:
L1TCache-0:4  L1TCache-1:4  L1TCache-2:4  L1TCache-3:0  L1TCache-4:0  L1TCache-5:0  L1TCache-6:0  L1TCache-7:0  

L2TCache-0:0  L2TCache-1:0  L2TCache-2:0  L2TCache-3:0  
L2Cache-0:0  L2Cache-1:0  L2Cache-2:0  L2Cache-3:0  
L1Cache-0:0  L1Cache-1:247  L1Cache-2:0  L1Cache-3:0  L1Cache-4:0  L1Cache-5:0  L1Cache-6:0  L1Cache-7:0  

Directory-0:0  Directory-1:0  Directory-2:0  Directory-3:0  

Busy Bank Count:0

L1TBE_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
L2TBE_usage: [binsize: 4 max: 123 count: 112763 average: 9.55743 | standard deviation: 19.8695 | 80022 6114 3902 2340 2036 1981 1614 2040 1925 1170 1073 980 914 833 837 818 512 445 420 408 408 314 309 297 204 204 198 148 100 100 97 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
StopTable_usage: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
sequencer_requests_outstanding: [binsize: 4 max: 126 count: 246133 average: 12.8842 | standard deviation: 18.9376 | 116534 51814 13060 6972 4829 4627 4666 4540 4297 3968 4121 4076 4496 4555 4172 3829 1326 557 551 452 409 497 704 653 286 38 27 22 21 18 11 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
store_buffer_size: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
unique_blocks_in_store_buffer: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle Demand Cache Accesses
----------------------------------------
miss_latency: [binsize: 8 max: 1567 count: 246133 average: 34.2972 | standard deviation: 101.029 | 151845 1 0 72754 7561 861 577 385 86 35 14 3 1 5 4 364 119 85 71 51 74 76 44 40 44 51 47 46 39 51 46 46 40 51 74 73 110 158 187 213 251 254 306 270 263 370 293 294 251 229 260 243 206 192 205 224 208 216 207 207 213 179 186 216 209 199 183 183 190 177 153 169 180 170 173 169 146 154 140 106 126 85 102 88 77 51 60 54 49 51 62 30 40 42 41 31 25 29 31 33 19 12 33 24 17 15 13 21 13 4 12 7 6 5 0 2 2 2 1 2 3 3 0 4 1 2 2 0 2 1 1 2 0 1 1 1 2 0 0 0 1 0 3 1 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 1 0 2 0 0 0 0 ]
miss_latency_LD: [binsize: 256 max: 1567 count: 133646 average: 27.4765 | standard deviation: 105.611 | 127943 3186 2211 303 1 0 2 0 0 0 ]
miss_latency_ST: [binsize: 256 max: 1567 count: 112487 average: 42.401 | standard deviation: 94.6631 | 107483 3463 1479 40 16 4 2 0 0 0 ]
miss_latency_L1Cache: [binsize: 8 max: 1567 count: 47520 average: 54.7518 | standard deviation: 159.195 | 42676 0 0 0 0 0 0 0 0 0 0 0 0 0 0 11 7 14 8 7 9 3 5 6 7 3 7 12 4 9 10 9 6 14 31 27 33 67 81 102 108 104 100 112 121 87 127 117 101 100 126 119 84 74 80 84 80 73 81 69 75 67 54 60 65 58 63 63 62 62 69 57 84 76 84 85 78 83 72 54 64 50 60 69 63 40 48 46 43 42 53 24 36 32 31 28 20 27 31 30 17 8 28 24 16 15 13 20 13 4 10 5 4 2 0 2 1 2 1 2 1 2 0 3 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 ]
miss_latency_NULL: [binsize: 8 max: 1567 count: 198613 average: 29.4033 | standard deviation: 80.383 | 109169 1 0 72754 7561 861 577 385 86 35 14 3 1 5 4 353 112 71 63 44 65 73 39 34 37 48 40 34 35 42 36 37 34 37 43 46 77 91 106 111 143 150 206 158 142 283 166 177 150 129 134 124 122 118 125 140 128 143 126 138 138 112 132 156 144 141 120 120 128 115 84 112 96 94 89 84 68 71 68 52 62 35 42 19 14 11 12 8 6 9 9 6 4 10 10 3 5 2 0 3 2 4 5 0 1 0 0 1 0 0 2 2 2 3 0 0 1 0 0 0 2 1 0 1 1 1 2 0 2 1 1 2 0 1 1 1 2 0 0 0 1 0 3 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1 0 0 1 0 ]
miss_latency_L2Miss: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

All Non-Zero Cycle SW Prefetch Requests
------------------------------------
prefetch_latency: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
prefetch_latency_L2Miss:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
multicast_retries: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
gets_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
getx_mask_prediction_count: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
explicit_training_mask: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Sequencer  Requests (MLP)
------------------------------------
Sequencer Requests All
Sequencer_ALL : [binsize: 4 max: 126 count: 246133 average: 12.8842 | standard deviation: 18.9376 | 116534 51814 13060 6972 4829 4627 4666 4540 4297 3968 4121 4076 4496 4555 4172 3829 1326 557 551 452 409 497 704 653 286 38 27 22 21 18 11 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_0: [binsize: 1 max: 5 count: 5919 average: 2.75942 | standard deviation: 0.978995 | 0 740 1435 2317 1363 64 ]
Sequencer_1: [binsize: 4 max: 126 count: 79904 average: 32.2777 | standard deviation: 22.5971 | 6429 7249 5342 4795 4347 4513 4553 4428 4183 3877 4038 3978 4404 4466 4095 3699 1257 557 551 452 409 497 704 653 286 38 27 22 21 18 11 5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
Sequencer_2: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_3: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_4: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_5: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Sequencer_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_0: [binsize: 2 max: 64 count: 44800 average: 3.75029 | standard deviation: 4.68867 | 10507 15846 13446 2805 633 338 263 326 149 111 15 13 12 17 15 17 19 18 15 13 11 12 13 17 9 11 10 9 12 14 12 43 49 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_1: [binsize: 2 max: 64 count: 11501 average: 3.61838 | standard deviation: 5.64771 | 4636 4060 627 503 849 532 73 16 13 13 9 9 9 9 10 10 12 14 7 6 6 6 6 7 11 6 7 9 7 6 7 5 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_2: [binsize: 2 max: 64 count: 42695 average: 3.21775 | standard deviation: 3.80085 | 8900 20246 11611 874 170 372 189 12 19 15 10 19 20 11 12 18 13 12 11 9 9 9 9 9 11 13 17 9 9 8 10 22 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_3: [binsize: 2 max: 64 count: 14527 average: 3.31941 | standard deviation: 4.27189 | 2728 8087 1553 843 696 489 10 9 4 4 4 4 4 4 4 4 4 4 5 4 4 7 9 4 4 4 4 4 4 4 6 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_4: [binsize: 2 max: 64 count: 14527 average: 3.32278 | standard deviation: 4.30538 | 2760 8134 1476 786 746 492 10 10 5 4 4 4 4 4 4 4 4 4 5 4 4 6 4 6 5 7 4 4 4 4 6 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_5: [binsize: 2 max: 62 count: 32260 average: 4.10043 | standard deviation: 3.702 | 2628 17081 7197 1417 1164 1237 837 422 106 39 14 9 7 12 8 6 4 6 5 7 5 4 8 6 7 4 5 7 3 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
SequencerACC_6: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
SequencerACC_7: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Request vs. System State Profile
--------------------------------


filter_action: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Message Delayed Cycles
----------------------
Total_delay_cycles: [binsize: 16 max: 607 count: 58606 average: 75.1135 | standard deviation: 94.6237 | 4261 25691 7302 3448 2267 1893 1569 1366 1197 1011 1040 945 867 720 581 509 385 410 393 384 335 274 264 233 221 205 141 167 103 111 72 73 65 43 29 22 4 5 0 0 0 0 0 0 0 0 0 0 0 0 ]
Total_nonPF_delay_cycles: [binsize: 16 max: 527 count: 27714 average: 42.9898 | standard deviation: 51.3361 | 1691 16518 4177 1361 795 522 415 401 308 222 194 209 186 179 110 80 61 52 54 34 23 24 16 17 24 12 6 10 8 3 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_0_delay_cycles: [binsize: 16 max: 607 count: 30892 average: 103.932 | standard deviation: 113.428 | 2570 9173 3125 2087 1472 1371 1154 965 889 789 846 736 681 541 471 429 324 358 339 350 312 250 248 216 197 193 135 157 95 108 71 73 64 43 29 22 4 5 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_1_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_2_delay_cycles: [binsize: 1 max: 20 count: 1726 average: 17.8917 | standard deviation: 2.88394 | 0 0 0 0 0 0 0 0 0 55 1 170 0 0 0 0 0 0 0 1494 6 ]
  virtual_network_3_delay_cycles: [binsize: 16 max: 527 count: 25988 average: 44.6567 | standard deviation: 52.5858 | 1465 15018 4177 1361 795 522 415 401 308 222 194 209 186 179 110 80 61 52 54 34 23 24 16 17 24 12 6 10 8 3 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
  virtual_network_4_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_5_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_6_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
  virtual_network_7_delay_cycles: [binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Resource Usage
--------------
page_size: 4096
user_time: 146
system_time: 2
page_reclaims: 826684
page_faults: 0
swaps: 0
block_inputs: 0
block_outputs: 1168

Coherence Bandwidth Breakdown
----------------------
L1_ATOMIC = 0
L2_DATA = 42350
L2_TO_L2T_MSG = 1795
L2_DATA_GX = 19870
L2T_TO_L1T_DATA = 29912
L1_DATA_GX = 0
L2_TO_L2T_ACK = 1795
L2T_TO_L1T_MSG = 76744
L2_DATA_S = 30445
L2T_TO_L1T_ATOMIC = 0
L1_DATA_PC = 0
L1_MSG = 0
L2_COHMSG_FWD = 1726
L1_DATA_F = 0
L1_DATA_PX = 37275
L2_COHMSG_RCL = 0
L1T_TO_L2T_DATA = 306976
L2_MSG = 0
L2_COHMSG_INV = 0
L1_COHMSG_RCLACK = 0
L1T_TO_L2T_ATOMIC = 0
L2_COHMSG = 6284
L2_ATOMIC = 0
L2_TO_L2T_DATA = 9645
L1_DATA = 0
L1_COHMSG = 24608
L1_COHMSG_INVACK = 0
L1T_TO_L2T_MSG = 7478
----------------------
total_flits_messages = 596903
----------------------

DMA = 237600
DATA_GX_OW = 20864
DATA_PX_C = 29820
DATA_PX_D = 7455
DATA_GX_C = 5216
Block_lifetimes_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[WRITE]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Block_lifetimes[EVICT]_pow2: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_evict: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
CL_stall_fence: [binsize: log2 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
Private_L1_evictions: 0
MessageBuffer: [Chip 0 0, L1Cache, mandatoryQueue] stats - msgs:5919 full:0 size:[binsize: 1 max: 4 count: 5919 average: 2.16016 | standard deviation: 0.848333 | 0 1450 2352 1836 281 ]
MessageBuffer: [Chip 0 1, L1Cache, mandatoryQueue] stats - msgs:79904 full:0 size:[binsize: 2 max: 64 count: 79904 average: 29.9775 | standard deviation: 19.8486 | 2781 4213 3791 3776 3008 2656 2559 2525 2334 2304 2365 2300 2207 2140 2108 1984 2013 1855 1792 1792 1854 1945 1913 1912 2423 2934 2902 2870 2773 2456 2359 2104 956 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, mandatoryQueue] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]

Network Stats
-------------

Network interface outbound traffic
NI_0 (L1TCache) : [L1TCache]=0 [L2TCache]=81499 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_1 (L1TCache) : [L1TCache]=0 [L2TCache]=28172 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_2 (L1TCache) : [L1TCache]=0 [L2TCache]=74200 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_3 (L1TCache) : [L1TCache]=0 [L2TCache]=37529 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_4 (L1TCache) : [L1TCache]=0 [L2TCache]=37529 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_5 (L1TCache) : [L1TCache]=0 [L2TCache]=55525 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_6 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_7 (L1TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_8 (L2TCache) : [L1TCache]=105192 [L2TCache]=0 [L2Cache]=9997 [L1Cache]=0 [Directory]=0 
NI_9 (L2TCache) : [L1TCache]=1464 [L2TCache]=0 [L2Cache]=340 [L1Cache]=0 [Directory]=0 
NI_10 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_11 (L2TCache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_12 (L2Cache) : [L1TCache]=0 [L2TCache]=4493 [L2Cache]=0 [L1Cache]=46392 [Directory]=6452 
NI_13 (L2Cache) : [L1TCache]=0 [L2TCache]=112 [L2Cache]=0 [L1Cache]=11933 [Directory]=2018 
NI_14 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_15 (L2Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_16 (L1Cache) : [L1TCache]=0 [L2TCache]=850 [L2Cache]=350 [L1Cache]=0 [Directory]=0 
NI_17 (L1Cache) : [L1TCache]=0 [L2TCache]=7780 [L2Cache]=51196 [L1Cache]=0 [Directory]=0 
NI_18 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_19 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_20 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_21 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_22 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_23 (L1Cache) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=0 [L1Cache]=0 [Directory]=0 
NI_24 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_25 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10590 [L1Cache]=0 [Directory]=0 
NI_26 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10585 [L1Cache]=0 [Directory]=0 
NI_27 (Directory) : [L1TCache]=0 [L2TCache]=0 [L2Cache]=10585 [L1Cache]=0 [Directory]=0 
L1_L2_flits_transferred = 0
L1_out_flits = 0
L2_out_flits = 0
-------------
Average Link Utilization :: 0.0105781 flits/cycle
total_flits_on_link = 1503834
-------------
Total VC Load [0] = 42548 flits
Total VC Load [1] = 41137 flits
Total VC Load [2] = 37846 flits
Total VC Load [3] = 35045 flits
Total VC Load [4] = 3471 flits
Total VC Load [5] = 3437 flits
Total VC Load [6] = 3371 flits
Total VC Load [7] = 3353 flits
Total VC Load [8] = 7462 flits
Total VC Load [9] = 7374 flits
Total VC Load [10] = 7417 flits
Total VC Load [11] = 7391 flits
Total VC Load [12] = 108929 flits
Total VC Load [13] = 106930 flits
Total VC Load [14] = 103723 flits
Total VC Load [15] = 98710 flits
Total VC Load [16] = 11137 flits
Total VC Load [17] = 10937 flits
Total VC Load [18] = 10764 flits
Total VC Load [19] = 10632 flits
Total VC Load [20] = 157141 flits
Total VC Load [21] = 157272 flits
Total VC Load [22] = 157497 flits
Total VC Load [23] = 156998 flits
Total VC Load [24] = 53197 flits
Total VC Load [25] = 53220 flits
Total VC Load [26] = 53530 flits
Total VC Load [27] = 53365 flits
Total VC Load [28] = 0 flits
Total VC Load [29] = 0 flits
Total VC Load [30] = 0 flits
Total VC Load [31] = 0 flits
-------------
Average VC Load [0] = 0.0197528 flits/cycle 
Average VC Load [1] = 0.0190978 flits/cycle 
Average VC Load [2] = 0.0175699 flits/cycle 
Average VC Load [3] = 0.0162696 flits/cycle 
Average VC Load [4] = 0.0016114 flits/cycle 
Average VC Load [5] = 0.00159562 flits/cycle 
Average VC Load [6] = 0.00156498 flits/cycle 
Average VC Load [7] = 0.00155662 flits/cycle 
Average VC Load [8] = 0.00346422 flits/cycle 
Average VC Load [9] = 0.00342336 flits/cycle 
Average VC Load [10] = 0.00344333 flits/cycle 
Average VC Load [11] = 0.00343126 flits/cycle 
Average VC Load [12] = 0.05057 flits/cycle 
Average VC Load [13] = 0.049642 flits/cycle 
Average VC Load [14] = 0.0481532 flits/cycle 
Average VC Load [15] = 0.0458259 flits/cycle 
Average VC Load [16] = 0.00517033 flits/cycle 
Average VC Load [17] = 0.00507748 flits/cycle 
Average VC Load [18] = 0.00499716 flits/cycle 
Average VC Load [19] = 0.00493588 flits/cycle 
Average VC Load [20] = 0.0729524 flits/cycle 
Average VC Load [21] = 0.0730132 flits/cycle 
Average VC Load [22] = 0.0731176 flits/cycle 
Average VC Load [23] = 0.072886 flits/cycle 
Average VC Load [24] = 0.0246966 flits/cycle 
Average VC Load [25] = 0.0247073 flits/cycle 
Average VC Load [26] = 0.0248512 flits/cycle 
Average VC Load [27] = 0.0247746 flits/cycle 
Average VC Load [28] = 0 flits/cycle 
Average VC Load [29] = 0 flits/cycle 
Average VC Load [30] = 0 flits/cycle 
Average VC Load [31] = 0 flits/cycle 
-------------
Average network latency = 14.9766
-------------
Dynamic_Link_Power = 0.0773612
Static_Link_Power = 0.733365
Total_Link_Power = 0.810727
Total Link Area = 4.09374e+06 uM^2 
Router Dynamic Power:
       Input buffer: 0.00386775, Crossbar: 0.00546331, VC allocator: 0.000588275, SW allocator: 0.00201417, Clock: 0.153216, Total: 0.165149
Router Static Power:
       Input buffer: 0.891938, Crossbar: 0.1624, VC allocator: 0.438066, SW allocator: 0.0171352, Clock: 0.029369, Total: 1.53891
Router Total Power: 1.70406
Dynamic_Router_Power = 0.165149
Static_Router_Power = 1.53891
Total_Router_Power = 1.70406
Area:
Input buffer: 2.86355e-06, Crossbar: 2.50402e-06, VC allocator: 1.05856e-06, SW allocator: 4.14062e-08

Total_Dynamic_Power = 0.242511
Total_Static_Power = 2.27227
Total_Power = 2.51478
-------------

Gpusim Interface Stats
----------------------


Chip Stats
----------

 --- L1TCache ---
 - Event Counts -
Load  83566
L1_WThru  76744
L1_Atomic  0
L1_Replacement  714
Data  0
Data_Done  7478
Ack  0
Ack_Done  76744
DataAtomic  0
DataAtomic_Done  0

 - Transitions -
I  Load  7478
I  L1_WThru  46985
I  L1_Atomic  0 <-- 
I  L1_Replacement  663

S  Load  76088
S  L1_WThru  29759
S  L1_Atomic  0 <-- 
S  L1_Replacement  51

I_S  L1_WThru  0 <-- 
I_S  L1_Atomic  0 <-- 
I_S  Data_Done  7478

I_I  Load  0 <-- 
I_I  L1_WThru  0 <-- 
I_I  L1_Atomic  0 <-- 
I_I  Data  0 <-- 
I_I  Data_Done  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_Done  47519
I_I  DataAtomic  0 <-- 
I_I  DataAtomic_Done  0 <-- 

SM  Load  0 <-- 
SM  L1_WThru  0 <-- 
SM  L1_Atomic  0 <-- 
SM  Data  0 <-- 
SM  Data_Done  0 <-- 
SM  Ack  0 <-- 
SM  Ack_Done  29225

 --- L2TCache ---
 - Event Counts -
L1_GETS  7478
L1_Write  46985
L1_Upgrade_T  29471
L1_Upgrade_NT  288
L2_Atomic  0
L2_Expire  37
L2_Replacement  0
L2_Replacement_clean  0
Data  0
Data_all_Acks  1929
Ack  0
Ack_all  0
WB_Ack  1795
Fwd_GETX  1242
Fwd_GETS  553
Inv  0

 - Transitions -
NP  L1_GETS  1490
NP  L1_Write  439
NP  L1_Upgrade_NT  0 <-- 
NP  L2_Atomic  0 <-- 

E  L1_GETS  5982
E  L1_Write  46546
E  L1_Upgrade_NT  288
E  L2_Atomic  0 <-- 
E  L2_Replacement  0 <-- 
E  L2_Replacement_clean  0 <-- 
E  Fwd_GETX  1220
E  Fwd_GETS  538
E  Inv  0 <-- 

S  L1_GETS  6
S  L1_Upgrade_T  29471
S  L2_Replacement  0 <-- 
S  L2_Replacement_clean  0 <-- 
S  Fwd_GETX  22
S  Fwd_GETS  15
S  Inv  0 <-- 

SS  L1_GETS  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 
SS  Fwd_GETX  0 <-- 
SS  Fwd_GETS  0 <-- 
SS  Inv  0 <-- 

IS  L1_GETS  0 <-- 
IS  Data  0 <-- 
IS  Data_all_Acks  1490
IS  Ack  0 <-- 
IS  Ack_all  0 <-- 

ISS  Data  0 <-- 
ISS  Data_all_Acks  0 <-- 
ISS  Ack  0 <-- 
ISS  Ack_all  0 <-- 

IM  Data  0 <-- 
IM  Data_all_Acks  439
IM  Ack  0 <-- 
IM  Ack_all  0 <-- 

IMA  Data  0 <-- 
IMA  Data_all_Acks  0 <-- 
IMA  Ack  0 <-- 
IMA  Ack_all  0 <-- 

MI  L2_Expire  37
MI  Fwd_GETX  0 <-- 
MI  Fwd_GETS  0 <-- 
MI  Inv  0 <-- 

MI_Ack  WB_Ack  1795
MI_Ack  Fwd_GETX  0 <-- 
MI_Ack  Fwd_GETS  0 <-- 
MI_Ack  Inv  0 <-- 

 --- L2Cache ---
 - Event Counts -
L1_GET_INSTR  0
L1_GETS  4847
L1_GETX  7145
L1_UPGRADE  0
L1_PUTX  6284
L1_PUTX_old  0
Fwd_L1_GETX  0
Fwd_L1_GETS  0
Fwd_L1_GET_INSTR  0
L2_Replacement  0
L2_Replacement_clean  0
Mem_Data  8470
WB_Data  0
WB_Data_clean  0
Ack  0
Ack_all  0
Mem_Ack  0
Unblock  0
Unblock_Cancel  0
Exclusive_Unblock  11992
PUTX_ACC  624
DATA_ACC  1171

 - Transitions -
NP  L1_GET_INSTR  0 <-- 
NP  L1_GETS  4293
NP  L1_GETX  4177
NP  L1_PUTX  0 <-- 
NP  L1_PUTX_old  0 <-- 

SS  L1_GET_INSTR  0 <-- 
SS  L1_GETS  0 <-- 
SS  L1_GETX  0 <-- 
SS  L1_UPGRADE  0 <-- 
SS  L1_PUTX  0 <-- 
SS  L1_PUTX_old  0 <-- 
SS  L2_Replacement  0 <-- 
SS  L2_Replacement_clean  0 <-- 

M  L1_GET_INSTR  0 <-- 
M  L1_GETS  1
M  L1_GETX  0 <-- 
M  L1_PUTX  0 <-- 
M  L1_PUTX_old  0 <-- 
M  L2_Replacement  0 <-- 
M  L2_Replacement_clean  0 <-- 

MT  L1_GET_INSTR  0 <-- 
MT  L1_GETS  553
MT  L1_GETX  2968
MT  L1_PUTX  6284
MT  L1_PUTX_old  0 <-- 
MT  L2_Replacement  0 <-- 
MT  L2_Replacement_clean  0 <-- 
MT  PUTX_ACC  0 <-- 
MT  DATA_ACC  0 <-- 

M_I  L1_GET_INSTR  0 <-- 
M_I  L1_GETS  0 <-- 
M_I  L1_GETX  0 <-- 
M_I  L1_UPGRADE  0 <-- 
M_I  Mem_Ack  0 <-- 

MT_I  L1_GET_INSTR  0 <-- 
MT_I  L1_GETS  0 <-- 
MT_I  L1_GETX  0 <-- 
MT_I  L1_UPGRADE  0 <-- 
MT_I  L1_PUTX  0 <-- 
MT_I  L1_PUTX_old  0 <-- 
MT_I  WB_Data  0 <-- 
MT_I  WB_Data_clean  0 <-- 
MT_I  Ack_all  0 <-- 
MT_I  PUTX_ACC  0 <-- 
MT_I  DATA_ACC  0 <-- 

MCT_I  L1_GET_INSTR  0 <-- 
MCT_I  L1_GETS  0 <-- 
MCT_I  L1_GETX  0 <-- 
MCT_I  L1_UPGRADE  0 <-- 
MCT_I  L1_PUTX  0 <-- 
MCT_I  L1_PUTX_old  0 <-- 
MCT_I  WB_Data  0 <-- 
MCT_I  WB_Data_clean  0 <-- 
MCT_I  Ack_all  0 <-- 
MCT_I  PUTX_ACC  0 <-- 
MCT_I  DATA_ACC  0 <-- 

I_I  L1_GET_INSTR  0 <-- 
I_I  L1_GETS  0 <-- 
I_I  L1_GETX  0 <-- 
I_I  L1_UPGRADE  0 <-- 
I_I  L1_PUTX  0 <-- 
I_I  L1_PUTX_old  0 <-- 
I_I  Ack  0 <-- 
I_I  Ack_all  0 <-- 

S_I  L1_GET_INSTR  0 <-- 
S_I  L1_GETS  0 <-- 
S_I  L1_GETX  0 <-- 
S_I  L1_UPGRADE  0 <-- 
S_I  L1_PUTX  0 <-- 
S_I  L1_PUTX_old  0 <-- 
S_I  Ack  0 <-- 
S_I  Ack_all  0 <-- 

ISS  L1_GET_INSTR  0 <-- 
ISS  L1_GETS  0 <-- 
ISS  L1_GETX  0 <-- 
ISS  L1_PUTX  0 <-- 
ISS  L1_PUTX_old  0 <-- 
ISS  L2_Replacement  0 <-- 
ISS  L2_Replacement_clean  0 <-- 
ISS  Mem_Data  4293

IS  L1_GET_INSTR  0 <-- 
IS  L1_GETS  0 <-- 
IS  L1_GETX  0 <-- 
IS  L1_PUTX  0 <-- 
IS  L1_PUTX_old  0 <-- 
IS  L2_Replacement  0 <-- 
IS  L2_Replacement_clean  0 <-- 
IS  Mem_Data  0 <-- 

IM  L1_GET_INSTR  0 <-- 
IM  L1_GETS  0 <-- 
IM  L1_GETX  0 <-- 
IM  L1_PUTX  0 <-- 
IM  L1_PUTX_old  0 <-- 
IM  L2_Replacement  0 <-- 
IM  L2_Replacement_clean  0 <-- 
IM  Mem_Data  4177

SS_MB  L1_GET_INSTR  0 <-- 
SS_MB  L1_GETS  0 <-- 
SS_MB  L1_GETX  0 <-- 
SS_MB  L1_UPGRADE  0 <-- 
SS_MB  L1_PUTX  0 <-- 
SS_MB  L1_PUTX_old  0 <-- 
SS_MB  L2_Replacement  0 <-- 
SS_MB  L2_Replacement_clean  0 <-- 
SS_MB  Exclusive_Unblock  0 <-- 

MT_MB  L1_GET_INSTR  0 <-- 
MT_MB  L1_GETS  0 <-- 
MT_MB  L1_GETX  0 <-- 
MT_MB  L1_UPGRADE  0 <-- 
MT_MB  L1_PUTX  0 <-- 
MT_MB  L1_PUTX_old  0 <-- 
MT_MB  L2_Replacement  0 <-- 
MT_MB  L2_Replacement_clean  0 <-- 
MT_MB  Exclusive_Unblock  11992
MT_MB  PUTX_ACC  72
MT_MB  DATA_ACC  1170

M_MB  L1_GET_INSTR  0 <-- 
M_MB  L1_GETS  0 <-- 
M_MB  L1_GETX  0 <-- 
M_MB  L1_UPGRADE  0 <-- 
M_MB  L1_PUTX  0 <-- 
M_MB  L1_PUTX_old  0 <-- 
M_MB  L2_Replacement  0 <-- 
M_MB  L2_Replacement_clean  0 <-- 
M_MB  Exclusive_Unblock  0 <-- 

MT_IIB  L1_GET_INSTR  0 <-- 
MT_IIB  L1_GETS  0 <-- 
MT_IIB  L1_GETX  0 <-- 
MT_IIB  L1_UPGRADE  0 <-- 
MT_IIB  L1_PUTX  0 <-- 
MT_IIB  L1_PUTX_old  0 <-- 
MT_IIB  L2_Replacement  0 <-- 
MT_IIB  L2_Replacement_clean  0 <-- 
MT_IIB  WB_Data  0 <-- 
MT_IIB  WB_Data_clean  0 <-- 
MT_IIB  Unblock  0 <-- 
MT_IIB  PUTX_ACC  552
MT_IIB  DATA_ACC  1

MT_IB  L1_GET_INSTR  0 <-- 
MT_IB  L1_GETS  0 <-- 
MT_IB  L1_GETX  0 <-- 
MT_IB  L1_UPGRADE  0 <-- 
MT_IB  L1_PUTX  0 <-- 
MT_IB  L1_PUTX_old  0 <-- 
MT_IB  L2_Replacement  0 <-- 
MT_IB  L2_Replacement_clean  0 <-- 
MT_IB  WB_Data  0 <-- 
MT_IB  WB_Data_clean  0 <-- 

MT_SB  L1_GET_INSTR  0 <-- 
MT_SB  L1_GETS  0 <-- 
MT_SB  L1_GETX  0 <-- 
MT_SB  L1_UPGRADE  0 <-- 
MT_SB  L1_PUTX  0 <-- 
MT_SB  L1_PUTX_old  0 <-- 
MT_SB  L2_Replacement  0 <-- 
MT_SB  L2_Replacement_clean  0 <-- 
MT_SB  Unblock  0 <-- 

 --- L1Cache ---
 - Event Counts -
Load  50080
Ifetch  0
Store  35743
Inv  0
L1_Replacement  6412
Fwd_GETX  1726
Fwd_GETS  0
Fwd_GET_INSTR  0
Data  0
Data_Exclusive  6089
DataS_fromL1  0
Data_all_Acks  3974
Ack  0
Ack_all  0
WB_Ack  6284

 - Transitions -
NP  Load  4294
NP  Ifetch  0 <-- 
NP  Store  4173
NP  Inv  0 <-- 
NP  L1_Replacement  0 <-- 

I  Load  553
I  Ifetch  0 <-- 
I  Store  1043
I  Inv  0 <-- 
I  L1_Replacement  128

S  Load  0 <-- 
S  Ifetch  0 <-- 
S  Store  0 <-- 
S  Inv  0 <-- 
S  L1_Replacement  0 <-- 

E  Load  6508
E  Ifetch  0 <-- 
E  Store  4032
E  Inv  0 <-- 
E  L1_Replacement  0 <-- 
E  Fwd_GETX  683
E  Fwd_GETS  0 <-- 
E  Fwd_GET_INSTR  0 <-- 

M  Load  38725
M  Ifetch  0 <-- 
M  Store  26495
M  Inv  0 <-- 
M  L1_Replacement  6284
M  Fwd_GETX  1043
M  Fwd_GETS  0 <-- 
M  Fwd_GET_INSTR  0 <-- 

IS  Load  0 <-- 
IS  Ifetch  0 <-- 
IS  Store  0 <-- 
IS  Inv  0 <-- 
IS  L1_Replacement  0 <-- 
IS  Data_Exclusive  4847
IS  DataS_fromL1  0 <-- 
IS  Data_all_Acks  0 <-- 

IM  Load  0 <-- 
IM  Ifetch  0 <-- 
IM  Store  0 <-- 
IM  Inv  0 <-- 
IM  L1_Replacement  0 <-- 
IM  Data  0 <-- 
IM  Data_Exclusive  1242
IM  Data_all_Acks  3974
IM  Ack  0 <-- 

SM  Load  0 <-- 
SM  Ifetch  0 <-- 
SM  Store  0 <-- 
SM  Inv  0 <-- 
SM  L1_Replacement  0 <-- 
SM  Ack  0 <-- 
SM  Ack_all  0 <-- 

IS_I  Load  0 <-- 
IS_I  Ifetch  0 <-- 
IS_I  Store  0 <-- 
IS_I  Inv  0 <-- 
IS_I  L1_Replacement  0 <-- 
IS_I  Data_Exclusive  0 <-- 
IS_I  DataS_fromL1  0 <-- 
IS_I  Data_all_Acks  0 <-- 

M_I  Load  0 <-- 
M_I  Ifetch  0 <-- 
M_I  Store  0 <-- 
M_I  Inv  0 <-- 
M_I  L1_Replacement  0 <-- 
M_I  Fwd_GETX  0 <-- 
M_I  Fwd_GETS  0 <-- 
M_I  Fwd_GET_INSTR  0 <-- 
M_I  WB_Ack  6284

E_I  Load  0 <-- 
E_I  Ifetch  0 <-- 
E_I  Store  0 <-- 
E_I  L1_Replacement  0 <-- 

SINK_WB_ACK  Load  0 <-- 
SINK_WB_ACK  Ifetch  0 <-- 
SINK_WB_ACK  Store  0 <-- 
SINK_WB_ACK  Inv  0 <-- 
SINK_WB_ACK  L1_Replacement  0 <-- 
SINK_WB_ACK  WB_Ack  0 <-- 

 --- Directory ---
 - Event Counts -
Fetch  8470
Data  0

 - Transitions -
I  Fetch  8470
I  Data  0 <-- 


Chip Buffer Stats
----------

MessageBuffer: [Chip 0 0, L1TCache, requestFromL1Cache] stats - msgs:22297 full:0 size:[binsize: 2 max: 60 count: 22297 average: 1.51388 | standard deviation: 3.45057 | 19957 1605 260 131 43 56 27 14 13 14 17 13 10 10 11 12 12 11 9 6 6 6 8 10 8 6 6 6 4 4 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L1TCache, requestFromL1Cache] stats - msgs:7730 full:0 size:[binsize: 2 max: 61 count: 7730 average: 1.99379 | standard deviation: 5.32958 | 6891 340 127 127 68 9 8 8 8 9 8 8 8 6 7 8 7 6 6 6 6 6 7 8 7 8 7 6 6 2 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1TCache, requestFromL1Cache] stats - msgs:19984 full:0 size:[binsize: 2 max: 62 count: 19984 average: 1.495 | standard deviation: 3.618 | 18224 1202 131 128 70 12 12 12 12 12 12 10 10 10 12 14 11 8 8 8 8 6 6 6 6 6 6 6 6 5 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 3, L1TCache, requestFromL1Cache] stats - msgs:9809 full:0 size:[binsize: 2 max: 60 count: 9809 average: 1.50311 | standard deviation: 3.85595 | 9045 525 50 50 24 8 6 4 4 4 4 4 4 4 6 8 6 4 4 4 4 4 4 4 4 4 4 4 4 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 4, L1TCache, requestFromL1Cache] stats - msgs:9809 full:0 size:[binsize: 2 max: 60 count: 9809 average: 1.50474 | standard deviation: 3.85357 | 9002 571 50 50 21 8 6 4 4 4 4 4 4 4 6 8 6 4 4 4 4 4 4 4 4 4 4 4 4 4 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 5, L1TCache, requestFromL1Cache] stats - msgs:14593 full:0 size:[binsize: 2 max: 58 count: 14593 average: 1.51682 | standard deviation: 2.9219 | 11042 3244 160 31 8 7 7 6 4 4 4 4 4 4 5 6 5 4 4 4 4 4 5 6 5 4 3 2 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 6, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1TCache, responseToL1Cache] stats - msgs:22297 full:0 size:[binsize: 1 max: 2 count: 22297 average: 1.01045 | standard deviation: 0.101787 | 0 22064 233 ]
MessageBuffer: [Chip 0 1, L1TCache, responseToL1Cache] stats - msgs:7730 full:0 size:[binsize: 1 max: 2 count: 7730 average: 1.01552 | standard deviation: 0.124083 | 0 7610 120 ]
MessageBuffer: [Chip 0 2, L1TCache, responseToL1Cache] stats - msgs:19984 full:0 size:[binsize: 1 max: 2 count: 19984 average: 1.00766 | standard deviation: 0.0872151 | 0 19831 153 ]
MessageBuffer: [Chip 0 3, L1TCache, responseToL1Cache] stats - msgs:9809 full:0 size:[binsize: 1 max: 2 count: 9809 average: 1.00703 | standard deviation: 0.0838753 | 0 9740 69 ]
MessageBuffer: [Chip 0 4, L1TCache, responseToL1Cache] stats - msgs:9809 full:0 size:[binsize: 1 max: 2 count: 9809 average: 1.00795 | standard deviation: 0.0891779 | 0 9731 78 ]
MessageBuffer: [Chip 0 5, L1TCache, responseToL1Cache] stats - msgs:14593 full:0 size:[binsize: 1 max: 2 count: 14593 average: 1.0111 | standard deviation: 0.10504 | 0 14431 162 ]
MessageBuffer: [Chip 0 6, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1TCache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2Cache] stats - msgs:83655 full:0 size:[binsize: 1 max: 6 count: 83655 average: 1.19107 | standard deviation: 0.504362 | 0 70485 11430 923 590 197 30 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2Cache] stats - msgs:567 full:0 size:[binsize: 1 max: 3 count: 567 average: 1.14991 | standard deviation: 0.409688 | 0 493 63 11 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, L1RequestToL2Cache] stats - msgs:83655 full:0 size:[binsize: 1 max: 2 count: 83655 average: 1.02828 | standard deviation: 0.165814 | 0 81289 2366 ]
MessageBuffer: [Chip 0 1, L2TCache, L1RequestToL2Cache] stats - msgs:567 full:0 size:[binsize: 1 max: 2 count: 567 average: 1.03527 | standard deviation: 0.187978 | 0 547 20 ]
MessageBuffer: [Chip 0 2, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestFromL2TCache] stats - msgs:2484 full:0 size:[binsize: 1 max: 36 count: 2484 average: 8.44847 | standard deviation: 9.67904 | 0 790 356 196 126 48 31 52 64 24 24 26 26 42 43 60 34 31 24 23 57 52 20 17 23 37 49 39 39 25 29 25 22 16 6 5 3 ]
MessageBuffer: [Chip 0 1, L2TCache, requestFromL2TCache] stats - msgs:69 full:0 size:[binsize: 1 max: 8 count: 69 average: 2.76812 | standard deviation: 2.13169 | 0 28 14 8 4 4 4 5 2 ]
MessageBuffer: [Chip 0 2, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseFromL2TCache] stats - msgs:1128 full:0 size:[binsize: 1 max: 41 count: 1128 average: 11.375 | standard deviation: 9.24319 | 0 216 46 57 59 34 33 32 38 37 31 33 43 37 37 40 33 36 30 26 24 23 21 18 19 17 19 13 20 17 12 5 4 2 2 2 2 2 2 3 2 1 ]
MessageBuffer: [Chip 0 1, L2TCache, responseFromL2TCache] stats - msgs:43 full:0 size:[binsize: 1 max: 12 count: 43 average: 4.60465 | standard deviation: 3.16604 | 0 8 7 5 4 4 3 2 3 4 1 1 1 ]
MessageBuffer: [Chip 0 2, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, unblockFromL2TCache] stats - msgs:1873 full:0 size:[binsize: 1 max: 3 count: 1873 average: 1.06033 | standard deviation: 0.245689 | 0 1763 107 3 ]
MessageBuffer: [Chip 0 1, L2TCache, unblockFromL2TCache] stats - msgs:56 full:0 size:[binsize: 1 max: 2 count: 56 average: 1.05357 | standard deviation: 0.23355 | 0 53 3 ]
MessageBuffer: [Chip 0 2, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, unblockFromL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, requestToL2TCache] stats - msgs:1739 full:0 size:[binsize: 1 max: 2 count: 1739 average: 1.33295 | standard deviation: 0.471879 | 0 1160 579 ]
MessageBuffer: [Chip 0 1, L2TCache, requestToL2TCache] stats - msgs:56 full:0 size:[binsize: 1 max: 2 count: 56 average: 1.26786 | standard deviation: 0.447214 | 0 41 15 ]
MessageBuffer: [Chip 0 2, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, requestToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2TCache, responseToL2TCache] stats - msgs:3612 full:0 size:[binsize: 1 max: 2 count: 3612 average: 1.04457 | standard deviation: 0.206513 | 0 3451 161 ]
MessageBuffer: [Chip 0 1, L2TCache, responseToL2TCache] stats - msgs:112 full:0 size:[binsize: 1 max: 2 count: 112 average: 1.02679 | standard deviation: 0.164399 | 0 109 3 ]
MessageBuffer: [Chip 0 2, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2TCache, responseToL2TCache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, DirRequestFromL2Cache] stats - msgs:6452 full:0 size:[binsize: 1 max: 5 count: 6452 average: 1.33571 | standard deviation: 0.564682 | 0 4585 1577 282 7 1 ]
MessageBuffer: [Chip 0 1, L2Cache, DirRequestFromL2Cache] stats - msgs:2018 full:0 size:[binsize: 1 max: 3 count: 2018 average: 1.18731 | standard deviation: 0.44421 | 0 1685 288 45 ]
MessageBuffer: [Chip 0 2, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, DirRequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestFromL2Cache] stats - msgs:3409 full:0 size:[binsize: 1 max: 44 count: 3409 average: 5.91346 | standard deviation: 7.87636 | 0 1115 787 420 28 54 92 43 28 58 97 79 53 46 58 59 43 27 35 26 22 28 22 20 28 20 17 10 8 6 7 6 3 3 6 7 6 8 6 5 5 5 6 6 1 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestFromL2Cache] stats - msgs:112 full:0 size:[binsize: 1 max: 5 count: 112 average: 1.59821 | standard deviation: 0.84363 | 0 63 38 5 5 1 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseFromL2Cache] stats - msgs:14708 full:0 size:[binsize: 4 max: 116 count: 14708 average: 5.29821 | standard deviation: 12.3933 | 11992 961 237 229 191 233 207 100 95 80 63 48 36 29 20 12 11 17 8 9 18 19 11 14 15 12 12 20 8 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 1, L2Cache, responseFromL2Cache] stats - msgs:3637 full:0 size:[binsize: 1 max: 5 count: 3637 average: 1.4358 | standard deviation: 0.654804 | 0 2345 1036 221 33 2 ]
MessageBuffer: [Chip 0 2, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseFromL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, unblockToL2Cache] stats - msgs:9862 full:0 size:[binsize: 1 max: 2 count: 9862 average: 1.16011 | standard deviation: 0.366839 | 0 8283 1579 ]
MessageBuffer: [Chip 0 1, L2Cache, unblockToL2Cache] stats - msgs:2130 full:0 size:[binsize: 1 max: 2 count: 2130 average: 1.05915 | standard deviation: 0.236421 | 0 2004 126 ]
MessageBuffer: [Chip 0 2, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, unblockToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, L1RequestToL2Cache] stats - msgs:15250 full:0 size:[binsize: 1 max: 2 count: 15250 average: 1.19344 | standard deviation: 0.395064 | 0 12300 2950 ]
MessageBuffer: [Chip 0 1, L2Cache, L1RequestToL2Cache] stats - msgs:3650 full:0 size:[binsize: 1 max: 2 count: 3650 average: 1.06712 | standard deviation: 0.250513 | 0 3405 245 ]
MessageBuffer: [Chip 0 2, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, L1RequestToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L2Cache, responseToL2Cache] stats - msgs:7580 full:0 size:[binsize: 1 max: 2 count: 7580 average: 1.0785 | standard deviation: 0.269141 | 0 6985 595 ]
MessageBuffer: [Chip 0 1, L2Cache, responseToL2Cache] stats - msgs:2061 full:0 size:[binsize: 1 max: 2 count: 2061 average: 1.05725 | standard deviation: 0.233171 | 0 1943 118 ]
MessageBuffer: [Chip 0 2, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L2Cache, responseToL2Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestFromL1Cache] stats - msgs:175 full:0 size:[binsize: 1 max: 1 count: 175 average:     1 | standard deviation: 0 | 0 175 ]
MessageBuffer: [Chip 0 1, L1Cache, requestFromL1Cache] stats - msgs:16172 full:0 size:[binsize: 4 max: 120 count: 16172 average: 40.8724 | standard deviation: 29.2909 | 840 1025 1004 971 937 947 850 881 726 691 664 728 581 507 556 458 417 410 401 538 376 303 291 219 196 192 164 92 92 92 23 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 ]
MessageBuffer: [Chip 0 2, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseFromL1Cache] stats - msgs:170 full:0 size:[binsize: 1 max: 1 count: 170 average:     1 | standard deviation: 0 | 0 170 ]
MessageBuffer: [Chip 0 1, L1Cache, responseFromL1Cache] stats - msgs:1556 full:0 size:[binsize: 1 max: 36 count: 1556 average: 10.7783 | standard deviation: 8.60498 | 0 189 196 97 51 56 54 44 56 49 54 54 50 50 45 38 49 47 51 37 38 40 33 29 26 26 19 16 12 9 9 9 7 7 5 2 2 ]
MessageBuffer: [Chip 0 2, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, unblockFromL1Cache] stats - msgs:175 full:0 size:[binsize: 1 max: 2 count: 175 average: 1.00571 | standard deviation: 0.0758098 | 0 174 1 ]
MessageBuffer: [Chip 0 1, L1Cache, unblockFromL1Cache] stats - msgs:9888 full:0 size:[binsize: 1 max: 12 count: 9888 average: 1.25081 | standard deviation: 0.655635 | 0 7904 1745 155 29 13 9 11 9 8 3 1 1 ]
MessageBuffer: [Chip 0 2, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, unblockFromL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, requestToL1Cache] stats - msgs:170 full:0 size:[binsize: 1 max: 1 count: 170 average:     1 | standard deviation: 0 | 0 170 ]
MessageBuffer: [Chip 0 1, L1Cache, requestToL1Cache] stats - msgs:1556 full:0 size:[binsize: 1 max: 2 count: 1556 average: 1.32198 | standard deviation: 0.4676 | 0 1055 501 ]
MessageBuffer: [Chip 0 2, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, requestToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, L1Cache, responseToL1Cache] stats - msgs:175 full:0 size:[binsize: 1 max: 1 count: 175 average:     1 | standard deviation: 0 | 0 175 ]
MessageBuffer: [Chip 0 1, L1Cache, responseToL1Cache] stats - msgs:16172 full:0 size:[binsize: 1 max: 2 count: 16172 average: 1.09751 | standard deviation: 0.296747 | 0 14595 1577 ]
MessageBuffer: [Chip 0 2, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 4, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 5, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 6, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 7, L1Cache, responseToL1Cache] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.02266 | standard deviation: 0.149001 | 0 2070 48 ]
MessageBuffer: [Chip 0 1, Directory, requestToDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 2 count: 2118 average: 1.00567 | standard deviation: 0.0752888 | 0 2106 12 ]
MessageBuffer: [Chip 0 2, Directory, requestToDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 2 count: 2117 average: 1.00803 | standard deviation: 0.0896327 | 0 2100 17 ]
MessageBuffer: [Chip 0 3, Directory, requestToDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 2 count: 2117 average: 1.01275 | standard deviation: 0.11296 | 0 2090 27 ]
MessageBuffer: [Chip 0 0, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 1, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 2, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 3, Directory, responseToDir] stats - msgs:0 full:0 size:[binsize: 1 max: 0 count: 0 average: NaN |standard deviation: NaN | 0 ]
MessageBuffer: [Chip 0 0, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 18 count: 2118 average: 5.54249 | standard deviation: 3.12335 | 0 216 179 210 219 182 273 407 201 83 38 19 16 15 16 16 15 7 6 ]
MessageBuffer: [Chip 0 1, Directory, responseFromDir] stats - msgs:2118 full:0 size:[binsize: 1 max: 20 count: 2118 average: 5.75921 | standard deviation: 3.25575 | 0 223 171 174 195 211 272 380 164 70 112 49 25 16 19 11 10 7 7 1 1 ]
MessageBuffer: [Chip 0 2, Directory, responseFromDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 19 count: 2117 average: 5.76098 | standard deviation: 3.32075 | 0 223 203 181 191 217 243 308 166 76 116 99 29 17 16 14 13 2 2 1 ]
MessageBuffer: [Chip 0 3, Directory, responseFromDir] stats - msgs:2117 full:0 size:[binsize: 1 max: 19 count: 2117 average: 6.21256 | standard deviation: 3.65495 | 0 226 193 164 169 172 185 303 149 135 184 115 28 21 17 19 14 8 8 7 ]
