// Seed: 184169209
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  inout id_7;
  input id_6;
  output id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  type_13(
      id_10, id_2, id_5
  );
  logic id_10;
  logic id_11;
  logic id_12;
  always @(posedge id_12 or id_7) begin
    #1 id_10 = id_9;
  end
endmodule
