
@InProceedings{   varacca:2006:tlm:1157735.1158076,
  acmid         = {1158076},
  address       = {Washington, DC, USA},
  author        = {Varacca, Daniele and Volzer, Hagen},
  booktitle     = {Proceedings of the 21st Annual IEEE Symposium on Logic in Computer Science},
  date-added    = {2013-04-26 16:15:46 +0000},
  date-modified = {2013-04-26 21:42:43 +0000},
  doi           = {10.1109/LICS.2006.49},
  isbn          = {0-7695-2631-4},
  keywords      = {meagre set},
  numpages      = {10},
  pages         = {389--398},
  publisher     = {IEEE Computer Society},
  series        = {LICS '06},
  title         = {Temporal Logics and Model Checking for Fairly Correct Systems},
  url           = {http://dx.doi.org/10.1109/LICS.2006.49},
  year          = {2006},
  bdsk-file-1   = {YnBsaXN0MDDSAQIDBFxyZWxhdGl2ZVBhdGhZYWxpYXNEYXRhXxBnVGVtcG9yYWwgTG9naWNzIGFuZCBNb2RlbCBDaGVja2luZyBmb3IgRmFpcmx5IENvcnJlY3QgU3lzdGVtcyAtIFZhcmFjY2EsIFZvbHplciAoMCkgKDApIC0gYSAtIGEgLSBkLnBkZk8RAo4AAAAAAo4AAgAAA0VYVAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABCRAAB/////x9UZW1wb3JhbCBMb2dpY3MgYW4jRkZGRkZGRkYucGRmAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD/////AAAAAAAAAAAAAAAAAAEAAgAACgB4RgAAAAAAAAAAAAAAAAAIQXJ0aWNsZXMAAgB+LzpWb2x1bWVzOkVYVDpBcnRpY2xlczpUZW1wb3JhbCBMb2dpY3MgYW5kIE1vZGVsIENoZWNraW5nIGZvciBGYWlybHkgQ29ycmVjdCBTeXN0ZW1zIC0gVmFyYWNjYSwgVm9semVyICgwKSAoMCkgLSBhIC0gYSAtIGQucGRmAA4A0ABnAFQAZQBtAHAAbwByAGEAbAAgAEwAbwBnAGkAYwBzACAAYQBuAGQAIABNAG8AZABlAGwAIABDAGgAZQBjAGsAaQBuAGcAIABmAG8AcgAgAEYAYQBpAHIAbAB5ACAAQwBvAHIAcgBlAGMAdAAgAFMAeQBzAHQAZQBtAHMAIAAtACAAVgBhAHIAYQBjAGMAYQAsACAAVgBvAGwAegBlAHIAIAAoADAAKQAgACgAMAApACAALQAgAGEAIAAtACAAYQAgAC0AIABkAC4AcABkAGYADwAIAAMARQBYAFQAEgBxL0FydGljbGVzL1RlbXBvcmFsIExvZ2ljcyBhbmQgTW9kZWwgQ2hlY2tpbmcgZm9yIEZhaXJseSBDb3JyZWN0IFN5c3RlbXMgLSBWYXJhY2NhLCBWb2x6ZXIgKDApICgwKSAtIGEgLSBhIC0gZC5wZGYAABMADC9Wb2x1bWVzL0VYVP//AAAACAANABoAJACOAAAAAAAAAgEAAAAAAAAABQAAAAAAAAAAAAAAAAAAAyA=},
  bdsk-url-1    = {http://dx.doi.org/10.1109/LICS.2006.49}
}
