// Seed: 1844412536
module module_0;
  wire id_1, id_2, id_3, id_4;
  tri1 id_5 = -1;
  assign module_1.id_1 = 0;
  wire id_6;
  assign id_6 = id_3;
  wire #(id_1, id_5) id_7;
endmodule
module module_1 #(
    parameter id_0 = 32'd7,
    parameter id_1 = 32'd78,
    parameter id_2 = 32'd57
) (
    input supply0 _id_0,
    input wire _id_1,
    input wor _id_2,
    output wire id_3
);
  wire [id_1 : id_2] id_5;
  xnor primCall (id_3, id_5, id_6);
  wire [id_0  /  id_0  -  1 : id_0  |  1 'b0 !=? "" -  id_2] id_6;
  module_0 modCall_1 ();
endmodule
