// Seed: 3909483161
module module_0 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_2 = 1 ? 1 : 1'b0;
endmodule
module module_1 (
    input  id_0,
    output id_1
);
  assign id_1 = id_0 - 'b0;
  logic id_3;
  tri1  id_4;
  assign id_4[1'd0 : 1] = id_3;
  type_7(
      id_2, id_0, id_0
  );
endmodule
