Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: Main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Main"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : Main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\Switcher.v" into library work
Parsing module <Switcher>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\Selector.v" into library work
Parsing module <Selector>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\OutputSeletor.v" into library work
Parsing module <OutputSelector>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\IndexSelector.v" into library work
Parsing module <IndexSelector>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\DividerForDynamicLighting.v" into library work
Parsing module <DividerForDynamicLighting>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\Decoder.v" into library work
Parsing module <Decoder>.
Analyzing Verilog file "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" into library work
Parsing module <Main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Main>.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 58: Signal <SW1> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 59: Signal <SW5> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 60: Signal <accumulator> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 63: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 64: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 68: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 69: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 70: Signal <accumulator> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 75: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 76: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 77: Signal <indexregister> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 82: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 83: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 84: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 88: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 89: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 90: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 94: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 95: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 99: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 100: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 101: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 106: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 107: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 108: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 113: Signal <OPR> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 114: Signal <OPA> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "C:\Users\fjsda\Studying\FPGA\ALU\Main.v" Line 115: Signal <temp> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <DividerForDynamicLighting>.

Elaborating module <IndexSelector>.

Elaborating module <OutputSelector>.

Elaborating module <Selector>.

Elaborating module <Switcher>.

Elaborating module <Decoder>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Main>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\Main.v".
    Found 5-bit subtractor for signal <GND_1_o_GND_1_o_sub_43_OUT> created at line 90.
    Found 5-bit adder for signal <n0252> created at line 84.
    Found 4-bit 8-to-1 multiplexer for signal <OPA[2]_indexregister[7][3]_wide_mux_26_OUT> created at line 77.
    Found 4-bit 8-to-1 multiplexer for signal <index[2]_indexregister[7][3]_wide_mux_78_OUT> created at line 127.
WARNING:Xst:737 - Found 1-bit latch for signal <OPR<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPR<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPR<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPA<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPA<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPA<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPA<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <temp<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <accumulator<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <accumulator<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <accumulator<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <accumulator<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <status<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<0><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<0><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<0><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<0><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<1><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<1><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<1><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<1><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<2><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<2><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<2><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<2><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<3><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<3><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<3><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<3><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<4><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<4><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<4><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<4><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<5><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<5><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<5><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<5><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<6><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<6><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<6><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<6><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<7><3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<7><2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<7><1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <indexregister<7><0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OPR<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 4-bit comparator lessequal for signal <n0016> created at line 76
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  52 Latch(s).
	inferred   1 Comparator(s).
	inferred  75 Multiplexer(s).
Unit <Main> synthesized.

Synthesizing Unit <DividerForDynamicLighting>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\DividerForDynamicLighting.v".
    Found 1-bit register for signal <CE_OUT>.
    Found 15-bit register for signal <Q>.
    Found 15-bit adder for signal <Q[14]_GND_54_o_add_2_OUT> created at line 32.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <DividerForDynamicLighting> synthesized.

Synthesizing Unit <IndexSelector>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\IndexSelector.v".
    Summary:
	no macro.
Unit <IndexSelector> synthesized.

Synthesizing Unit <OutputSelector>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\OutputSeletor.v".
    Found 8-bit 4-to-1 multiplexer for signal <n0006> created at line 41.
    Summary:
	inferred   1 Multiplexer(s).
Unit <OutputSelector> synthesized.

Synthesizing Unit <Selector>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\Selector.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <Selector> synthesized.

Synthesizing Unit <Switcher>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\Switcher.v".
    Summary:
	no macro.
Unit <Switcher> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "C:\Users\fjsda\Studying\FPGA\ALU\Decoder.v".
    Found 16x8-bit Read Only RAM for signal <OUT>
    Summary:
	inferred   1 RAM(s).
Unit <Decoder> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 3
 15-bit adder                                          : 1
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Registers                                            : 2
 1-bit register                                        : 1
 15-bit register                                       : 1
# Latches                                              : 52
 1-bit latch                                           : 52
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 77
 1-bit 2-to-1 multiplexer                              : 61
 4-bit 2-to-1 multiplexer                              : 13
 4-bit 8-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Decoder>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IN>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <OUT>           |          |
    -----------------------------------------------------------------------
Unit <Decoder> synthesized (advanced).

Synthesizing (advanced) Unit <DividerForDynamicLighting>.
The following registers are absorbed into counter <Q>: 1 register on signal <Q>.
Unit <DividerForDynamicLighting> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 2
 5-bit adder                                           : 1
 5-bit subtractor                                      : 1
# Counters                                             : 1
 15-bit up counter                                     : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 4-bit comparator lessequal                            : 1
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 61
 1-bit 8-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 13
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 4-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <status_3> in Unit <Main> is equivalent to the following FF/Latch, which will be removed : <status_1> 

Optimizing unit <Main> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Main, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 16
 Flip-Flops                                            : 16

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 156
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 14
#      LUT2                        : 4
#      LUT3                        : 10
#      LUT4                        : 13
#      LUT5                        : 15
#      LUT6                        : 55
#      MUXCY                       : 14
#      MUXF7                       : 12
#      VCC                         : 1
#      XORCY                       : 15
# FlipFlops/Latches                : 67
#      FD                          : 1
#      FDR                         : 15
#      LD                          : 44
#      LDE_1                       : 7
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 11
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              67  out of  11440     0%  
 Number of Slice LUTs:                  113  out of   5720     1%  
    Number used as Logic:               113  out of   5720     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    149
   Number with an unused Flip Flop:      82  out of    149    55%  
   Number with an unused LUT:            36  out of    149    24%  
   Number of fully used LUT-FF pairs:    31  out of    149    20%  
   Number of unique control sets:        13

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    102    21%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------+----------------------------+-------+
Clock Signal                                         | Clock buffer(FF name)      | Load  |
-----------------------------------------------------+----------------------------+-------+
SW17                                                 | IBUF+BUFG                  | 19    |
GND_1_o_OPR[3]_AND_37_o(GND_1_o_OPR[3]_AND_37_o1:O)  | NONE(*)(indexregister<0>_3)| 4     |
GND_1_o_OPR[3]_AND_49_o(GND_1_o_OPR[3]_AND_49_o1:O)  | NONE(*)(indexregister<1>_3)| 4     |
GND_1_o_OPR[3]_AND_61_o(GND_1_o_OPR[3]_AND_61_o1:O)  | NONE(*)(indexregister<2>_3)| 4     |
GND_1_o_OPR[3]_AND_73_o(GND_1_o_OPR[3]_AND_73_o1:O)  | NONE(*)(indexregister<3>_3)| 4     |
GND_1_o_OPR[3]_AND_85_o(GND_1_o_OPR[3]_AND_85_o1:O)  | NONE(*)(indexregister<4>_3)| 4     |
GND_1_o_OPR[3]_AND_97_o(GND_1_o_OPR[3]_AND_97_o1:O)  | NONE(*)(indexregister<5>_3)| 4     |
GND_1_o_OPR[3]_AND_109_o(GND_1_o_OPR[3]_AND_109_o1:O)| NONE(*)(indexregister<6>_3)| 4     |
GND_1_o_OPR[3]_AND_121_o(GND_1_o_OPR[3]_AND_121_o1:O)| NONE(*)(indexregister<7>_3)| 4     |
CLK                                                  | BUFGP                      | 16    |
-----------------------------------------------------+----------------------------+-------+
(*) These 8 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 11.636ns (Maximum Frequency: 85.940MHz)
   Minimum input arrival time before clock: 2.204ns
   Maximum output required time after clock: 9.461ns
   Maximum combinational path delay: 13.275ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SW17'
  Clock period: 11.636ns (frequency: 85.940MHz)
  Total number of paths / destination ports: 443 / 18
-------------------------------------------------------------------------
Delay:               5.818ns (Levels of Logic = 5)
  Source:            OPA_0 (LATCH)
  Destination:       status_0 (LATCH)
  Source Clock:      SW17 falling
  Destination Clock: SW17 rising

  Data Path: OPA_0 to status_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.581   1.343  OPA_0 (OPA_0)
     LUT6:I4->O            1   0.250   0.000  mux2_3 (mux2_3)
     MUXF7:I1->O           7   0.175   1.138  mux2_2_f7 (OPA[2]_indexregister[7][3]_wide_mux_26_OUT<2>)
     LUT6:I3->O            3   0.235   0.766  Mmux_accumulator[3]_accumulator[3]_mux_73_OUT<0>3921 (Mmux_accumulator[3]_accumulator[3]_mux_73_OUT<0>392)
     LUT6:I5->O            1   0.254   0.790  status[3]_status[3]_mux_74_OUT<1>_SW1 (N10)
     LUT5:I3->O            1   0.250   0.000  Mmux_status[3]_status[3]_mux_74_OUT<0>1 (status[3]_status[3]_mux_74_OUT<0>)
     LDE_1:D                   0.036          status_0
    ----------------------------------------
    Total                      5.818ns (1.781ns logic, 4.037ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.983ns (frequency: 200.682MHz)
  Total number of paths / destination ports: 361 / 31
-------------------------------------------------------------------------
Delay:               4.983ns (Levels of Logic = 2)
  Source:            DFDL/Q_0 (FF)
  Destination:       DFDL/Q_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DFDL/Q_0 to DFDL/Q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  DFDL/Q_0 (DFDL/Q_0)
     LUT6:I0->O            2   0.254   1.156  DFDL/GND_54_o_GND_54_o_equal_2_o<14>1 (DFDL/GND_54_o_GND_54_o_equal_2_o<14>)
     LUT5:I0->O           15   0.254   1.154  DFDL/GND_54_o_GND_54_o_equal_2_o<14>3 (DFDL/GND_54_o_GND_54_o_equal_2_o)
     FDR:R                     0.459          DFDL/Q_0
    ----------------------------------------
    Total                      4.983ns (1.492ns logic, 3.491ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SW17'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.204ns (Levels of Logic = 1)
  Source:            SW2 (PAD)
  Destination:       OPR_2 (LATCH)
  Destination Clock: SW17 falling

  Data Path: SW2 to OPR_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   0.840  SW2_IBUF (SW2_IBUF)
     LD:D                      0.036          OPR_2
    ----------------------------------------
    Total                      2.204ns (1.364ns logic, 0.840ns route)
                                       (61.9% logic, 38.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 30 / 9
-------------------------------------------------------------------------
Offset:              7.268ns (Levels of Logic = 3)
  Source:            DFDL/CE_OUT (FF)
  Destination:       DOUT<4> (PAD)
  Source Clock:      CLK rising

  Data Path: DFDL/CE_OUT to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              14   0.525   1.355  DFDL/CE_OUT (DFDL/CE_OUT)
     LUT3:I0->O            6   0.235   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      7.268ns (3.926ns logic, 3.342ns route)
                                       (54.0% logic, 46.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_61_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.449ns (Levels of Logic = 6)
  Source:            indexregister<2>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_61_o falling

  Data Path: indexregister<2>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   1.002  indexregister<2>_2 (indexregister<2>_2)
     LUT6:I2->O            1   0.254   0.000  mux6_4 (mux6_4)
     MUXF7:I0->O           1   0.163   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.449ns (4.668ns logic, 4.781ns route)
                                       (49.4% logic, 50.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_73_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.382ns (Levels of Logic = 6)
  Source:            indexregister<3>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_73_o falling

  Data Path: indexregister<3>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.954  indexregister<3>_2 (indexregister<3>_2)
     LUT6:I3->O            1   0.235   0.000  mux6_4 (mux6_4)
     MUXF7:I0->O           1   0.163   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.382ns (4.649ns logic, 4.733ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_49_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.277ns (Levels of Logic = 6)
  Source:            indexregister<1>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_49_o falling

  Data Path: indexregister<1>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.834  indexregister<1>_2 (indexregister<1>_2)
     LUT6:I4->O            1   0.250   0.000  mux6_4 (mux6_4)
     MUXF7:I0->O           1   0.163   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.277ns (4.664ns logic, 4.613ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_37_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.173ns (Levels of Logic = 6)
  Source:            indexregister<0>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_37_o falling

  Data Path: indexregister<0>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.726  indexregister<0>_2 (indexregister<0>_2)
     LUT6:I5->O            1   0.254   0.000  mux6_4 (mux6_4)
     MUXF7:I0->O           1   0.163   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.173ns (4.668ns logic, 4.505ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_109_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.461ns (Levels of Logic = 6)
  Source:            indexregister<6>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_109_o falling

  Data Path: indexregister<6>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   1.002  indexregister<6>_2 (indexregister<6>_2)
     LUT6:I2->O            1   0.254   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.175   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.461ns (4.680ns logic, 4.781ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_121_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.394ns (Levels of Logic = 6)
  Source:            indexregister<7>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_121_o falling

  Data Path: indexregister<7>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.954  indexregister<7>_2 (indexregister<7>_2)
     LUT6:I3->O            1   0.235   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.175   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.394ns (4.661ns logic, 4.733ns route)
                                       (49.6% logic, 50.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_97_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.289ns (Levels of Logic = 6)
  Source:            indexregister<5>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_97_o falling

  Data Path: indexregister<5>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.834  indexregister<5>_2 (indexregister<5>_2)
     LUT6:I4->O            1   0.250   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.175   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.289ns (4.676ns logic, 4.613ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GND_1_o_OPR[3]_AND_85_o'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              9.185ns (Levels of Logic = 6)
  Source:            indexregister<4>_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      GND_1_o_OPR[3]_AND_85_o falling

  Data Path: indexregister<4>_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.581   0.726  indexregister<4>_2 (indexregister<4>_2)
     LUT6:I5->O            1   0.254   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.175   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      9.185ns (4.680ns logic, 4.505ns route)
                                       (51.0% logic, 49.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SW17'
  Total number of paths / destination ports: 112 / 7
-------------------------------------------------------------------------
Offset:              8.487ns (Levels of Logic = 4)
  Source:            OPR_2 (LATCH)
  Destination:       DOUT<4> (PAD)
  Source Clock:      SW17 falling

  Data Path: OPR_2 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              21   0.581   1.538  OPR_2 (OPR_2)
     LUT5:I2->O            2   0.235   0.726  selector/Mmux_CNT32 (selector/Mmux_CNT31)
     LUT3:I2->O            6   0.254   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                      8.487ns (4.236ns logic, 4.251ns route)
                                       (49.9% logic, 50.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1288 / 7
-------------------------------------------------------------------------
Delay:               13.275ns (Levels of Logic = 9)
  Source:            SW5 (PAD)
  Destination:       DOUT<4> (PAD)

  Data Path: SW5 to DOUT<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.328   1.069  SW5_IBUF (SW5_IBUF)
     LUT3:I0->O            1   0.235   1.112  indexselector/Index<3>_SW0 (N0)
     LUT6:I1->O            8   0.254   1.399  indexselector/Index<3> (index<1>)
     LUT6:I0->O            1   0.254   0.000  mux6_3 (mux6_3)
     MUXF7:I1->O           1   0.175   0.958  mux6_2_f7 (index[2]_indexregister[7][3]_wide_mux_78_OUT<2>)
     LUT6:I2->O            2   0.254   0.834  selector/Mmux_CNT31 (selector/Mmux_CNT3)
     LUT3:I1->O            6   0.250   1.306  selector/Mmux_CNT33 (OUT<2>)
     LUT6:I1->O            1   0.254   0.681  decoder/Mram_OUT41 (DOUT_4_OBUF)
     OBUF:I->O                 2.912          DOUT_4_OBUF (DOUT<4>)
    ----------------------------------------
    Total                     13.275ns (5.916ns logic, 7.359ns route)
                                       (44.6% logic, 55.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.983|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_109_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_121_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_37_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_49_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_61_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_73_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_85_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GND_1_o_OPR[3]_AND_97_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SW17           |         |         |    1.624|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SW17
------------------------+---------+---------+---------+---------+
                        | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock            |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------+---------+---------+---------+---------+
GND_1_o_OPR[3]_AND_109_o|         |    5.414|         |         |
GND_1_o_OPR[3]_AND_121_o|         |    5.481|         |         |
GND_1_o_OPR[3]_AND_37_o |         |    5.648|         |         |
GND_1_o_OPR[3]_AND_49_o |         |    5.623|         |         |
GND_1_o_OPR[3]_AND_61_o |         |    5.402|         |         |
GND_1_o_OPR[3]_AND_73_o |         |    5.469|         |         |
GND_1_o_OPR[3]_AND_85_o |         |    5.660|         |         |
GND_1_o_OPR[3]_AND_97_o |         |    5.635|         |         |
SW17                    |         |    5.818|    1.624|         |
------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.40 secs
 
--> 

Total memory usage is 4485872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   80 (   0 filtered)
Number of infos    :    3 (   0 filtered)

