#! /nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/q7aka061394r67lakfbijmpaqh6xl0ak-iverilog-11.0/lib/ivl/va_math.vpi";
S_0x188d330 .scope module, "alu_bench" "alu_bench" 2 5;
 .timescale -6 -9;
L_0x18cc820 .functor BUFZ 16, L_0x18ce230, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x18cbf70_0 .var "arg1", 15 0;
v0x18cc050_0 .var "arg2", 15 0;
v0x18cc110_0 .net "carry", 0 0, L_0x18cca90;  1 drivers
v0x18cc200_0 .var "op", 4 0;
v0x18cc2c0_0 .net "opcode", 2 0, L_0x18cc6e0;  1 drivers
v0x18cc3d0_0 .net "overflow", 0 0, L_0x18ce090;  1 drivers
v0x18cc4c0_0 .net "result", 15 0, L_0x18ce230;  1 drivers
v0x18cc580_0 .net/s "result_s", 15 0, L_0x18cc820;  1 drivers
v0x18cc640_0 .net "select", 0 0, L_0x18cc780;  1 drivers
L_0x18cc6e0 .part v0x18cc200_0, 0, 3;
L_0x18cc780 .part v0x18cc200_0, 3, 1;
S_0x188d040 .scope module, "alu0" "alu" 2 18, 3 4 0, S_0x188d330;
 .timescale -6 -9;
    .port_info 0 /INPUT 1 "select";
    .port_info 1 /INPUT 3 "opcode";
    .port_info 2 /INPUT 16 "arg1";
    .port_info 3 /INPUT 16 "arg2";
    .port_info 4 /OUTPUT 16 "result";
    .port_info 5 /OUTPUT 1 "carry";
    .port_info 6 /OUTPUT 1 "overflow";
v0x18cb3c0_0 .net "arg1", 15 0, v0x18cbf70_0;  1 drivers
v0x18cb4f0_0 .net "arg2", 15 0, v0x18cc050_0;  1 drivers
v0x18cb600_0 .net "au_result", 15 0, L_0x18cddc0;  1 drivers
v0x18cb6a0_0 .net "carry", 0 0, L_0x18cca90;  alias, 1 drivers
v0x18cb740_0 .net "lu_result", 15 0, v0x18cb2a0_0;  1 drivers
v0x18cb830_0 .net "opcode", 2 0, L_0x18cc6e0;  alias, 1 drivers
v0x18cb920_0 .net "overflow", 0 0, L_0x18ce090;  alias, 1 drivers
v0x18cb9c0_0 .net "result", 15 0, L_0x18ce230;  alias, 1 drivers
v0x18cba60_0 .net "select", 0 0, L_0x18cc780;  alias, 1 drivers
L_0x18ce230 .functor MUXZ 16, L_0x18cddc0, v0x18cb2a0_0, L_0x18cc780, C4<>;
S_0x18a59f0 .scope module, "au0" "au" 3 16, 4 1 0, S_0x188d040;
 .timescale -6 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 16 "arg1";
    .port_info 2 /INPUT 16 "arg2";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "carry";
    .port_info 5 /OUTPUT 1 "overflow";
L_0x18cc8e0 .functor BUFZ 16, v0x18cbf70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18cc970 .functor BUFZ 16, v0x18cc050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x18ccea0 .functor NOT 1, L_0x18cce00, C4<0>, C4<0>, C4<0>;
L_0x18ccf40 .functor NOT 1, L_0x18ccb60, C4<0>, C4<0>, C4<0>;
L_0x18cd030 .functor NOT 1, L_0x18ccc30, C4<0>, C4<0>, C4<0>;
L_0x18cd0f0 .functor AND 1, L_0x18ccf40, L_0x18cd030, C4<1>, C4<1>;
L_0x18cd240 .functor AND 1, L_0x18cd0f0, L_0x18ccd00, C4<1>, C4<1>;
L_0x18cd350 .functor AND 1, L_0x18ccea0, L_0x18cd240, C4<1>, C4<1>;
L_0x18cd4b0 .functor NOT 1, L_0x18ccb60, C4<0>, C4<0>, C4<0>;
L_0x18cd520 .functor AND 1, L_0x18cd4b0, L_0x18ccc30, C4<1>, C4<1>;
L_0x18cd640 .functor AND 1, L_0x18cd520, L_0x18ccd00, C4<1>, C4<1>;
L_0x18cd6b0 .functor OR 1, L_0x18cd350, L_0x18cd640, C4<0>, C4<0>;
L_0x18cd830 .functor NOT 1, L_0x18ccc30, C4<0>, C4<0>, C4<0>;
L_0x18cd930 .functor AND 1, L_0x18ccb60, L_0x18cd830, C4<1>, C4<1>;
L_0x18cd7c0 .functor NOT 1, L_0x18ccd00, C4<0>, C4<0>, C4<0>;
L_0x18cdb40 .functor AND 1, L_0x18cd930, L_0x18cd7c0, C4<1>, C4<1>;
L_0x18cdc40 .functor OR 1, L_0x18cd6b0, L_0x18cdb40, C4<0>, C4<0>;
L_0x18cdd50 .functor AND 1, L_0x18ccb60, L_0x18ccc30, C4<1>, C4<1>;
L_0x18cde60 .functor NOT 1, L_0x18ccd00, C4<0>, C4<0>, C4<0>;
L_0x18cded0 .functor AND 1, L_0x18cdd50, L_0x18cde60, C4<1>, C4<1>;
L_0x18ce090 .functor OR 1, L_0x18cdc40, L_0x18cded0, C4<0>, C4<0>;
v0x18a5c70_0 .net *"_ivl_13", 0 0, L_0x18cce00;  1 drivers
v0x18c93b0_0 .net *"_ivl_14", 0 0, L_0x18ccea0;  1 drivers
v0x18c9490_0 .net *"_ivl_16", 0 0, L_0x18ccf40;  1 drivers
v0x18c9550_0 .net *"_ivl_18", 0 0, L_0x18cd030;  1 drivers
v0x18c9630_0 .net *"_ivl_20", 0 0, L_0x18cd0f0;  1 drivers
v0x18c9760_0 .net *"_ivl_22", 0 0, L_0x18cd240;  1 drivers
v0x18c9840_0 .net *"_ivl_24", 0 0, L_0x18cd350;  1 drivers
v0x18c9920_0 .net *"_ivl_26", 0 0, L_0x18cd4b0;  1 drivers
v0x18c9a00_0 .net *"_ivl_28", 0 0, L_0x18cd520;  1 drivers
v0x18c9ae0_0 .net *"_ivl_30", 0 0, L_0x18cd640;  1 drivers
v0x18c9bc0_0 .net *"_ivl_32", 0 0, L_0x18cd6b0;  1 drivers
v0x18c9ca0_0 .net *"_ivl_34", 0 0, L_0x18cd830;  1 drivers
v0x18c9d80_0 .net *"_ivl_36", 0 0, L_0x18cd930;  1 drivers
v0x18c9e60_0 .net *"_ivl_38", 0 0, L_0x18cd7c0;  1 drivers
v0x18c9f40_0 .net *"_ivl_40", 0 0, L_0x18cdb40;  1 drivers
v0x18ca020_0 .net *"_ivl_42", 0 0, L_0x18cdc40;  1 drivers
v0x18ca100_0 .net *"_ivl_44", 0 0, L_0x18cdd50;  1 drivers
v0x18ca1e0_0 .net *"_ivl_46", 0 0, L_0x18cde60;  1 drivers
v0x18ca2c0_0 .net *"_ivl_48", 0 0, L_0x18cded0;  1 drivers
v0x18ca3a0_0 .net "arg1", 15 0, v0x18cbf70_0;  alias, 1 drivers
v0x18ca480_0 .net/s "arg1s", 15 0, L_0x18cc8e0;  1 drivers
v0x18ca560_0 .net "arg2", 15 0, v0x18cc050_0;  alias, 1 drivers
v0x18ca640_0 .net/s "arg2s", 15 0, L_0x18cc970;  1 drivers
v0x18ca720_0 .net "carry", 0 0, L_0x18cca90;  alias, 1 drivers
v0x18ca7e0_0 .net "opcode", 2 0, L_0x18cc6e0;  alias, 1 drivers
v0x18ca8c0_0 .net "overflow", 0 0, L_0x18ce090;  alias, 1 drivers
v0x18ca980_0 .net "result", 15 0, L_0x18cddc0;  alias, 1 drivers
v0x18caa60_0 .net "s1", 0 0, L_0x18ccb60;  1 drivers
v0x18cab20_0 .net "s2", 0 0, L_0x18ccc30;  1 drivers
v0x18cabe0_0 .net "so", 0 0, L_0x18ccd00;  1 drivers
v0x18caca0_0 .var "tmp_out", 16 0;
E_0x18a4540/0 .event edge, v0x18ca7e0_0, v0x18ca3a0_0, v0x18ca560_0, v0x18ca480_0;
E_0x18a4540/1 .event edge, v0x18ca640_0;
E_0x18a4540 .event/or E_0x18a4540/0, E_0x18a4540/1;
L_0x18cca90 .part v0x18caca0_0, 16, 1;
L_0x18ccb60 .part v0x18cbf70_0, 15, 1;
L_0x18ccc30 .part v0x18cc050_0, 15, 1;
L_0x18ccd00 .part v0x18caca0_0, 15, 1;
L_0x18cce00 .part L_0x18cc6e0, 2, 1;
L_0x18cddc0 .part v0x18caca0_0, 0, 16;
S_0x18cae40 .scope module, "lu0" "lu" 3 17, 5 1 0, S_0x188d040;
 .timescale -6 -9;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /INPUT 16 "arg1";
    .port_info 2 /INPUT 16 "arg2";
    .port_info 3 /OUTPUT 16 "result";
v0x18cb080_0 .net "arg1", 15 0, v0x18cbf70_0;  alias, 1 drivers
v0x18cb160_0 .net "arg2", 15 0, v0x18cc050_0;  alias, 1 drivers
v0x18cb200_0 .net "opcode", 2 0, L_0x18cc6e0;  alias, 1 drivers
v0x18cb2a0_0 .var "result", 15 0;
E_0x18a2ea0 .event edge, v0x18ca7e0_0, v0x18ca3a0_0, v0x18ca560_0;
S_0x18cbc00 .scope task, "test_all" "test_all" 2 20, 2 20 0, S_0x188d330;
 .timescale -6 -9;
v0x18cbdb0_0 .var "t_arg1", 15 0;
v0x18cbe90_0 .var "t_arg2", 15 0;
TD_alu_bench.test_all ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x18cc200_0, 0, 5;
    %load/vec4 v0x18cbdb0_0;
    %store/vec4 v0x18cbf70_0, 0, 16;
    %load/vec4 v0x18cbe90_0;
    %store/vec4 v0x18cc050_0, 0, 16;
    %delay 5000, 0;
    %vpi_call 2 26 "$display", "\012testing all ALU ops\012arg1: %d %16b\012arg2: %d %16b", v0x18cbf70_0, v0x18cbf70_0, v0x18cc050_0, v0x18cc050_0 {0 0 0};
T_0.0 ;
    %load/vec4 v0x18cc200_0;
    %cmpi/u 16, 0, 5;
    %jmp/0xz T_0.1, 5;
    %vpi_call 2 29 "$display", "sel %d op %d res %d (%d) %16b cf %d of %d", v0x18cc640_0, v0x18cc2c0_0, v0x18cc4c0_0, v0x18cc580_0, v0x18cc4c0_0, v0x18cc110_0, v0x18cc3d0_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18cc200_0;
    %pushi/vec4 1, 0, 5;
    %add;
    %store/vec4 v0x18cc200_0, 0, 5;
    %delay 5000, 0;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 35 "$display", "\000" {0 0 0};
    %end;
    .scope S_0x18a59f0;
T_1 ;
    %wait E_0x18a4540;
    %load/vec4 v0x18ca7e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %pushi/vec4 65535, 65535, 17;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.0 ;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %load/vec4 v0x18ca560_0;
    %pad/u 17;
    %add;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.1 ;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %load/vec4 v0x18ca560_0;
    %pad/u 17;
    %sub;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.2 ;
    %load/vec4 v0x18ca480_0;
    %pad/s 17;
    %load/vec4 v0x18ca640_0;
    %pad/s 17;
    %add;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.3 ;
    %load/vec4 v0x18ca480_0;
    %pad/s 17;
    %load/vec4 v0x18ca640_0;
    %pad/s 17;
    %sub;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.4 ;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %ix/getv 4, v0x18ca560_0;
    %shiftl 4;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.5 ;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %ix/getv 4, v0x18ca560_0;
    %shiftr 4;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.6 ;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %ix/getv 4, v0x18ca560_0;
    %shiftl 4;
    %load/vec4 v0x18ca3a0_0;
    %pad/u 17;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x18ca560_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %or;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.7 ;
    %load/vec4 v0x18ca480_0;
    %pad/s 17;
    %ix/getv 4, v0x18ca560_0;
    %shiftr/s 4;
    %store/vec4 v0x18caca0_0, 0, 17;
    %jmp T_1.9;
T_1.9 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x18cae40;
T_2 ;
    %wait E_0x18a2ea0;
    %load/vec4 v0x18cb200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.0 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %and;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.1 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %and;
    %inv;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.2 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %or;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.3 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %or;
    %inv;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.4 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %xor;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.5 ;
    %load/vec4 v0x18cb080_0;
    %load/vec4 v0x18cb160_0;
    %xor;
    %inv;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.6 ;
    %load/vec4 v0x18cb080_0;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.7 ;
    %load/vec4 v0x18cb080_0;
    %inv;
    %store/vec4 v0x18cb2a0_0, 0, 16;
    %jmp T_2.9;
T_2.9 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x188d330;
T_3 ;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x18cbdb0_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x18cbe90_0, 0, 16;
    %fork TD_alu_bench.test_all, S_0x18cbc00;
    %join;
    %pushi/vec4 15, 0, 16;
    %store/vec4 v0x18cbdb0_0, 0, 16;
    %pushi/vec4 65533, 0, 16;
    %store/vec4 v0x18cbe90_0, 0, 16;
    %fork TD_alu_bench.test_all, S_0x18cbc00;
    %join;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x18cbdb0_0, 0, 16;
    %pushi/vec4 65533, 0, 16;
    %store/vec4 v0x18cbe90_0, 0, 16;
    %fork TD_alu_bench.test_all, S_0x18cbc00;
    %join;
    %pushi/vec4 32768, 0, 16;
    %store/vec4 v0x18cbdb0_0, 0, 16;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x18cbe90_0, 0, 16;
    %fork TD_alu_bench.test_all, S_0x18cbc00;
    %join;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x18cbdb0_0, 0, 16;
    %pushi/vec4 16384, 0, 16;
    %store/vec4 v0x18cbe90_0, 0, 16;
    %fork TD_alu_bench.test_all, S_0x18cbc00;
    %join;
    %vpi_call 2 46 "$stop" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "benches/alu-testbench.v";
    "./components/alu.v";
    "./components/au.v";
    "./components/lu.v";
