

================================================================
== Vivado HLS Report for 'conv2Dfixp'
================================================================
* Date:           Tue Sep 26 14:18:42 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        conv2D_fixedp
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.63|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  29849|  36905|  29850|  36906|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |                     |    Latency    |  Iteration  |  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |   Latency   |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+-------------+-----------+-----------+------+----------+
        |- Loop 1             |  29848|  36904| 1066 ~ 1318 |          -|          -|    28|    no    |
        | + Loop 1.1          |   1064|   1316|   38 ~ 47   |          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |     36|     45|   12 ~ 15   |          -|          -|     3|    no    |
        |   +++ Loop 1.1.1.1  |      9|     12|    3 ~ 4    |          -|          -|     3|    no    |
        +---------------------+-------+-------+-------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    243|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|     134|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     134|    326|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv2Dfixp_mac_mubkb_U1  |conv2Dfixp_mac_mubkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_151_p2        |     +    |      0|  0|  15|           5|           1|
    |ii_fu_248_p2         |     +    |      0|  0|  15|           6|           6|
    |j_1_fu_197_p2        |     +    |      0|  0|  15|           5|           1|
    |jj_fu_350_p2         |     +    |      0|  0|  15|           6|           6|
    |m_1_fu_227_p2        |     +    |      0|  0|  10|           2|           1|
    |n_1_fu_329_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp1_fu_233_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp2_fu_335_p2       |     +    |      0|  0|  10|           2|           2|
    |tmp_10_fu_408_p2     |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_207_p2      |     +    |      0|  0|  18|          11|          11|
    |tmp_9_fu_390_p2      |     +    |      0|  0|  16|           9|           9|
    |mm_fu_239_p2         |     -    |      0|  0|  12|           3|           2|
    |nn_fu_341_p2         |     -    |      0|  0|  12|           3|           2|
    |tmp_1_fu_181_p2      |     -    |      0|  0|  18|          11|          11|
    |tmp_3_fu_311_p2      |     -    |      0|  0|  15|           5|           5|
    |tmp_7_fu_285_p2      |     -    |      0|  0|  15|           8|           8|
    |or_cond2_fu_381_p2   |    and   |      0|  0|   2|           1|           1|
    |tmp3_fu_317_p2       |    and   |      0|  0|   2|           1|           1|
    |tmp4_fu_375_p2       |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_145_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond2_fu_191_p2  |   icmp   |      0|  0|   2|           5|           4|
    |exitcond3_fu_221_p2  |   icmp   |      0|  0|   1|           2|           2|
    |exitcond_fu_323_p2   |   icmp   |      0|  0|   1|           2|           2|
    |tmp_2_fu_267_p2      |   icmp   |      0|  0|   3|           6|           5|
    |tmp_8_fu_369_p2      |   icmp   |      0|  0|   3|           6|           5|
    |rev4_fu_363_p2       |    xor   |      0|  0|   2|           1|           2|
    |rev_fu_261_p2        |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 243|         116|         102|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  47|         10|    1|         10|
    |i_reg_95   |   9|          2|    5|         10|
    |j_reg_106  |   9|          2|    5|         10|
    |m_reg_117  |   9|          2|    2|          4|
    |n_reg_129  |   9|          2|    2|          4|
    +-----------+----+-----------+-----+-----------+
    |Total      |  83|         18|   15|         38|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |i_1_reg_462            |   5|   0|    5|          0|
    |i_cast_reg_454         |   5|   0|    6|          1|
    |i_reg_95               |   5|   0|    5|          0|
    |in_V_load_reg_545      |  16|   0|   16|          0|
    |j_1_reg_480            |   5|   0|    5|          0|
    |j_cast_reg_472         |   5|   0|    6|          1|
    |j_reg_106              |   5|   0|    5|          0|
    |kernel_V_load_reg_550  |  16|   0|   16|          0|
    |m_1_reg_493            |   2|   0|    2|          0|
    |m_reg_117              |   2|   0|    2|          0|
    |n_1_reg_521            |   2|   0|    2|          0|
    |n_reg_129              |   2|   0|    2|          0|
    |or_cond2_reg_531       |   1|   0|    1|          0|
    |out_V_addr_reg_485     |  10|   0|   10|          0|
    |p_Val2_s_reg_555       |  16|   0|   16|          0|
    |tmp1_reg_498           |   2|   0|    2|          0|
    |tmp2_reg_526           |   2|   0|    2|          0|
    |tmp3_reg_513           |   1|   0|    1|          0|
    |tmp_1_reg_467          |   9|   0|   11|          2|
    |tmp_3_reg_508          |   5|   0|    5|          0|
    |tmp_7_cast_reg_503     |   9|   0|    9|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 134|   0|  138|          4|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_done            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  conv2Dfixp  | return value |
|in_V_address0      | out |   10|  ap_memory |     in_V     |     array    |
|in_V_ce0           | out |    1|  ap_memory |     in_V     |     array    |
|in_V_q0            |  in |   16|  ap_memory |     in_V     |     array    |
|out_V_address0     | out |   10|  ap_memory |     out_V    |     array    |
|out_V_ce0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_we0          | out |    1|  ap_memory |     out_V    |     array    |
|out_V_d0           | out |   16|  ap_memory |     out_V    |     array    |
|out_V_q0           |  in |   16|  ap_memory |     out_V    |     array    |
|kernel_V_address0  | out |    4|  ap_memory |   kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |   kernel_V   |     array    |
|kernel_V_q0        |  in |   16|  ap_memory |   kernel_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

