#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Thu Aug 16 13:25:56 2018
# Process ID: 8036
# Current directory: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9688 C:\Users\E.Marte\Documents\GitHub\Marte_Fpga\ArtyS7MarteReview\SimpleGpio\Review_01.xpr
# Log file: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/vivado.log
# Journal file: C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/E.Marte/Documents/Vivado_Proyects/Review_01' since last save.
WARNING: [Project 1-312] File not found as 'C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/Arty-S7-50-Rev-E-Master.xdc'; using path 'C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc' instead.
Scanning sources...
Finished scanning sources
WARNING: [Project 1-312] File not found as 'C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/Arty-S7-50-Rev-E-Master.xdc'; using path 'C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc' instead.
WARNING: [Project 1-312] File not found as 'C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/Arty-S7-50-Rev-E-Master.xdc'; using path 'C:/Users/E.Marte/Documents/Vivado_Proyects/Arty-S7-50-Rev-E-Master.xdc' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:02:23 ; elapsed = 00:02:43 . Memory (MB): peak = 906.332 ; gain = 183.336
update_compile_order -fileset sources_1
open_bd_design {C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_2
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_1
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:12 . Memory (MB): peak = 1005.043 ; gain = 89.984
launch_sdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk -hwspec C:/Users/E.Marte/Documents/GitHub/Marte_Fpga/ArtyS7MarteReview/SimpleGpio/Review_01.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 16 14:14:42 2018...
