0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0016: jmp_imm:
	pc += 0x1, opcode= 0x02
0x001b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0022: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0027: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x002a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x002d: mov_imm:
	regs[5] = 0xc0f7e6d2, opcode= 0x04
0x0033: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0036: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0039: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x003c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x003f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0042: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0045: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0048: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x004b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x004f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0054: mov_imm:
	regs[5] = 0xfee27d8, opcode= 0x04
0x005a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x005d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0060: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0066: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x006c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x006f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0072: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0076: jmp_imm:
	pc += 0x1, opcode= 0x02
0x007b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x007e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0081: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0084: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0088: jmp_imm:
	pc += 0x1, opcode= 0x02
0x008d: mov_imm:
	regs[5] = 0x593bd630, opcode= 0x04
0x0093: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0096: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0099: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x009d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x00a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00b1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x00b5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x00c0: mov_imm:
	regs[5] = 0xfb391cba, opcode= 0x04
0x00c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x00c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x00cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x00d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x00e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00e7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x00eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00f0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x00f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x00fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0102: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0105: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0108: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x010b: mov_imm:
	regs[5] = 0x78938f61, opcode= 0x04
0x0111: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x02
0x011a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x011d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0120: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0123: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0127: jmp_imm:
	pc += 0x1, opcode= 0x02
0x012c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0130: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0135: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0139: jmp_imm:
	pc += 0x1, opcode= 0x02
0x013e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0141: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0144: mov_imm:
	regs[5] = 0x6e8d2286, opcode= 0x04
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0150: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0154: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0159: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x015c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0162: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0168: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x016b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x016e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0171: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0174: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0177: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x017a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x017e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0183: mov_imm:
	regs[5] = 0xa8860e92, opcode= 0x04
0x018a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x018f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0193: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0198: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x019b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x019e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x01a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x01b3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01bc: mov_imm:
	regs[5] = 0x75fcc813, opcode= 0x04
0x01c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x01c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x01c9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01ce: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x01d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01da: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x01e1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01e6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x01ea: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01ef: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x01f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x01f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x01fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x01fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0202: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0207: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x020a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x020d: mov_imm:
	regs[5] = 0xb0257a2c, opcode= 0x04
0x0213: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0216: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x021a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x021f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0222: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0226: jmp_imm:
	pc += 0x1, opcode= 0x02
0x022b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x022e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0231: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0237: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x023a: mov_imm:
	regs[5] = 0x1fa09b59, opcode= 0x04
0x0241: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0246: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0249: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x024c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0258: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x025e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0261: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0264: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0267: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x026a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x026d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0271: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0276: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0279: mov_imm:
	regs[5] = 0x391a0f5b, opcode= 0x04
0x027f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0282: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0285: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0288: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x028b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x028f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0294: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0297: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x029a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x029d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x02a0: mov_imm:
	regs[5] = 0xb8fa90e0, opcode= 0x04
0x02a6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02a9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x02ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02b2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x02b8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x02bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02c4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x02c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x02d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x02d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x02d6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x02d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x02dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x02e6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02eb: mov_imm:
	regs[5] = 0xdaed1e2c, opcode= 0x04
0x02f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x02f5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x02fa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x02fd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0300: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0309: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x030c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0310: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0315: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0319: jmp_imm:
	pc += 0x1, opcode= 0x02
0x031e: mov_imm:
	regs[5] = 0xd1a59cfc, opcode= 0x04
0x0324: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0327: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x032b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0330: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0336: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x033c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0340: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0345: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0349: jmp_imm:
	pc += 0x1, opcode= 0x02
0x034e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0352: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0357: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x035a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x035d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0361: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0366: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0369: mov_imm:
	regs[5] = 0x509e9a92, opcode= 0x04
0x036f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0378: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x037b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x037e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0388: jmp_imm:
	pc += 0x1, opcode= 0x02
0x038d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0391: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0396: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0399: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x039c: mov_imm:
	regs[5] = 0xde222ea6, opcode= 0x04
0x03a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03a6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x03ae: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x03b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x03ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x03bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x03c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03c6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03cc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x03cf: mov_imm:
	regs[5] = 0xa338cb56, opcode= 0x04
0x03d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x03db: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03de: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x03e1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x03e4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x03e7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x03ea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x03ed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x03f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x03f3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x03f6: mov_imm:
	regs[5] = 0xef26a0a2, opcode= 0x04
0x03fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x03ff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0402: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0408: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x040e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0411: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0414: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0418: jmp_imm:
	pc += 0x1, opcode= 0x02
0x041d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0421: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0426: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0429: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x042c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0430: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0435: mov_imm:
	regs[5] = 0x5be25f3d, opcode= 0x04
0x043c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0441: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0444: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0447: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x044a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x044d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0450: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0453: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0456: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x045a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x045f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0462: mov_imm:
	regs[5] = 0x6b911fb6, opcode= 0x04
0x0468: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x046c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0471: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0474: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x047a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0481: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0486: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0489: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x048c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x048f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0492: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0495: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0498: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x049b: mov_imm:
	regs[5] = 0xa5dd10da, opcode= 0x04
0x04a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04a5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04aa: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x04ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x04b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x04b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04b7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x04bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x04c8: mov_imm:
	regs[5] = 0x6c9ccc5f, opcode= 0x04
0x04ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x04d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x04d4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x04da: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x04e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x04e3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x04e6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x04e9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x04ec: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x04ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x04f2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x04f5: mov_imm:
	regs[5] = 0x201cfc92, opcode= 0x04
0x04fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0501: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0504: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0507: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x050a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x050e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0513: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0516: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0519: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0520: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0525: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0528: mov_imm:
	regs[5] = 0xb99dd0d, opcode= 0x04
0x052f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0534: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0537: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0546: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0549: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x054d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0552: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0558: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x055b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x055f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0564: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0567: mov_imm:
	regs[5] = 0x1e587e19, opcode= 0x04
0x056d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0570: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0573: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x02
0x057c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x057f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0582: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0585: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0588: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x058b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x058e: mov_imm:
	regs[5] = 0x5264aa89, opcode= 0x04
0x0594: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0597: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x059b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05a0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x05a6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x05ac: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x05af: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x05b3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05be: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x05c7: mov_imm:
	regs[5] = 0xa052aefe, opcode= 0x04
0x05ce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x05d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05dc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x05df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x05e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x05e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x05e8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x05eb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x05ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x05f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x05f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x05fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0600: mov_imm:
	regs[5] = 0x9305fc30, opcode= 0x04
0x0606: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0609: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x060c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0612: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0619: jmp_imm:
	pc += 0x1, opcode= 0x02
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0628: jmp_imm:
	pc += 0x1, opcode= 0x02
0x062d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0630: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0633: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0636: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0639: mov_imm:
	regs[5] = 0xba2df9b0, opcode= 0x04
0x063f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0642: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0645: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0648: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x064c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0651: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0655: jmp_imm:
	pc += 0x1, opcode= 0x02
0x065a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x065d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0660: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0663: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0667: jmp_imm:
	pc += 0x1, opcode= 0x02
0x066c: mov_imm:
	regs[5] = 0xebd3b2f4, opcode= 0x04
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0678: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x067c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0684: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x068a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0691: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0696: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0699: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x069c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x069f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06a3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06a8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06b4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x06b7: mov_imm:
	regs[5] = 0x96d5eb1a, opcode= 0x04
0x06bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06c0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x06c3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x06c6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x06c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x06cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x06cf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x06d3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x06db: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x06de: mov_imm:
	regs[5] = 0x25384b23, opcode= 0x04
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06ea: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x06ee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x06f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x06f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x06fc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0702: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0705: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0708: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x070b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x070f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0714: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0717: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x071a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x071e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0723: mov_imm:
	regs[5] = 0x9d59bf99, opcode= 0x04
0x0729: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x072c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x072f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0732: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0735: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0738: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x073b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x073e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0742: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0747: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x074a: mov_imm:
	regs[5] = 0xf3d545de, opcode= 0x04
0x0750: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0753: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0756: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x075d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0762: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0768: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x076b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x076e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0772: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0777: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x077a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x077d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0780: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0789: mov_imm:
	regs[5] = 0x4b06b9d4, opcode= 0x04
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0795: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0798: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x079b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x079f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07a4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x07a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07ad: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07b9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x07bc: mov_imm:
	regs[5] = 0xd48cb202, opcode= 0x04
0x07c2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07c5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x07c8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x07ce: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x07d4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x07d8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x07dd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x07e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x07e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x07e6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x07e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x07ec: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x07ef: mov_imm:
	regs[5] = 0xef2b738e, opcode= 0x04
0x07f5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x07f8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x07fb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x07fe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0802: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0807: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x080a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0813: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0816: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x081a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x081f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0822: mov_imm:
	regs[5] = 0xff5e39d1, opcode= 0x04
0x0829: jmp_imm:
	pc += 0x1, opcode= 0x02
0x082e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0832: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0837: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x083a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0846: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x084c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x084f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0852: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0855: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0858: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x085c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0861: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0864: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0867: mov_imm:
	regs[5] = 0x4ac02bde, opcode= 0x04
0x086d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0871: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0876: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0879: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x087c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0880: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0885: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0888: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x088b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x088e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0892: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0897: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x089b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08a0: mov_imm:
	regs[5] = 0x7ab6a7d, opcode= 0x04
0x08a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08af: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08b8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x08be: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x08c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08ca: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x08cd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x08d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x08d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08dc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x08df: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x08e8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x08eb: mov_imm:
	regs[5] = 0xf159f57a, opcode= 0x04
0x08f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x08f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x08f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x08fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0900: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0903: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0906: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x090f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0912: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0915: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0919: jmp_imm:
	pc += 0x1, opcode= 0x02
0x091e: mov_imm:
	regs[5] = 0xd0295ddb, opcode= 0x04
0x0924: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0927: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x092b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0930: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0936: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x093c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0940: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0945: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0948: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x094b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x094e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0952: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0957: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x095a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x095e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0963: mov_imm:
	regs[5] = 0xb93f6368, opcode= 0x04
0x0969: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x096d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0972: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x02
0x097b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x097e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0982: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0987: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x098a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x098e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0993: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0996: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x099a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x099f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x09a2: mov_imm:
	regs[5] = 0xa5283ad3, opcode= 0x04
0x09a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09ab: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x09af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09b4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x09ba: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x09c0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x09c3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x09c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x09c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x09cd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09d2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x09d5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x09d8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09e1: mov_imm:
	regs[5] = 0xb491a86f, opcode= 0x04
0x09e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x09ea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x09ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x09fa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x09ff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a03: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a0b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a11: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a14: mov_imm:
	regs[5] = 0x1686b21, opcode= 0x04
0x0a1b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a20: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a24: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a29: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a2d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a32: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a38: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a3e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0a41: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0a44: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a47: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a4a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a4e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a53: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a56: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0a59: mov_imm:
	regs[5] = 0xe0df7ff2, opcode= 0x04
0x0a5f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a62: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0a65: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0a68: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0a6b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0a6e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0a71: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0a74: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a7d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0a80: mov_imm:
	regs[5] = 0x393ab970, opcode= 0x04
0x0a86: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0a89: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0a8d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0a92: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0a98: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0a9e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0aa1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0aa4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0aa7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0aaa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0aad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ab1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ab6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0aba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0abf: mov_imm:
	regs[5] = 0x37b8a35e, opcode= 0x04
0x0ac5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ac8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0acb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0acf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ad4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ad7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ada: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0add: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ae0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ae3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ae6: mov_imm:
	regs[5] = 0xb6e4f1b9, opcode= 0x04
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0af2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0afb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0afe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b14: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b19: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b1c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b1f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b28: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b2b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b2e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b31: mov_imm:
	regs[5] = 0x7f25f394, opcode= 0x04
0x0b37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b3b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b40: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b43: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0b46: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0b49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b4f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b52: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b55: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0b58: mov_imm:
	regs[5] = 0x7e4a366a, opcode= 0x04
0x0b5e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b61: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0b65: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b6a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0b70: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0b76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0b79: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0b7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0b7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0b82: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0b85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0b89: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0b8e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0b91: mov_imm:
	regs[5] = 0x3fa7535e, opcode= 0x04
0x0b97: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0b9a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0b9d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ba0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ba4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ba9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0bac: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0baf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bb2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bb5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0bb8: mov_imm:
	regs[5] = 0x7f40faf0, opcode= 0x04
0x0bbe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0bc2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0bc7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0bca: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0bd0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0bd6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0bd9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0be2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0be6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0beb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0bee: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0bf1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0bf4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0bf7: mov_imm:
	regs[5] = 0xe46726aa, opcode= 0x04
0x0bfd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c00: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c04: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c15: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c18: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c1b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c1e: mov_imm:
	regs[5] = 0x213af8b5, opcode= 0x04
0x0c24: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c27: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c2a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c30: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0c36: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0c39: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0c3c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c3f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c43: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c48: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c4b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c4e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0c51: mov_imm:
	regs[5] = 0x2ac322a1, opcode= 0x04
0x0c57: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c5a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0c60: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0c64: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0c6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c72: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0c75: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0c79: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c7e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0c81: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0c84: mov_imm:
	regs[5] = 0xe83838e3, opcode= 0x04
0x0c8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0c8e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0c93: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0c96: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0c9d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ca2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0ca8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0cab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0cb4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0cb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0cbb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cc0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0cc4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cc9: mov_imm:
	regs[5] = 0x760c471, opcode= 0x04
0x0ccf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0cd2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0cd5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ce7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0cea: mov_imm:
	regs[5] = 0x31521d2a, opcode= 0x04
0x0cf1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0cf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0cf9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0cfc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d0f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d14: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d17: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d1b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d20: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d23: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d27: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d2c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d2f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d33: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d38: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d41: mov_imm:
	regs[5] = 0x28f8cf4f, opcode= 0x04
0x0d47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d4a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0d4d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0d51: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d56: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0d5a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d5f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0d65: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0d68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0d6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d71: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0d74: mov_imm:
	regs[5] = 0x68ece367, opcode= 0x04
0x0d7a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0d7d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0d81: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0d86: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0d8c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0d92: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0d95: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0d98: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0d9c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0da1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0da5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0daa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0dad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0db0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0db3: mov_imm:
	regs[5] = 0x966b4a27, opcode= 0x04
0x0dba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dbf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0dc3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dc8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0dcb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0dcf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dd4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0dd8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ddd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0de0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0de3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0de6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0de9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ded: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0df2: mov_imm:
	regs[5] = 0xd48b9738, opcode= 0x04
0x0df9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0dfe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e01: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e04: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e13: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e22: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0e26: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e2b: mov_imm:
	regs[5] = 0xb0105397, opcode= 0x04
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e37: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e3a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e43: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0e47: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e4c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0e4f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e52: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e56: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e5b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0e61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0e64: mov_imm:
	regs[5] = 0x780cecfc, opcode= 0x04
0x0e6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0e6d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0e70: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0e76: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0e7c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0e80: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e85: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0e89: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0e92: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0e97: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0e9a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0e9e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ea3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ea6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0ea9: mov_imm:
	regs[5] = 0x72be6b13, opcode= 0x04
0x0eaf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0eb2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0eb6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ebb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0ebe: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0ec1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0ec4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0ec7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0eca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ecd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ed0: mov_imm:
	regs[5] = 0xd0310a0d, opcode= 0x04
0x0ed6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0ed9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0edd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ee2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0ee8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0eee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0ef2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0ef7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0efa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0efd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f00: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f06: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f09: mov_imm:
	regs[5] = 0x209f1e81, opcode= 0x04
0x0f0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f12: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f1b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f1e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f27: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f2a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f33: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f37: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f3c: mov_imm:
	regs[5] = 0xe6371d99, opcode= 0x04
0x0f42: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f45: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f48: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0f4e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0f54: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0f57: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0f5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f5e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0f63: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f66: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f69: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f6c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0f6f: mov_imm:
	regs[5] = 0x2f8d92aa, opcode= 0x04
0x0f75: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f78: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0f7b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0f7e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0f81: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0f84: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0f87: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0f8a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0f8d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0f90: mov_imm:
	regs[5] = 0x9673a3d2, opcode= 0x04
0x0f96: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0f99: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x0f9c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x0fa2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x0fa8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x0fab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fb4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fb7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fba: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0fbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0fc0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x0fc3: mov_imm:
	regs[5] = 0xa6cfe7, opcode= 0x04
0x0fc9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x0fcd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fd2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x0fd5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x0fd9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fde: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x0fe7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x0fea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x0fed: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x0ff0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x0ff3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x0ff6: mov_imm:
	regs[5] = 0x8d4bd0df, opcode= 0x04
0x0ffd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1002: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1005: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1008: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x100e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1014: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1017: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x101a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x101d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1021: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1026: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1029: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x102c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x102f: mov_imm:
	regs[5] = 0x7d084671, opcode= 0x04
0x1035: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1038: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x103c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1041: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x02
0x104a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x104e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1053: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1056: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x105a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x105f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1063: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1068: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x106b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x106e: mov_imm:
	regs[5] = 0x5df7ebad, opcode= 0x04
0x1074: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1077: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x107a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1080: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1086: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x108a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x108f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1092: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1095: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1099: jmp_imm:
	pc += 0x1, opcode= 0x02
0x109e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10a1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10a4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x10a7: mov_imm:
	regs[5] = 0xcfb47070, opcode= 0x04
0x10ad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10b0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x10b3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x10b6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x10b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10bf: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10c5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x10c8: mov_imm:
	regs[5] = 0xb668b785, opcode= 0x04
0x10ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x10d1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x10d4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x10da: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x10e0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10e9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x10ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x10f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x10f5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x10f8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x10fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x10fe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1101: mov_imm:
	regs[5] = 0xbe4558a5, opcode= 0x04
0x1107: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x110b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1110: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1114: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1119: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x111c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x111f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1122: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1125: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1128: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x112c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1131: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1134: mov_imm:
	regs[5] = 0x76c03192, opcode= 0x04
0x113a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x113d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1140: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1147: jmp_imm:
	pc += 0x1, opcode= 0x02
0x114c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1153: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1158: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1161: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1164: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1167: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x116a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x116e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1173: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1176: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1179: mov_imm:
	regs[5] = 0x24d5c6f7, opcode= 0x04
0x1180: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1185: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1188: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x118b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x118e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1191: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1194: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1197: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x119a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x119e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11a3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x11a6: mov_imm:
	regs[5] = 0x50ff3f2d, opcode= 0x04
0x11ac: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11af: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x11b2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x11b8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x11be: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x11c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11c7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x11ca: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x11cd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x11d0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x11d4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x11dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11e2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x11e6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x11eb: mov_imm:
	regs[5] = 0x449b7760, opcode= 0x04
0x11f1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x11f4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x11f7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x11fa: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x11fe: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1203: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1206: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1209: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x120c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x120f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1213: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1218: mov_imm:
	regs[5] = 0x5ba1682, opcode= 0x04
0x121e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1221: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1224: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x122a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1231: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1236: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x123a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x123f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1242: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1245: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x02
0x124e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1251: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1254: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1257: mov_imm:
	regs[5] = 0x5bebeb8b, opcode= 0x04
0x125e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1263: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1266: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x126a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x126f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1272: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1275: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1278: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x127c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1281: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1285: jmp_imm:
	pc += 0x1, opcode= 0x02
0x128a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x128d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1290: mov_imm:
	regs[5] = 0xc75d5423, opcode= 0x04
0x1296: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1299: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x129c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x12a2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x12a8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x12ab: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x12ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12b4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12bd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12c0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12c9: mov_imm:
	regs[5] = 0xddada552, opcode= 0x04
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x12d9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12de: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x12e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x12e7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x12ea: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x12ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x12f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x12f3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x12f6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x12f9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1302: mov_imm:
	regs[5] = 0x76fbb6b7, opcode= 0x04
0x1309: jmp_imm:
	pc += 0x1, opcode= 0x02
0x130e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1311: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1314: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x131b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1320: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1326: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x132a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x132f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1332: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1335: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1339: jmp_imm:
	pc += 0x1, opcode= 0x02
0x133e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1341: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x02
0x134a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x134d: mov_imm:
	regs[5] = 0x65458501, opcode= 0x04
0x1354: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1359: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x135d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1362: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1365: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1368: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x136b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x136e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1372: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1377: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x137a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x137d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1380: mov_imm:
	regs[5] = 0xa5ac1b20, opcode= 0x04
0x1386: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1389: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x138d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1392: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1398: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x139e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x13a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x13a5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x13b9: mov_imm:
	regs[5] = 0x9243a9d8, opcode= 0x04
0x13c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x13c8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x13cc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13d1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x13d4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x13d8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13dd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x13e0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x13e3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x13e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x13ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x13f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x13f8: mov_imm:
	regs[5] = 0x6d485953, opcode= 0x04
0x13fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1401: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1404: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x140a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1411: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1416: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1419: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x141c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x141f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1422: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1425: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1428: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x142b: mov_imm:
	regs[5] = 0x2d9b1a4e, opcode= 0x04
0x1431: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x02
0x143a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x143e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1443: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1446: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1449: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x144c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x144f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1452: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1455: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1458: mov_imm:
	regs[5] = 0x97d14928, opcode= 0x04
0x145f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1464: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1467: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x146b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1470: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1476: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x147c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1480: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1485: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1489: jmp_imm:
	pc += 0x1, opcode= 0x02
0x148e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1491: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1494: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1498: jmp_imm:
	pc += 0x1, opcode= 0x02
0x149d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14a0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x14a3: mov_imm:
	regs[5] = 0xea220540, opcode= 0x04
0x14aa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14af: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14b2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x14b5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x14b8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x14bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14c7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14ca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x14cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x14d0: mov_imm:
	regs[5] = 0xfb978d70, opcode= 0x04
0x14d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x14d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x14dc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x14e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x14e8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x14ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x14f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x14f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x14f7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x14fa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x14fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1500: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1503: mov_imm:
	regs[5] = 0x209a6209, opcode= 0x04
0x1509: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x150c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1510: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1515: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1518: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x151b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x151e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1521: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1524: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1527: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x152a: mov_imm:
	regs[5] = 0xfc26cd3f, opcode= 0x04
0x1530: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1533: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1536: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x153c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1548: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x154b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x154f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1554: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1557: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x155a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x155d: mov_imm:
	regs[5] = 0x9381569d, opcode= 0x04
0x1564: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1569: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x156c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1570: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1575: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x157b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x157f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1584: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1587: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1590: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1593: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1596: mov_imm:
	regs[5] = 0x4ece3f35, opcode= 0x04
0x159c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x15a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x15b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x15b7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x15ba: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15c0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15c6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x15c9: mov_imm:
	regs[5] = 0xadade688, opcode= 0x04
0x15cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15d2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x15d5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x15d8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x15db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x15de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x15e1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x15e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x15e7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x15ea: mov_imm:
	regs[5] = 0xec23eb7a, opcode= 0x04
0x15f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x15f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x15f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x15fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1602: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1609: jmp_imm:
	pc += 0x1, opcode= 0x02
0x160e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1612: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1617: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x161a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x161d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1621: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1626: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1629: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x162c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x162f: mov_imm:
	regs[5] = 0x1ca35252, opcode= 0x04
0x1635: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1638: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x163b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x163e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1641: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1644: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1647: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x164b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1650: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1653: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1656: mov_imm:
	regs[5] = 0xe48682ad, opcode= 0x04
0x165c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x165f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1662: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1668: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x166e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1671: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1674: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1678: jmp_imm:
	pc += 0x1, opcode= 0x02
0x167d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1680: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1689: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x168c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x168f: mov_imm:
	regs[5] = 0xbae9dc8e, opcode= 0x04
0x1695: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1698: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x169b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x169e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16a7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16aa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16ad: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x16b0: mov_imm:
	regs[5] = 0x85b586bf, opcode= 0x04
0x16b6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x16b9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x16bc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x16c2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x16c8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x16cb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x16ce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16d1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x16d4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x16d7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x16da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x16dd: mov_imm:
	regs[5] = 0xc72b400e, opcode= 0x04
0x16e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x16e6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x16e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x16ed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16f2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x16f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x16f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x16fe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1702: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1707: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x170a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x170d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1710: mov_imm:
	regs[5] = 0xc2317387, opcode= 0x04
0x1716: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1719: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x171c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1723: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1728: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x172f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1734: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1737: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x173a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x173d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1740: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1744: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1749: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x174c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x174f: mov_imm:
	regs[5] = 0x8278e327, opcode= 0x04
0x1755: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1758: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1761: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1764: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1768: jmp_imm:
	pc += 0x1, opcode= 0x02
0x176d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1770: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1774: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1779: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x177c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1780: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1785: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1788: mov_imm:
	regs[5] = 0xf225c18c, opcode= 0x04
0x178f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1794: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1797: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x179a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x17a0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x17a6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x17a9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x17ac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17af: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17b2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17c4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x17c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17cd: mov_imm:
	regs[5] = 0x3acf59ff, opcode= 0x04
0x17d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x17d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17dc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x17df: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x17e2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x17e5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x17e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x17ee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x17f1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x17f4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x17f7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x17fb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1800: mov_imm:
	regs[5] = 0xa63ea9a1, opcode= 0x04
0x1807: jmp_imm:
	pc += 0x1, opcode= 0x02
0x180c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1810: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1815: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1819: jmp_imm:
	pc += 0x1, opcode= 0x02
0x181e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1824: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x182a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x182d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1830: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1833: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1836: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1839: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x183d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1842: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x02
0x184b: mov_imm:
	regs[5] = 0x8e1bf7ef, opcode= 0x04
0x1851: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1854: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1858: jmp_imm:
	pc += 0x1, opcode= 0x02
0x185d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1860: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1863: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1866: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1869: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x186c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x186f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1873: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1878: mov_imm:
	regs[5] = 0x8d92582f, opcode= 0x04
0x187e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1881: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1884: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1890: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1896: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1899: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x189c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x189f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18a2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18ae: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x18b1: mov_imm:
	regs[5] = 0x8de222a1, opcode= 0x04
0x18b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18ba: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x18bd: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x18c0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x18c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x18cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x18d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18d5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x18d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18e1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x18ea: mov_imm:
	regs[5] = 0x3787bf39, opcode= 0x04
0x18f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x18f3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x18f6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x18fc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1902: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1905: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1909: jmp_imm:
	pc += 0x1, opcode= 0x02
0x190e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1911: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1914: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1917: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1920: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1923: mov_imm:
	regs[5] = 0x7a81f68f, opcode= 0x04
0x1929: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x192c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1930: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1935: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1938: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1941: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1944: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1947: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x194b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1950: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1953: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1956: mov_imm:
	regs[5] = 0x1a749986, opcode= 0x04
0x195c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x195f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1962: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1969: jmp_imm:
	pc += 0x1, opcode= 0x02
0x196e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1975: jmp_imm:
	pc += 0x1, opcode= 0x02
0x197a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x197d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1980: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1983: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1986: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1989: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x198d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1992: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1996: jmp_imm:
	pc += 0x1, opcode= 0x02
0x199b: mov_imm:
	regs[5] = 0xc66074e4, opcode= 0x04
0x19a1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19a4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19ad: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x19b0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x19b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19b9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19c0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19c5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x19c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x19cb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x19cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19d4: mov_imm:
	regs[5] = 0x348bfa4e, opcode= 0x04
0x19da: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x19de: jmp_imm:
	pc += 0x1, opcode= 0x02
0x19e3: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x19e6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x19ec: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x19f2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x19f5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x19f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x19fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x19fe: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a04: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a07: mov_imm:
	regs[5] = 0xe5f33857, opcode= 0x04
0x1a0d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a10: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a13: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a16: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a19: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a1c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a1f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a23: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a28: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a2b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1a2e: mov_imm:
	regs[5] = 0x6743f678, opcode= 0x04
0x1a34: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a37: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1a3a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1a40: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1a46: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1a49: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1a4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a50: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a58: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a61: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a64: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1a68: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a6d: mov_imm:
	regs[5] = 0x606d80b5, opcode= 0x04
0x1a73: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1a76: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1a79: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1a7c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1a80: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a85: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1a88: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1a8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a91: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1a95: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1a9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1a9d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1aa0: mov_imm:
	regs[5] = 0x17095957, opcode= 0x04
0x1aa6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1aa9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1aac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1ab3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ab8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1abe: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ac1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ac4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ac7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1aca: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ace: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ad3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ad6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1adf: mov_imm:
	regs[5] = 0xc0341f6e, opcode= 0x04
0x1ae5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ae8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1aeb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1aef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1af4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1af7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1afb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b03: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b09: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b0c: mov_imm:
	regs[5] = 0xe9b2465c, opcode= 0x04
0x1b12: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b15: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b19: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b1e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b24: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b2a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b2d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1b31: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b3c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b42: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1b45: mov_imm:
	regs[5] = 0xcdc26aee, opcode= 0x04
0x1b4c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b51: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b54: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1b57: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1b5a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1b5e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b63: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1b66: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b6f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1b72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1b75: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1b78: mov_imm:
	regs[5] = 0xa07deab7, opcode= 0x04
0x1b7e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1b81: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1b85: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b8a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1b91: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1b96: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1b9c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1b9f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1ba3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ba8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1bac: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1bb4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bb8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bbd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1bc1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bc6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1bc9: mov_imm:
	regs[5] = 0xb132557b, opcode= 0x04
0x1bcf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bd2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1bd5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1bd8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1bdc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1be1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1be4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1be7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1bea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1bed: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1bf1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1bf6: mov_imm:
	regs[5] = 0x2d2fbd02, opcode= 0x04
0x1bfc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1bff: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c02: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c09: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c0e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c14: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c17: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c20: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c26: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c2a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c2f: mov_imm:
	regs[5] = 0x1b4c89c7, opcode= 0x04
0x1c35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c38: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1c3b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1c3e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1c41: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c44: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c4d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c53: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1c57: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c5c: mov_imm:
	regs[5] = 0x73b53fac, opcode= 0x04
0x1c62: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c65: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1c68: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1c6e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c7a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1c7d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1c80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1c83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1c8c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1c8f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1c92: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1c95: mov_imm:
	regs[5] = 0xcec33a30, opcode= 0x04
0x1c9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1c9e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1ca1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ca4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ca7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1caa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1cae: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cb3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cb6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1cb9: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1cbc: mov_imm:
	regs[5] = 0x54e8861b, opcode= 0x04
0x1cc3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cc8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1ccb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1ccf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cd4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1cda: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ce1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ce6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ce9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1cec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1cef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1cf2: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1cf6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1cfb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1cfe: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d01: mov_imm:
	regs[5] = 0x80fe48dd, opcode= 0x04
0x1d07: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d0b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d10: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d14: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d19: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d1c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d1f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d22: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d25: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d2e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d32: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d37: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1d3a: mov_imm:
	regs[5] = 0x850f68af, opcode= 0x04
0x1d40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d43: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1d46: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1d4c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1d53: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d58: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1d5b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1d5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d64: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d68: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d70: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1d73: mov_imm:
	regs[5] = 0x81819f2b, opcode= 0x04
0x1d79: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1d7c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1d80: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d85: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1d89: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1d8e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1d91: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1d94: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1d97: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1d9a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1d9d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1da0: mov_imm:
	regs[5] = 0x1a4f3830, opcode= 0x04
0x1da6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1da9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1dac: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1db2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1db8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1dbb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1dbe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1dc1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1dc4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1dc7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1dca: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1dcd: mov_imm:
	regs[5] = 0xfa55763, opcode= 0x04
0x1dd3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1dd6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1dd9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ddc: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ddf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1de2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1de5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1de8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1deb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1dee: mov_imm:
	regs[5] = 0xc85da08c, opcode= 0x04
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1dfb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e00: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e07: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e0c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e12: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e1b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e1f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e2a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e30: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e39: mov_imm:
	regs[5] = 0x7f52889e, opcode= 0x04
0x1e40: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e45: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e48: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1e4b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1e4f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e54: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1e58: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e5d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e60: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e63: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e66: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1e69: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1e6c: mov_imm:
	regs[5] = 0xad713bf1, opcode= 0x04
0x1e72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1e75: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1e78: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1e7e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1e85: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e8a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1e8d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1e90: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1e94: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1e99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1e9c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1e9f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ea2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1ea5: mov_imm:
	regs[5] = 0x3d23b1d7, opcode= 0x04
0x1eab: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1eae: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1eb1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1eb4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1eb7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ec0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1ec4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ec9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1ecc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1ecf: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1ed2: mov_imm:
	regs[5] = 0x802b5b7a, opcode= 0x04
0x1ed8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1edb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ee4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1eea: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1ef0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ef9: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1efc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f00: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f09: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f0e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f11: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f14: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f17: mov_imm:
	regs[5] = 0xbd3d0220, opcode= 0x04
0x1f1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f20: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f23: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f26: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f2f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f35: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1f38: mov_imm:
	regs[5] = 0x9ff2252b, opcode= 0x04
0x1f3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f41: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1f44: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1f4b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f50: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1f56: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f5f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1f62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f65: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f68: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1f6e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1f71: mov_imm:
	regs[5] = 0x8e7a36f9, opcode= 0x04
0x1f77: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1f7a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1f7d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1f81: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f86: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1f8a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1f92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1f96: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1f9b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1f9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fa1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x1fa4: mov_imm:
	regs[5] = 0xef247635, opcode= 0x04
0x1faa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1fad: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x1fb1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fb6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x1fbc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x1fc2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x1fc5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x1fc8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1fcb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x1fcf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fd4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x1fd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x1fda: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x1fdd: mov_imm:
	regs[5] = 0x45a4b067, opcode= 0x04
0x1fe4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1fe9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x1fec: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x1fef: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x1ff3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x1ff8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x1ffb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x1ffe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2001: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2005: jmp_imm:
	pc += 0x1, opcode= 0x02
0x200a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x200d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2010: mov_imm:
	regs[5] = 0xd36fa049, opcode= 0x04
0x2016: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x201a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x201f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2023: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2028: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x202e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2035: jmp_imm:
	pc += 0x1, opcode= 0x02
0x203a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x203d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2040: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2043: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2047: jmp_imm:
	pc += 0x1, opcode= 0x02
0x204c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x204f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2052: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2055: mov_imm:
	regs[5] = 0x38ed1720, opcode= 0x04
0x205b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x205e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2061: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2064: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2067: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x206a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x206d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2070: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2073: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2076: mov_imm:
	regs[5] = 0x41d215bc, opcode= 0x04
0x207c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x207f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2082: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2088: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x208f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2094: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2098: jmp_imm:
	pc += 0x1, opcode= 0x02
0x209d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x20a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20a6: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20a9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20ac: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x20af: mov_imm:
	regs[5] = 0x1022b58, opcode= 0x04
0x20b5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20b9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20be: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x20c2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20c7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x20ca: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x20cd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x20d0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x20d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x20d6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x20da: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x20e3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20e8: mov_imm:
	regs[5] = 0x73537724, opcode= 0x04
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x20f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x20f7: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x20fa: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2100: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2107: jmp_imm:
	pc += 0x1, opcode= 0x02
0x210c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x210f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2113: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2118: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x211b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x211e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2127: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x212a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x212d: mov_imm:
	regs[5] = 0xf55e404f, opcode= 0x04
0x2133: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x02
0x213c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x213f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2142: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2145: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2148: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x214b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x214f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2154: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2158: jmp_imm:
	pc += 0x1, opcode= 0x02
0x215d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2160: mov_imm:
	regs[5] = 0xc673c683, opcode= 0x04
0x2166: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2169: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x216c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2173: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2178: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x217e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2182: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2187: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x218a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x218d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2190: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2193: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2196: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2199: mov_imm:
	regs[5] = 0x61f0e33e, opcode= 0x04
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21a8: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x21ab: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x21ae: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x21b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21bb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21c3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21cc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x21d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x21d5: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x21d8: mov_imm:
	regs[5] = 0x9f0f1662, opcode= 0x04
0x21de: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x21e1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x21e4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x21ea: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x21f0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x21f3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x21f6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x21f9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x21fc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x21ff: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2202: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2205: mov_imm:
	regs[5] = 0xc57dd3ea, opcode= 0x04
0x220b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x220e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2211: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2214: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2217: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2220: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2224: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2229: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x222c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x222f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2232: mov_imm:
	regs[5] = 0xb02746ad, opcode= 0x04
0x2238: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x223b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x223f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2244: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x224a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2250: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2253: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2256: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2259: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x225c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2260: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2265: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2268: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x226b: mov_imm:
	regs[5] = 0xde6775b5, opcode= 0x04
0x2271: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2274: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2278: jmp_imm:
	pc += 0x1, opcode= 0x02
0x227d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2280: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2283: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2286: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2289: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x228d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2292: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2295: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2298: mov_imm:
	regs[5] = 0x9accc972, opcode= 0x04
0x229e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22a1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x22a4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x22ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22b0: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x22b6: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x22ba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22bf: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x22c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22c8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22cb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22ce: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22d1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22d5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x22da: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x22dd: mov_imm:
	regs[5] = 0x3daa145c, opcode= 0x04
0x22e3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x22e6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x22e9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x22ec: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x22ef: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x22f2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x22f5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x22f8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2301: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2305: jmp_imm:
	pc += 0x1, opcode= 0x02
0x230a: mov_imm:
	regs[5] = 0x96cb749e, opcode= 0x04
0x2310: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2313: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2316: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x231c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2322: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2325: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2328: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x232b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x232e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2331: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2334: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2337: mov_imm:
	regs[5] = 0x17d39982, opcode= 0x04
0x233d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2341: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2346: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2349: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2352: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2355: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2358: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x235c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2361: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2364: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2367: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x236a: mov_imm:
	regs[5] = 0xb5965d69, opcode= 0x04
0x2370: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2373: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2376: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x237d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2382: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2388: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x238b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x238e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2391: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2394: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2397: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x239a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x239d: mov_imm:
	regs[5] = 0x57f7ca60, opcode= 0x04
0x23a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x23a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x23ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x23af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23bb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x23c1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x23c4: mov_imm:
	regs[5] = 0xa9997d09, opcode= 0x04
0x23ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x23cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x23d0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x23d6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x23dc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x23e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x23e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x23eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x23ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x23fd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2400: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2404: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2409: mov_imm:
	regs[5] = 0x7a7bb63a, opcode= 0x04
0x2410: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2415: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2418: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x241b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x241e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2422: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2427: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x242a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x242d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2431: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2436: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x243a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x243f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2443: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2448: mov_imm:
	regs[5] = 0xd3f32fdd, opcode= 0x04
0x244e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2451: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2455: jmp_imm:
	pc += 0x1, opcode= 0x02
0x245a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2460: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2466: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2469: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x246c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2470: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2475: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2478: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x247b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x247e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2482: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2487: mov_imm:
	regs[5] = 0xabe3fd24, opcode= 0x04
0x248d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2490: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2499: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x249c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x24a0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24a8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24ab: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24ae: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24b7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x24ba: mov_imm:
	regs[5] = 0x6069ed0, opcode= 0x04
0x24c0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x24c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x24cc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x24d2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x24d8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x24db: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x24de: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x24e1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x24e4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x24e7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x24ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x24ed: mov_imm:
	regs[5] = 0xb12a0c3, opcode= 0x04
0x24f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x24f6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x24f9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x24fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2502: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2505: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2509: jmp_imm:
	pc += 0x1, opcode= 0x02
0x250e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2511: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2515: jmp_imm:
	pc += 0x1, opcode= 0x02
0x251a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x251d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2520: mov_imm:
	regs[5] = 0x25ece146, opcode= 0x04
0x2526: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2529: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x252c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2532: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2538: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x253b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x253e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2541: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2544: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2547: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x254a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x254d: mov_imm:
	regs[5] = 0xf1d2fb5c, opcode= 0x04
0x2553: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x02
0x255c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x255f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2562: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2566: jmp_imm:
	pc += 0x1, opcode= 0x02
0x256b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x256f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2574: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2577: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x257a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x257d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2580: mov_imm:
	regs[5] = 0x10f94d3b, opcode= 0x04
0x2586: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x258a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x258f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2592: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2599: jmp_imm:
	pc += 0x1, opcode= 0x02
0x259e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x25a5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25aa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x25ad: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x25b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25b4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25b9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25bc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25c3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25c8: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x25cb: mov_imm:
	regs[5] = 0x66089daf, opcode= 0x04
0x25d1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25d4: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x25d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x25db: jmp_imm:
	pc += 0x1, opcode= 0x02
0x25e0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x25e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x25e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x25e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x25ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x25ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x25f2: mov_imm:
	regs[5] = 0x71f5910a, opcode= 0x04
0x25f8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x25fb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x25fe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2604: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x260b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2610: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2613: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2616: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2619: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x261c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2625: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2628: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x262b: mov_imm:
	regs[5] = 0xca4b3160, opcode= 0x04
0x2631: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2634: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2637: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x263b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2640: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2643: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2646: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2649: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x264c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x264f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2652: mov_imm:
	regs[5] = 0x37aabcfd, opcode= 0x04
0x2658: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x265c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2661: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2664: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x266a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2670: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2673: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2676: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2679: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x267c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x267f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2683: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2688: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x268b: mov_imm:
	regs[5] = 0x4845090, opcode= 0x04
0x2692: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2697: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x269a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x269d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x26a0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x26a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26a9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26af: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x26b2: mov_imm:
	regs[5] = 0x99e61692, opcode= 0x04
0x26b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x26bf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26c4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x26ca: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x26d0: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x26d3: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x26d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26e5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x26e8: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x26eb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x26ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x26f4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x26f7: mov_imm:
	regs[5] = 0xb976b5f6, opcode= 0x04
0x26fd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2700: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2704: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2709: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x270c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x270f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2713: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2718: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x271b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x271e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2721: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2724: mov_imm:
	regs[5] = 0x6e6240c5, opcode= 0x04
0x272a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x272d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2731: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2736: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x273c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2743: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2748: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x274b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x274e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2751: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2754: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x02
0x275d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2760: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2763: mov_imm:
	regs[5] = 0xfe9269b, opcode= 0x04
0x2769: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x276c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x276f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2772: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2776: jmp_imm:
	pc += 0x1, opcode= 0x02
0x277b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x277f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2784: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2788: jmp_imm:
	pc += 0x1, opcode= 0x02
0x278d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2791: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2796: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2799: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x279c: mov_imm:
	regs[5] = 0x53f1b7e6, opcode= 0x04
0x27a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x27a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x27ae: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x27b4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x27b8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x27c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27c3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x27c7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x27cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x27d2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x27d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27db: mov_imm:
	regs[5] = 0x64c1dd, opcode= 0x04
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x27eb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x27f0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x27f3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x27f6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x27f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2802: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2805: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2808: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x280b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x280e: mov_imm:
	regs[5] = 0xd499acce, opcode= 0x04
0x2814: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2817: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x281b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2820: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2827: jmp_imm:
	pc += 0x1, opcode= 0x02
0x282c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2832: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2835: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2838: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x283b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x283e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2841: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2844: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2847: mov_imm:
	regs[5] = 0x9bce27ef, opcode= 0x04
0x284e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2853: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2856: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x285a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x285f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2862: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2865: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2869: jmp_imm:
	pc += 0x1, opcode= 0x02
0x286e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2871: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2874: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x02
0x287d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2880: mov_imm:
	regs[5] = 0x94702f81, opcode= 0x04
0x2886: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2889: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x288c: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2892: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2899: jmp_imm:
	pc += 0x1, opcode= 0x02
0x289e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x28a2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28a7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x28aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x28b9: mov_imm:
	regs[5] = 0x74790d74, opcode= 0x04
0x28bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x28c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28cb: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x28ce: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x28d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28d7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x28da: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x28dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x28e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x28e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x28e6: mov_imm:
	regs[5] = 0xfe1badc5, opcode= 0x04
0x28ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x28f0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28f5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x28f9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x28fe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2904: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x290a: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x290d: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2910: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2914: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2919: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x291c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2920: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2925: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2929: jmp_imm:
	pc += 0x1, opcode= 0x02
0x292e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2931: mov_imm:
	regs[5] = 0xb5b78a49, opcode= 0x04
0x2937: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x293a: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x293d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2940: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2943: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2947: jmp_imm:
	pc += 0x1, opcode= 0x02
0x294c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2950: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2955: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2958: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x295b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x295e: mov_imm:
	regs[5] = 0x7782838c, opcode= 0x04
0x2964: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2967: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x296a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2970: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2976: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x297f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2982: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2985: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2988: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x298c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2991: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2994: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2997: mov_imm:
	regs[5] = 0x1ef54c91, opcode= 0x04
0x299d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29a1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x29a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x29ac: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x29af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29b5: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29b8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29bb: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x29be: mov_imm:
	regs[5] = 0xc03fd38, opcode= 0x04
0x29c5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29ca: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x29cd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x29d0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x29d6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x29dd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29e2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x29e5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x29e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x29eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x29f4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x29f7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x29fa: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x29fd: mov_imm:
	regs[5] = 0xb850aa5e, opcode= 0x04
0x2a03: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a06: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a09: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a0c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a0f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a12: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a16: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a1b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a1e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a21: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a24: mov_imm:
	regs[5] = 0x4c406829, opcode= 0x04
0x2a2a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a2e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a33: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2a36: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2a3c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2a42: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2a45: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2a49: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a4e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a51: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a54: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a57: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a5a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a63: mov_imm:
	regs[5] = 0x7a40c52c, opcode= 0x04
0x2a69: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a72: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2a75: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2a78: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2a7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2a7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2a81: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2a84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2a88: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a8d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2a91: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2a96: mov_imm:
	regs[5] = 0x36bbe8c, opcode= 0x04
0x2a9c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2a9f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2aa2: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2aa8: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2aae: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ab1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2ab4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ab7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2abb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ac0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ac4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ac9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2acc: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ad0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ad5: mov_imm:
	regs[5] = 0xdaaa3f8, opcode= 0x04
0x2adb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ade: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ae1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ae4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ae7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2aea: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2aee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2af3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2af6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2afa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2aff: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b02: mov_imm:
	regs[5] = 0x90729bfd, opcode= 0x04
0x2b08: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b0b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b0f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b14: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b1a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b21: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b26: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b29: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b2c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b2f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b32: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b35: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b39: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b3e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2b41: mov_imm:
	regs[5] = 0xbb5251ae, opcode= 0x04
0x2b47: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b4b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b50: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2b53: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2b56: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2b59: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b5d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b62: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b65: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b68: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2b6b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2b6e: mov_imm:
	regs[5] = 0x10f07389, opcode= 0x04
0x2b74: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2b77: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2b7a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2b81: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2b86: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2b8c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2b8f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2b92: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2b95: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2b98: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2b9c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ba1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ba4: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ba7: mov_imm:
	regs[5] = 0x2b50d2b8, opcode= 0x04
0x2bad: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bb0: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2bb3: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2bb6: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2bba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bbf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bc8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2bcb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2bce: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2bd1: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2bd4: mov_imm:
	regs[5] = 0x580d8393, opcode= 0x04
0x2bda: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2bdd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2be1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2be6: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2bed: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2bf2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2bf8: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2bfb: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2bfe: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c01: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c0a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c0e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c13: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c17: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c1c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c1f: mov_imm:
	regs[5] = 0x188117f3, opcode= 0x04
0x2c25: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c28: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2c2c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c31: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2c35: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c3a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2c3d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c40: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c43: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c49: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2c4d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c52: mov_imm:
	regs[5] = 0x15f575c, opcode= 0x04
0x2c58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2c5c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c61: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2c64: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2c6a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2c71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c76: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2c7a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c7f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2c82: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2c85: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2c88: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2c8c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2c91: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2c94: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2c97: mov_imm:
	regs[5] = 0x4f4ddac7, opcode= 0x04
0x2c9e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ca3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ca7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2caf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2cb2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2cb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2cb8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2cbb: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2cbe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2cc2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cc7: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ccb: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cd0: mov_imm:
	regs[5] = 0xe11d7ffc, opcode= 0x04
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2cd9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2cdc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ce2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ce9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2cf2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2cf7: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2cfa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2cfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d00: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d06: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d09: mov_imm:
	regs[5] = 0x51f62b88, opcode= 0x04
0x2d0f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d12: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d15: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d18: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d25: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d2d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d31: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d36: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d3a: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d3f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2d43: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d48: mov_imm:
	regs[5] = 0xe022e972, opcode= 0x04
0x2d4e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d51: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2d54: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2d5a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2d60: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2d64: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d69: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2d6d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d72: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d75: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d78: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2d7b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2d7f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2d84: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2d87: mov_imm:
	regs[5] = 0x9bf3e92a, opcode= 0x04
0x2d8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2d90: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2d93: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2d96: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2d99: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2d9c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2d9f: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2da3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2da8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2dab: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2dae: mov_imm:
	regs[5] = 0x3b0d5d58, opcode= 0x04
0x2db4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dbd: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2dc0: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dcc: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2dd2: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2dd5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2dd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2ddc: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2de1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2de4: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2de7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2dea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ded: mov_imm:
	regs[5] = 0x616c29ad, opcode= 0x04
0x2df3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2df6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2dfa: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2dff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e02: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e06: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e0b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e0e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e11: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e15: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e1a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e1d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e20: mov_imm:
	regs[5] = 0x9a5f5bf7, opcode= 0x04
0x2e27: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e2c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e30: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e35: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e38: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2e3e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2e44: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2e47: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2e4b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e50: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e53: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e56: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e59: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e5c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2e60: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e65: mov_imm:
	regs[5] = 0x9b6cb4ba, opcode= 0x04
0x2e6c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e71: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e74: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2e77: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2e7a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2e7d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2e81: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2e86: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2e89: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2e8c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2e8f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2e92: mov_imm:
	regs[5] = 0x5400f650, opcode= 0x04
0x2e98: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2e9b: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2e9e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2ea4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2eaa: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ead: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2eb1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2eb6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2eb9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2ebc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ebf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ec2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2ec5: mov_imm:
	regs[5] = 0x63ae0e1a, opcode= 0x04
0x2ecb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ece: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2ed1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2ed4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2ed7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2eda: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2edd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2ee0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2ee3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2ee6: mov_imm:
	regs[5] = 0xa74736d9, opcode= 0x04
0x2eec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2ef0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ef5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2ef9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2efe: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f05: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f0a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f10: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f13: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f16: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f19: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f1c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f1f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f28: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2f2b: mov_imm:
	regs[5] = 0x6c826207, opcode= 0x04
0x2f31: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f34: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2f38: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f3d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2f40: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2f44: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f49: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f4c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f55: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f59: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f5e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2f61: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2f64: mov_imm:
	regs[5] = 0x5c16c1c6, opcode= 0x04
0x2f6a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2f6d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2f71: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f76: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2f7c: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2f82: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2f86: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f8b: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x2f8e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2f91: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2f94: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2f98: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2f9d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fa0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x2fa3: mov_imm:
	regs[5] = 0x384d0f55, opcode= 0x04
0x2fa9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fac: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x2faf: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x2fb2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x2fb5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x2fb9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fbe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x2fc1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x2fc5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x2fce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fd3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x2fd6: mov_imm:
	regs[5] = 0xf3914b2, opcode= 0x04
0x2fdc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x2fdf: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x2fe3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2fe8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x2fee: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x2ff4: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x2ff8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x2ffd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3000: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3003: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3006: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3009: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x300c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x300f: mov_imm:
	regs[5] = 0x75bb6613, opcode= 0x04
0x3015: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3018: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x301b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x301e: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3021: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x02
0x302a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x302d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3030: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3033: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3036: mov_imm:
	regs[5] = 0xa62580e0, opcode= 0x04
0x303d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3042: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3045: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3048: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x304e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3054: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3057: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x305b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3060: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3063: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3066: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3069: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x306c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x306f: mov_imm:
	regs[5] = 0x85c3dcfb, opcode= 0x04
0x3075: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3078: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x307b: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x307f: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3084: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3088: jmp_imm:
	pc += 0x1, opcode= 0x02
0x308d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3090: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3093: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3096: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3099: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x309c: mov_imm:
	regs[5] = 0x5448de93, opcode= 0x04
0x30a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30a5: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x30a8: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x30af: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30b4: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x30ba: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x30bd: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x30c0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30c4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x30cc: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x30cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x30d2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x30d6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30db: mov_imm:
	regs[5] = 0x6e4a6aa8, opcode= 0x04
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x30ea: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x30ed: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x30f0: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x30f4: jmp_imm:
	pc += 0x1, opcode= 0x02
0x30f9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x30fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3100: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3105: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3108: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x310b: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x310e: mov_imm:
	regs[5] = 0xed0a85c6, opcode= 0x04
0x3114: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3117: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x311a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3121: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3126: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x312c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3130: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3135: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3139: jmp_imm:
	pc += 0x1, opcode= 0x02
0x313e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3141: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3144: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3147: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x314a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x314d: mov_imm:
	regs[5] = 0xe473b37f, opcode= 0x04
0x3153: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3156: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3159: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x315c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x315f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3162: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3166: jmp_imm:
	pc += 0x1, opcode= 0x02
0x316b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x316e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3171: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3174: mov_imm:
	regs[5] = 0x926a8db0, opcode= 0x04
0x317a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x317d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3180: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x02
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31a2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31aa: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31ad: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31b0: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x31b3: mov_imm:
	regs[5] = 0x92291773, opcode= 0x04
0x31b9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31bd: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31c2: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x31c5: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x31c8: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x31cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x31cf: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x31d8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31dd: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x31e0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x31e3: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x31e7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31ec: mov_imm:
	regs[5] = 0x343de9d, opcode= 0x04
0x31f2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x31f6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x31fb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x31ff: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3204: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x320a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3210: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3213: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3216: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3219: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x321c: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3220: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3225: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3228: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x322b: mov_imm:
	regs[5] = 0x5718a147, opcode= 0x04
0x3231: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3234: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3237: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x323a: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x323d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3246: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3249: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x324c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x324f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3252: mov_imm:
	regs[5] = 0x109fcefa, opcode= 0x04
0x3258: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x325c: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3261: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3265: jmp_imm:
	pc += 0x1, opcode= 0x02
0x326a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3270: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3276: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3279: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x327d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3282: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3285: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3288: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x328b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x328e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3292: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3297: mov_imm:
	regs[5] = 0xdaf14560, opcode= 0x04
0x329e: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32a6: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x32a9: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32b2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x32b6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x32c1: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x32c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x32c8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32cd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x32d0: mov_imm:
	regs[5] = 0x251c17c, opcode= 0x04
0x32d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x32d9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x32dc: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x32e2: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x32e9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32ee: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x32f1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x32f4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x32f8: jmp_imm:
	pc += 0x1, opcode= 0x02
0x32fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3300: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3303: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3307: jmp_imm:
	pc += 0x1, opcode= 0x02
0x330c: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3310: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3315: mov_imm:
	regs[5] = 0x4d8337de, opcode= 0x04
0x331b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x331e: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3321: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3324: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3327: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x332a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x332d: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3330: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3333: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3336: mov_imm:
	regs[5] = 0x19dfdaff, opcode= 0x04
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3342: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3345: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x02
0x334e: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3355: jmp_imm:
	pc += 0x1, opcode= 0x02
0x335a: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3366: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3369: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x336c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x336f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3372: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3375: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3378: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x337b: mov_imm:
	regs[5] = 0x20caf2d0, opcode= 0x04
0x3381: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3384: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3388: jmp_imm:
	pc += 0x1, opcode= 0x02
0x338d: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3390: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3393: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3396: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3399: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x339c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x339f: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x33a2: mov_imm:
	regs[5] = 0xec50941a, opcode= 0x04
0x33a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33ae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x33b1: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x33b5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33ba: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33c6: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x33cc: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x33d0: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33d5: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x33d8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x33db: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x33de: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x33e1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x33e5: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33ea: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x33ee: jmp_imm:
	pc += 0x1, opcode= 0x02
0x33f3: mov_imm:
	regs[5] = 0x26403f88, opcode= 0x04
0x33f9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x33fc: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x33ff: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3402: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3405: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3408: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x340b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x340e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3412: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3417: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x341a: mov_imm:
	regs[5] = 0x4ece8d26, opcode= 0x04
0x3420: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3423: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3426: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x342d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3432: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x02
0x343e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3441: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3444: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3447: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x344a: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x344d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3450: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3453: mov_imm:
	regs[5] = 0xd91d4d5a, opcode= 0x04
0x3459: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x345c: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x345f: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x3462: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3469: jmp_imm:
	pc += 0x1, opcode= 0x02
0x346e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3472: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3477: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x347a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x347d: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3480: mov_imm:
	regs[5] = 0xe028cfd4, opcode= 0x04
0x3487: jmp_imm:
	pc += 0x1, opcode= 0x02
0x348c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x348f: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3492: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3498: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x349e: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x34a1: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x34a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34a7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34ab: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34b0: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34bf: mov_imm:
	regs[5] = 0x65e5405a, opcode= 0x04
0x34c6: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34cb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x34ce: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x34d2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34d7: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x34da: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x34de: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34e3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x34e6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x34e9: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x34ec: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x34ef: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x34f3: jmp_imm:
	pc += 0x1, opcode= 0x02
0x34f8: mov_imm:
	regs[5] = 0x66ba3841, opcode= 0x04
0x34fe: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3502: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3507: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x350a: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3511: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3516: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x351c: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x351f: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3522: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3525: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3529: jmp_imm:
	pc += 0x1, opcode= 0x02
0x352e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3531: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x02
0x353a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x353d: mov_imm:
	regs[5] = 0x4d7a3acf, opcode= 0x04
0x3543: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3546: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3549: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x354c: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3550: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3555: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3558: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x355b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x355e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3567: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x356b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3570: mov_imm:
	regs[5] = 0x34ef3948, opcode= 0x04
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x02
0x357c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3585: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3588: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x358e: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3594: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3597: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35a7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35ac: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35b2: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x35b5: mov_imm:
	regs[5] = 0x4e200f7c, opcode= 0x04
0x35bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35be: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x35c1: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x35c4: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x35c7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x35ca: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x35ce: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35d3: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x35d7: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35dc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x35df: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x35e2: mov_imm:
	regs[5] = 0xf7ffa593, opcode= 0x04
0x35e8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x35eb: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x35ef: jmp_imm:
	pc += 0x1, opcode= 0x02
0x35f4: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x35fa: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x3600: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3604: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3609: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x360c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x360f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3618: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x361b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x361e: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x3621: mov_imm:
	regs[5] = 0xf89fbde5, opcode= 0x04
0x3628: jmp_imm:
	pc += 0x1, opcode= 0x02
0x362d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3630: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3634: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3639: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x363d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3642: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x3645: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x3648: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x364b: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x364e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3651: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x3654: mov_imm:
	regs[5] = 0x1d1ded77, opcode= 0x04
0x365a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x365d: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x3660: mov_imm:
	regs[20] = 0x4, opcode= 0x04
0x3666: mov_imm:
	regs[21] = 0x5, opcode= 0x04
0x366d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x3672: mov_regs:
	regs[2] = regs[1], opcode= 0x0b
0x3675: mov_regs:
	regs[3] = regs[1], opcode= 0x0b
0x3678: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x367b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x367e: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x3681: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x02
0x368a: add_regs:
	regs[4] += regs[1], opcode= 0x06
0x368d: mov_imm:
	regs[5] = 0xeb819c7d, opcode= 0x04
0x3693: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x3696: add_regs:
	regs[0] += regs[4], opcode= 0x06
0x3699: mov_regs:
	regs[2] = regs[0], opcode= 0x0b
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36a2: mov_regs:
	regs[3] = regs[0], opcode= 0x0b
0x36a5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x07
0x36a9: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x00
0x36b2: jmp_imm:
	pc += 0x1, opcode= 0x02
0x36b7: mov_regs:
	regs[4] = regs[2], opcode= 0x0b
0x36ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x05
0x36bd: add_regs:
	regs[4] += regs[0], opcode= 0x06
0x36c0: mov_imm:
	regs[5] = 0x7a3e9508, opcode= 0x04
0x36c6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x05
0x36c9: add_regs:
	regs[1] += regs[4], opcode= 0x06
0x36cc: mov_imm:
	regs[30] = 0xccf01b8a, opcode= 0x04
0x36d2: mov_imm:
	regs[31] = 0x259b293, opcode= 0x04
0x36d8: xor_regs:
	regs[0] ^= regs[30], opcode= 0x05
0x36db: xor_regs:
	regs[1] ^= regs[31], opcode= 0x05
max register index:31
