C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
Tue Sep 08 11:53:24 2020
EXPORT ACTEL_SLOG_UROW[128] = 2274048102b3064b9fa57c85688089c1

C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
Tue Sep 08 15:15:42 2020
EXPORT ACTEL_SLOG_UROW[128] = 95ae028102b3064b9fa57c85688089c1

C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
Fri Sep 11 09:16:14 2020
EXPORT ACTEL_SLOG_UROW[128] = 227402c102b3064b9fa57c85688089c1

C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
Mon Sep 14 16:34:26 2020
EXPORT ACTEL_SLOG_UROW[128] = 227404c102b3064b9fa57c85688089c1

C:\Users\Administrator\Desktop\MultiEMRT_MAIN_FPGA_20200804\designer\impl1\MAIN_TOP.pdb
Wed Sep 16 09:01:57 2020
EXPORT ACTEL_SLOG_UROW[128] = 2274038102b3064b9fa57c85688089c1

