\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+cm0.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ISER} [1U]
\item 
uint32\+\_\+t \textbf{ RESERVED0} [31U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ICER} [1U]
\item 
uint32\+\_\+t \textbf{ RSERVED1} [31U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ISPR} [1U]
\item 
uint32\+\_\+t \textbf{ RESERVED2} [31U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ ICPR} [1U]
\item 
uint32\+\_\+t \textbf{ RESERVED3} [31U]
\item 
uint32\+\_\+t \textbf{ RESERVED4} [64U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IP} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint32\+\_\+t \textbf{ IABR} [8U]
\item 
\textbf{ \+\_\+\+\_\+\+IOM} uint8\+\_\+t \textbf{ IP} [240U]
\item 
uint32\+\_\+t \textbf{ RESERVED5} [644U]
\item 
\textbf{ \+\_\+\+\_\+\+OM} uint32\+\_\+t \textbf{ STIR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

Definition at line 370 of file core\+\_\+cm0.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/\textbf{ core\+\_\+cm0.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm0plus.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm3.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm4.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+cm7.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+sc000.\+h}\item 
system/include/cmsis/\textbf{ core\+\_\+sc300.\+h}\end{DoxyCompactItemize}
