

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s'
================================================================
* Date:           Mon Feb 12 06:06:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.315 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  3.333 ns|  3.333 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.31>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9"   --->   Operation 3 'load' 'a_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V"   --->   Operation 4 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 27"   --->   Operation 5 'mul' 'mul_ln1270' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%mult_V_925 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 6 'partselect' 'mult_V_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_V_250 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8"   --->   Operation 7 'load' 'a_V_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1273_766 = sext i16 %a_V_250"   --->   Operation 8 'sext' 'sext_ln1273_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1273_767 = sext i16 %a_V_250"   --->   Operation 9 'sext' 'sext_ln1273_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln1273_457 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_250, i5 0"   --->   Operation 10 'bitconcatenate' 'shl_ln1273_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.81ns)   --->   "%r_V_822 = sub i21 0, i21 %shl_ln1273_457"   --->   Operation 11 'sub' 'r_V_822' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_926 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_822, i32 5, i32 20"   --->   Operation 12 'partselect' 'mult_V_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.81ns)   --->   "%r_V_823 = sub i21 %shl_ln1273_457, i21 %sext_ln1273_767"   --->   Operation 13 'sub' 'r_V_823' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mult_V_927 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_823, i32 5, i32 20"   --->   Operation 14 'partselect' 'mult_V_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln1273_458 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_250, i2 0"   --->   Operation 15 'bitconcatenate' 'shl_ln1273_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1273_768 = sext i18 %shl_ln1273_458"   --->   Operation 16 'sext' 'sext_ln1273_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273 = sub i19 0, i19 %sext_ln1273_768"   --->   Operation 17 'sub' 'sub_ln1273' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 18 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_824 = sub i19 %sub_ln1273, i19 %sext_ln1273_766"   --->   Operation 18 'sub' 'r_V_824' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mult_V_928 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_824, i32 5, i32 18"   --->   Operation 19 'partselect' 'mult_V_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i14 %mult_V_928" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 20 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%a_V_251 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7"   --->   Operation 21 'load' 'a_V_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1270_25 = sext i16 %a_V_251"   --->   Operation 22 'sext' 'sext_ln1270_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shl_ln1273_459 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_251, i5 0"   --->   Operation 23 'bitconcatenate' 'shl_ln1273_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.81ns)   --->   "%r_V_825 = sub i21 %shl_ln1273_459, i21 %sext_ln1270_25"   --->   Operation 24 'sub' 'r_V_825' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mult_V_929 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_825, i32 5, i32 20"   --->   Operation 25 'partselect' 'mult_V_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.81ns)   --->   "%r_V_826 = sub i21 0, i21 %shl_ln1273_459"   --->   Operation 26 'sub' 'r_V_826' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mult_V_930 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_826, i32 5, i32 20"   --->   Operation 27 'partselect' 'mult_V_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.94ns)   --->   "%mul_ln1270_60 = mul i21 %sext_ln1270_25, i21 2097133"   --->   Operation 28 'mul' 'mul_ln1270_60' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mult_V_931 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_60, i32 5, i32 20"   --->   Operation 29 'partselect' 'mult_V_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.94ns)   --->   "%r_V_827 = mul i21 %sext_ln1270_25, i21 13"   --->   Operation 30 'mul' 'r_V_827' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%mult_V_932 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_827, i32 5, i32 20"   --->   Operation 31 'partselect' 'mult_V_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_252 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6"   --->   Operation 32 'load' 'a_V_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1273_769 = sext i16 %a_V_252"   --->   Operation 33 'sext' 'sext_ln1273_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln1273_461 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_252, i3 0"   --->   Operation 34 'bitconcatenate' 'shl_ln1273_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln1273_771 = sext i19 %shl_ln1273_461"   --->   Operation 35 'sext' 'sext_ln1273_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_627 = sub i20 0, i20 %sext_ln1273_771"   --->   Operation 36 'sub' 'sub_ln1273_627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_830 = sub i20 %sub_ln1273_627, i20 %sext_ln1273_769"   --->   Operation 37 'sub' 'r_V_830' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%mult_V_935 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_830, i32 5, i32 19"   --->   Operation 38 'partselect' 'mult_V_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %mult_V_935"   --->   Operation 39 'sext' 'sext_ln818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%a_V_253 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5"   --->   Operation 40 'load' 'a_V_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1270_26 = sext i16 %a_V_253"   --->   Operation 41 'sext' 'sext_ln1270_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1273_462 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_253, i5 0"   --->   Operation 42 'bitconcatenate' 'shl_ln1273_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.81ns)   --->   "%r_V_831 = sub i21 %shl_ln1273_462, i21 %sext_ln1270_26"   --->   Operation 43 'sub' 'r_V_831' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%mult_V_936 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_831, i32 5, i32 20"   --->   Operation 44 'partselect' 'mult_V_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.81ns)   --->   "%r_V_832 = sub i21 0, i21 %shl_ln1273_462"   --->   Operation 45 'sub' 'r_V_832' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%mult_V_937 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_832, i32 5, i32 20"   --->   Operation 46 'partselect' 'mult_V_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.94ns)   --->   "%mul_ln1270_61 = mul i21 %sext_ln1270_26, i21 19"   --->   Operation 47 'mul' 'mul_ln1270_61' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%mult_V_938 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_61, i32 5, i32 20"   --->   Operation 48 'partselect' 'mult_V_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%a_V_255 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3"   --->   Operation 49 'load' 'a_V_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1270_27 = sext i16 %a_V_255"   --->   Operation 50 'sext' 'sext_ln1270_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%shl_ln1273_466 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_255, i5 0"   --->   Operation 51 'bitconcatenate' 'shl_ln1273_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.81ns)   --->   "%r_V_836 = sub i21 0, i21 %shl_ln1273_466"   --->   Operation 52 'sub' 'r_V_836' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%mult_V_942 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_836, i32 5, i32 20"   --->   Operation 53 'partselect' 'mult_V_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.94ns)   --->   "%mul_ln1270_62 = mul i21 %sext_ln1270_27, i21 2097131"   --->   Operation 54 'mul' 'mul_ln1270_62' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mult_V_943 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_62, i32 5, i32 20"   --->   Operation 55 'partselect' 'mult_V_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_467 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_255, i4 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_775 = sext i20 %shl_ln1273_467"   --->   Operation 57 'sext' 'sext_ln1273_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln1273_468 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_255, i2 0"   --->   Operation 58 'bitconcatenate' 'shl_ln1273_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1273_776 = sext i18 %shl_ln1273_468"   --->   Operation 59 'sext' 'sext_ln1273_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.80ns)   --->   "%r_V_837 = sub i21 %sext_ln1273_775, i21 %sext_ln1273_776"   --->   Operation 60 'sub' 'r_V_837' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mult_V_944 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_837, i32 5, i32 20"   --->   Operation 61 'partselect' 'mult_V_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.81ns)   --->   "%r_V_838 = sub i21 %shl_ln1273_466, i21 %sext_ln1270_27"   --->   Operation 62 'sub' 'r_V_838' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mult_V_945 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_838, i32 5, i32 20"   --->   Operation 63 'partselect' 'mult_V_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%a_V_256 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2"   --->   Operation 64 'load' 'a_V_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_777 = sext i16 %a_V_256"   --->   Operation 65 'sext' 'sext_ln1273_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln1273_469 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_256, i5 0"   --->   Operation 66 'bitconcatenate' 'shl_ln1273_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.81ns)   --->   "%r_V_839 = sub i21 0, i21 %shl_ln1273_469"   --->   Operation 67 'sub' 'r_V_839' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%mult_V_946 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_839, i32 5, i32 20"   --->   Operation 68 'partselect' 'mult_V_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.81ns)   --->   "%r_V_840 = sub i21 %shl_ln1273_469, i21 %sext_ln1273_777"   --->   Operation 69 'sub' 'r_V_840' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%mult_V_947 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_840, i32 5, i32 20"   --->   Operation 70 'partselect' 'mult_V_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%a_V_257 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1"   --->   Operation 71 'load' 'a_V_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1273_778 = sext i16 %a_V_257"   --->   Operation 72 'sext' 'sext_ln1273_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_471 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_257, i3 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_780 = sext i19 %shl_ln1273_471"   --->   Operation 74 'sext' 'sext_ln1273_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.80ns)   --->   "%r_V_843 = sub i20 %sext_ln1273_778, i20 %sext_ln1273_780"   --->   Operation 75 'sub' 'r_V_843' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mult_V_950 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_843, i32 5, i32 19"   --->   Operation 76 'partselect' 'mult_V_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln818_321 = sext i15 %mult_V_950"   --->   Operation 77 'sext' 'sext_ln818_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_472 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_257, i1 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%sext_ln1273_781 = sext i17 %shl_ln1273_472"   --->   Operation 79 'sext' 'sext_ln1273_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.79ns)   --->   "%r_V_844 = sub i18 0, i18 %sext_ln1273_781"   --->   Operation 80 'sub' 'r_V_844' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mult_V_951 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_844, i32 5, i32 17"   --->   Operation 81 'partselect' 'mult_V_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln17_397 = sext i13 %mult_V_951" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 82 'sext' 'sext_ln17_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%a_V_258 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig"   --->   Operation 83 'load' 'a_V_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1273_782 = sext i16 %a_V_258"   --->   Operation 84 'sext' 'sext_ln1273_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln1273_474 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_258, i3 0"   --->   Operation 85 'bitconcatenate' 'shl_ln1273_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1273_784 = sext i19 %shl_ln1273_474"   --->   Operation 86 'sext' 'sext_ln1273_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_645 = sub i20 0, i20 %sext_ln1273_784"   --->   Operation 87 'sub' 'sub_ln1273_645' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln1273_475 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_258, i1 0"   --->   Operation 88 'bitconcatenate' 'shl_ln1273_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1273_785 = sext i17 %shl_ln1273_475"   --->   Operation 89 'sext' 'sext_ln1273_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1273_786 = sext i17 %shl_ln1273_475"   --->   Operation 90 'sext' 'sext_ln1273_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_846 = sub i20 %sub_ln1273_645, i20 %sext_ln1273_786"   --->   Operation 91 'sub' 'r_V_846' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%mult_V_953 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_846, i32 5, i32 19"   --->   Operation 92 'partselect' 'mult_V_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln818_322 = sext i15 %mult_V_953"   --->   Operation 93 'sext' 'sext_ln818_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1273_476 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_258, i4 0"   --->   Operation 94 'bitconcatenate' 'shl_ln1273_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1273_787 = sext i20 %shl_ln1273_476"   --->   Operation 95 'sext' 'sext_ln1273_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_647 = sub i21 0, i21 %sext_ln1273_787"   --->   Operation 96 'sub' 'sub_ln1273_647' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 97 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_847 = sub i21 %sub_ln1273_647, i21 %sext_ln1273_785"   --->   Operation 97 'sub' 'r_V_847' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%mult_V_954 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_847, i32 5, i32 20"   --->   Operation 98 'partselect' 'mult_V_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln1273_477 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_258, i2 0"   --->   Operation 99 'bitconcatenate' 'shl_ln1273_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1273_788 = sext i18 %shl_ln1273_477"   --->   Operation 100 'sext' 'sext_ln1273_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_650 = sub i19 0, i19 %sext_ln1273_788"   --->   Operation 101 'sub' 'sub_ln1273_650' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 102 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_849 = sub i19 %sub_ln1273_650, i19 %sext_ln1273_782"   --->   Operation 102 'sub' 'r_V_849' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%mult_V_956 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_849, i32 5, i32 18"   --->   Operation 103 'partselect' 'mult_V_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln818_323 = sext i14 %mult_V_956"   --->   Operation 104 'sext' 'sext_ln818_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%a_V_259 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16"   --->   Operation 105 'load' 'a_V_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1270_28 = sext i16 %a_V_259"   --->   Operation 106 'sext' 'sext_ln1270_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1273_478 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_259, i5 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1273_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.81ns)   --->   "%r_V_850 = sub i21 0, i21 %shl_ln1273_478"   --->   Operation 108 'sub' 'r_V_850' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%mult_V_957 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_850, i32 5, i32 20"   --->   Operation 109 'partselect' 'mult_V_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%shl_ln1273_479 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_259, i1 0"   --->   Operation 110 'bitconcatenate' 'shl_ln1273_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_789 = sext i17 %shl_ln1273_479"   --->   Operation 111 'sext' 'sext_ln1273_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.81ns)   --->   "%r_V_851 = sub i21 %shl_ln1273_478, i21 %sext_ln1273_789"   --->   Operation 112 'sub' 'r_V_851' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%mult_V_958 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_851, i32 5, i32 20"   --->   Operation 113 'partselect' 'mult_V_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.81ns)   --->   "%r_V_852 = sub i21 %shl_ln1273_478, i21 %sext_ln1270_28"   --->   Operation 114 'sub' 'r_V_852' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%mult_V_959 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_852, i32 5, i32 20"   --->   Operation 115 'partselect' 'mult_V_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln1273_480 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_259, i4 0"   --->   Operation 116 'bitconcatenate' 'shl_ln1273_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_790 = sext i20 %shl_ln1273_480"   --->   Operation 117 'sext' 'sext_ln1273_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1273_481 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_259, i2 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1273_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln1273_791 = sext i18 %shl_ln1273_481"   --->   Operation 119 'sext' 'sext_ln1273_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.80ns)   --->   "%r_V_853 = sub i21 %sext_ln1273_790, i21 %sext_ln1273_791"   --->   Operation 120 'sub' 'r_V_853' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%mult_V_960 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_853, i32 5, i32 20"   --->   Operation 121 'partselect' 'mult_V_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.94ns)   --->   "%r_V_854 = mul i21 %sext_ln1270_28, i21 13"   --->   Operation 122 'mul' 'r_V_854' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%mult_V_961 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_854, i32 5, i32 20"   --->   Operation 123 'partselect' 'mult_V_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.94ns)   --->   "%mul_ln1270_63 = mul i21 %sext_ln1270_28, i21 19"   --->   Operation 124 'mul' 'mul_ln1270_63' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%mult_V_962 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_63, i32 5, i32 20"   --->   Operation 125 'partselect' 'mult_V_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%a_V_260 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15"   --->   Operation 126 'load' 'a_V_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1270_29 = sext i16 %a_V_260"   --->   Operation 127 'sext' 'sext_ln1270_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln1273_792 = sext i16 %a_V_260"   --->   Operation 128 'sext' 'sext_ln1273_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1273_793 = sext i16 %a_V_260"   --->   Operation 129 'sext' 'sext_ln1273_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln1273_482 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_260, i5 0"   --->   Operation 130 'bitconcatenate' 'shl_ln1273_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.81ns)   --->   "%r_V_855 = sub i21 %shl_ln1273_482, i21 %sext_ln1270_29"   --->   Operation 131 'sub' 'r_V_855' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%mult_V_963 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_855, i32 5, i32 20"   --->   Operation 132 'partselect' 'mult_V_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1273_483 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_260, i3 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1273_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln1273_794 = sext i19 %shl_ln1273_483"   --->   Operation 134 'sext' 'sext_ln1273_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.80ns)   --->   "%r_V_856 = add i20 %sext_ln1273_794, i20 %sext_ln1273_792"   --->   Operation 135 'add' 'r_V_856' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%mult_V_964 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_856, i32 5, i32 19"   --->   Operation 136 'partselect' 'mult_V_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln818_324 = sext i15 %mult_V_964"   --->   Operation 137 'sext' 'sext_ln818_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (1.94ns)   --->   "%mul_ln1270_64 = mul i21 %sext_ln1270_29, i21 2097127"   --->   Operation 138 'mul' 'mul_ln1270_64' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%mult_V_965 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_64, i32 5, i32 20"   --->   Operation 139 'partselect' 'mult_V_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln1273_484 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_260, i2 0"   --->   Operation 140 'bitconcatenate' 'shl_ln1273_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1273_795 = sext i18 %shl_ln1273_484"   --->   Operation 141 'sext' 'sext_ln1273_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln1273_796 = sext i18 %shl_ln1273_484"   --->   Operation 142 'sext' 'sext_ln1273_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.81ns)   --->   "%r_V_857 = sub i21 %sext_ln1273_796, i21 %shl_ln1273_482"   --->   Operation 143 'sub' 'r_V_857' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%mult_V_966 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_857, i32 5, i32 20"   --->   Operation 144 'partselect' 'mult_V_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.79ns)   --->   "%r_V_858 = add i19 %sext_ln1273_795, i19 %sext_ln1273_793"   --->   Operation 145 'add' 'r_V_858' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%mult_V_967 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_858, i32 5, i32 18"   --->   Operation 146 'partselect' 'mult_V_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln17_398 = sext i14 %mult_V_967" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 147 'sext' 'sext_ln17_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.81ns)   --->   "%r_V_859 = sub i21 0, i21 %shl_ln1273_482"   --->   Operation 148 'sub' 'r_V_859' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%mult_V_968 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_859, i32 5, i32 20"   --->   Operation 149 'partselect' 'mult_V_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%a_V_261 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14"   --->   Operation 150 'load' 'a_V_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%sext_ln1273_797 = sext i16 %a_V_261"   --->   Operation 151 'sext' 'sext_ln1273_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_798 = sext i16 %a_V_261"   --->   Operation 152 'sext' 'sext_ln1273_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln1273_485 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_261, i5 0"   --->   Operation 153 'bitconcatenate' 'shl_ln1273_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.81ns)   --->   "%r_V_860 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_798"   --->   Operation 154 'sub' 'r_V_860' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%mult_V_969 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_860, i32 5, i32 20"   --->   Operation 155 'partselect' 'mult_V_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln1273_486 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_261, i4 0"   --->   Operation 156 'bitconcatenate' 'shl_ln1273_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_799 = sext i20 %shl_ln1273_486"   --->   Operation 157 'sext' 'sext_ln1273_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.80ns)   --->   "%r_V_861 = sub i21 %sext_ln1273_799, i21 %sext_ln1273_798"   --->   Operation 158 'sub' 'r_V_861' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%mult_V_970 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_861, i32 5, i32 20"   --->   Operation 159 'partselect' 'mult_V_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1273_487 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_261, i3 0"   --->   Operation 160 'bitconcatenate' 'shl_ln1273_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1273_800 = sext i19 %shl_ln1273_487"   --->   Operation 161 'sext' 'sext_ln1273_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.81ns)   --->   "%r_V_862 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_800"   --->   Operation 162 'sub' 'r_V_862' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%mult_V_971 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_862, i32 5, i32 20"   --->   Operation 163 'partselect' 'mult_V_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.81ns)   --->   "%r_V_863 = sub i21 0, i21 %shl_ln1273_485"   --->   Operation 164 'sub' 'r_V_863' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%mult_V_972 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_863, i32 5, i32 20"   --->   Operation 165 'partselect' 'mult_V_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.78ns)   --->   "%r_V_864 = sub i17 0, i17 %sext_ln1273_797"   --->   Operation 166 'sub' 'r_V_864' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%mult_V_973 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_864, i32 5, i32 16"   --->   Operation 167 'partselect' 'mult_V_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln17_399 = sext i12 %mult_V_973" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 168 'sext' 'sext_ln17_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1273_488 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_261, i1 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1273_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln1273_801 = sext i17 %shl_ln1273_488"   --->   Operation 170 'sext' 'sext_ln1273_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.81ns)   --->   "%r_V_865 = sub i21 %shl_ln1273_485, i21 %sext_ln1273_801"   --->   Operation 171 'sub' 'r_V_865' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%mult_V_974 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_865, i32 5, i32 20"   --->   Operation 172 'partselect' 'mult_V_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%a_V_262 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13"   --->   Operation 173 'load' 'a_V_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1273_802 = sext i16 %a_V_262"   --->   Operation 174 'sext' 'sext_ln1273_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (1.94ns)   --->   "%r_V_866 = mul i21 %sext_ln1273_802, i21 13"   --->   Operation 175 'mul' 'r_V_866' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%mult_V_975 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_866, i32 5, i32 20"   --->   Operation 176 'partselect' 'mult_V_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln1273_489 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_262, i5 0"   --->   Operation 177 'bitconcatenate' 'shl_ln1273_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.81ns)   --->   "%r_V_867 = sub i21 %shl_ln1273_489, i21 %sext_ln1273_802"   --->   Operation 178 'sub' 'r_V_867' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%mult_V_976 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_867, i32 5, i32 20"   --->   Operation 179 'partselect' 'mult_V_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.81ns)   --->   "%r_V_868 = sub i21 0, i21 %shl_ln1273_489"   --->   Operation 180 'sub' 'r_V_868' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%mult_V_977 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_868, i32 5, i32 20"   --->   Operation 181 'partselect' 'mult_V_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln1273_490 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_262, i4 0"   --->   Operation 182 'bitconcatenate' 'shl_ln1273_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln1273_803 = sext i20 %shl_ln1273_490"   --->   Operation 183 'sext' 'sext_ln1273_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%shl_ln1273_491 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_262, i2 0"   --->   Operation 184 'bitconcatenate' 'shl_ln1273_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1273_804 = sext i18 %shl_ln1273_491"   --->   Operation 185 'sext' 'sext_ln1273_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.80ns)   --->   "%r_V_869 = sub i21 %sext_ln1273_803, i21 %sext_ln1273_804"   --->   Operation 186 'sub' 'r_V_869' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%mult_V_978 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_869, i32 5, i32 20"   --->   Operation 187 'partselect' 'mult_V_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_668 = sub i21 0, i21 %sext_ln1273_803"   --->   Operation 188 'sub' 'sub_ln1273_668' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 189 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_870 = sub i21 %sub_ln1273_668, i21 %sext_ln1273_804"   --->   Operation 189 'sub' 'r_V_870' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%mult_V_979 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_870, i32 5, i32 20"   --->   Operation 190 'partselect' 'mult_V_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%a_V_263 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12"   --->   Operation 191 'load' 'a_V_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1273_805 = sext i16 %a_V_263"   --->   Operation 192 'sext' 'sext_ln1273_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%shl_ln1273_492 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_263, i5 0"   --->   Operation 193 'bitconcatenate' 'shl_ln1273_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.81ns)   --->   "%r_V_871 = sub i21 0, i21 %shl_ln1273_492"   --->   Operation 194 'sub' 'r_V_871' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%mult_V_980 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_871, i32 5, i32 20"   --->   Operation 195 'partselect' 'mult_V_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.81ns)   --->   "%r_V_872 = sub i21 %shl_ln1273_492, i21 %sext_ln1273_805"   --->   Operation 196 'sub' 'r_V_872' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%mult_V_981 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_872, i32 5, i32 20"   --->   Operation 197 'partselect' 'mult_V_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%shl_ln1273_493 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_263, i4 0"   --->   Operation 198 'bitconcatenate' 'shl_ln1273_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln1273_806 = sext i20 %shl_ln1273_493"   --->   Operation 199 'sext' 'sext_ln1273_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1273_494 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_263, i1 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1273_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1273_807 = sext i17 %shl_ln1273_494"   --->   Operation 201 'sext' 'sext_ln1273_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.80ns)   --->   "%r_V_873 = sub i21 %sext_ln1273_807, i21 %sext_ln1273_806"   --->   Operation 202 'sub' 'r_V_873' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%mult_V_982 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_873, i32 5, i32 20"   --->   Operation 203 'partselect' 'mult_V_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%r_V_874 = mul i21 %sext_ln1273_805, i21 11"   --->   Operation 204 'mul' 'r_V_874' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%mult_V_983 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_874, i32 5, i32 20"   --->   Operation 205 'partselect' 'mult_V_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%a_V_264 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11"   --->   Operation 206 'load' 'a_V_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1273_808 = sext i16 %a_V_264"   --->   Operation 207 'sext' 'sext_ln1273_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%shl_ln1273_495 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_264, i5 0"   --->   Operation 208 'bitconcatenate' 'shl_ln1273_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.81ns)   --->   "%r_V_875 = sub i21 0, i21 %shl_ln1273_495"   --->   Operation 209 'sub' 'r_V_875' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%mult_V_984 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_875, i32 5, i32 20"   --->   Operation 210 'partselect' 'mult_V_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%mult_V_985 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_264, i32 5, i32 15"   --->   Operation 211 'partselect' 'mult_V_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%sext_ln17_400 = sext i11 %mult_V_985" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 212 'sext' 'sext_ln17_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.81ns)   --->   "%r_V_876 = sub i21 %shl_ln1273_495, i21 %sext_ln1273_808"   --->   Operation 213 'sub' 'r_V_876' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%mult_V_986 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_876, i32 5, i32 20"   --->   Operation 214 'partselect' 'mult_V_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%shl_ln1273_496 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_264, i3 0"   --->   Operation 215 'bitconcatenate' 'shl_ln1273_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1273_809 = sext i19 %shl_ln1273_496"   --->   Operation 216 'sext' 'sext_ln1273_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln1273_497 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_264, i1 0"   --->   Operation 217 'bitconcatenate' 'shl_ln1273_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1273_810 = sext i17 %shl_ln1273_497"   --->   Operation 218 'sext' 'sext_ln1273_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.80ns)   --->   "%r_V_877 = sub i20 %sext_ln1273_810, i20 %sext_ln1273_809"   --->   Operation 219 'sub' 'r_V_877' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%mult_V_987 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_877, i32 5, i32 19"   --->   Operation 220 'partselect' 'mult_V_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln818_325 = sext i15 %mult_V_987"   --->   Operation 221 'sext' 'sext_ln818_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.80ns)   --->   "%r_V_878 = sub i20 0, i20 %sext_ln1273_809"   --->   Operation 222 'sub' 'r_V_878' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%mult_V_988 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_878, i32 5, i32 19"   --->   Operation 223 'partselect' 'mult_V_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%a_V_265 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10"   --->   Operation 224 'load' 'a_V_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%sext_ln1273_811 = sext i16 %a_V_265"   --->   Operation 225 'sext' 'sext_ln1273_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%shl_ln1273_498 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_265, i5 0"   --->   Operation 226 'bitconcatenate' 'shl_ln1273_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.81ns)   --->   "%r_V_879 = sub i21 %shl_ln1273_498, i21 %sext_ln1273_811"   --->   Operation 227 'sub' 'r_V_879' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%mult_V_989 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_879, i32 5, i32 20"   --->   Operation 228 'partselect' 'mult_V_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.81ns)   --->   "%r_V_880 = sub i21 0, i21 %shl_ln1273_498"   --->   Operation 229 'sub' 'r_V_880' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_880, i32 5, i32 20"   --->   Operation 230 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (1.94ns)   --->   "%r_V_881 = mul i21 %sext_ln1273_811, i21 13"   --->   Operation 231 'mul' 'r_V_881' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%mult_V_991 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_881, i32 5, i32 20"   --->   Operation 232 'partselect' 'mult_V_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%a_V_266 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9"   --->   Operation 233 'load' 'a_V_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln1273_812 = sext i16 %a_V_266"   --->   Operation 234 'sext' 'sext_ln1273_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%sext_ln1273_813 = sext i16 %a_V_266"   --->   Operation 235 'sext' 'sext_ln1273_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%shl_ln1273_499 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_266, i5 0"   --->   Operation 236 'bitconcatenate' 'shl_ln1273_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1273_500 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_266, i2 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1273_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1273_814 = sext i18 %shl_ln1273_500"   --->   Operation 238 'sext' 'sext_ln1273_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.81ns)   --->   "%r_V_882 = sub i21 %sext_ln1273_814, i21 %shl_ln1273_499"   --->   Operation 239 'sub' 'r_V_882' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%mult_V_992 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_882, i32 5, i32 20"   --->   Operation 240 'partselect' 'mult_V_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (1.94ns)   --->   "%mul_ln1270_65 = mul i21 %sext_ln1273_813, i21 2097126"   --->   Operation 241 'mul' 'mul_ln1270_65' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%mult_V_993 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_65, i32 5, i32 20"   --->   Operation 242 'partselect' 'mult_V_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.81ns)   --->   "%r_V_883 = sub i21 %shl_ln1273_499, i21 %sext_ln1273_813"   --->   Operation 243 'sub' 'r_V_883' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%mult_V_994 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_883, i32 5, i32 20"   --->   Operation 244 'partselect' 'mult_V_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.81ns)   --->   "%r_V_884 = sub i21 0, i21 %shl_ln1273_499"   --->   Operation 245 'sub' 'r_V_884' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%mult_V_995 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_884, i32 5, i32 20"   --->   Operation 246 'partselect' 'mult_V_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.78ns)   --->   "%r_V_885 = sub i17 0, i17 %sext_ln1273_812"   --->   Operation 247 'sub' 'r_V_885' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%mult_V_996 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_885, i32 5, i32 16"   --->   Operation 248 'partselect' 'mult_V_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln17_401 = sext i12 %mult_V_996" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 249 'sext' 'sext_ln17_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%shl_ln1273_501 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_266, i3 0"   --->   Operation 250 'bitconcatenate' 'shl_ln1273_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln1273_815 = sext i19 %shl_ln1273_501"   --->   Operation 251 'sext' 'sext_ln1273_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_683 = sub i20 0, i20 %sext_ln1273_815"   --->   Operation 252 'sub' 'sub_ln1273_683' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%shl_ln1273_502 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_266, i1 0"   --->   Operation 253 'bitconcatenate' 'shl_ln1273_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln1273_816 = sext i17 %shl_ln1273_502"   --->   Operation 254 'sext' 'sext_ln1273_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_886 = sub i20 %sub_ln1273_683, i20 %sext_ln1273_816"   --->   Operation 255 'sub' 'r_V_886' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%mult_V_997 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_886, i32 5, i32 19"   --->   Operation 256 'partselect' 'mult_V_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln818_327 = sext i15 %mult_V_997"   --->   Operation 257 'sext' 'sext_ln818_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.94ns)   --->   "%mul_ln1270_66 = mul i21 %sext_ln1273_813, i21 2097127"   --->   Operation 258 'mul' 'mul_ln1270_66' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%mult_V_998 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_66, i32 5, i32 20"   --->   Operation 259 'partselect' 'mult_V_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%mult_V_999 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %a_V_266, i32 4, i32 15"   --->   Operation 260 'partselect' 'mult_V_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%sext_ln17_402 = sext i12 %mult_V_999" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 261 'sext' 'sext_ln17_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%a_V_267 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8"   --->   Operation 262 'load' 'a_V_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%mult_V_1000 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %a_V_267, i32 5, i32 15"   --->   Operation 263 'partselect' 'mult_V_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln17_403 = sext i11 %mult_V_1000" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 264 'sext' 'sext_ln17_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%sext_ln1273_817 = sext i16 %a_V_267"   --->   Operation 265 'sext' 'sext_ln1273_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln1273_818 = sext i16 %a_V_267"   --->   Operation 266 'sext' 'sext_ln1273_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%shl_ln1273_503 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_267, i5 0"   --->   Operation 267 'bitconcatenate' 'shl_ln1273_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.81ns)   --->   "%r_V_887 = sub i21 %shl_ln1273_503, i21 %sext_ln1273_818"   --->   Operation 268 'sub' 'r_V_887' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%mult_V_1001 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_887, i32 5, i32 20"   --->   Operation 269 'partselect' 'mult_V_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%shl_ln1273_504 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_267, i3 0"   --->   Operation 270 'bitconcatenate' 'shl_ln1273_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1273_819 = sext i19 %shl_ln1273_504"   --->   Operation 271 'sext' 'sext_ln1273_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.80ns)   --->   "%r_V_888 = sub i20 %sext_ln1273_817, i20 %sext_ln1273_819"   --->   Operation 272 'sub' 'r_V_888' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%mult_V_1002 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_888, i32 5, i32 19"   --->   Operation 273 'partselect' 'mult_V_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln818_328 = sext i15 %mult_V_1002"   --->   Operation 274 'sext' 'sext_ln818_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.81ns)   --->   "%r_V_889 = sub i21 0, i21 %shl_ln1273_503"   --->   Operation 275 'sub' 'r_V_889' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%mult_V_1003 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_889, i32 5, i32 20"   --->   Operation 276 'partselect' 'mult_V_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%shl_ln1273_505 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_267, i4 0"   --->   Operation 277 'bitconcatenate' 'shl_ln1273_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1273_820 = sext i20 %shl_ln1273_505"   --->   Operation 278 'sext' 'sext_ln1273_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_688 = sub i21 0, i21 %sext_ln1273_820"   --->   Operation 279 'sub' 'sub_ln1273_688' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln1273_506 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_267, i2 0"   --->   Operation 280 'bitconcatenate' 'shl_ln1273_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1273_821 = sext i18 %shl_ln1273_506"   --->   Operation 281 'sext' 'sext_ln1273_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_890 = sub i21 %sub_ln1273_688, i21 %sext_ln1273_821"   --->   Operation 282 'sub' 'r_V_890' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%mult_V_1004 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_890, i32 5, i32 20"   --->   Operation 283 'partselect' 'mult_V_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%a_V_268 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7"   --->   Operation 284 'load' 'a_V_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1270_30 = sext i16 %a_V_268"   --->   Operation 285 'sext' 'sext_ln1270_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1273_507 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_268, i5 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1273_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.81ns)   --->   "%r_V_891 = sub i21 %shl_ln1273_507, i21 %sext_ln1270_30"   --->   Operation 287 'sub' 'r_V_891' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%mult_V_1005 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_891, i32 5, i32 20"   --->   Operation 288 'partselect' 'mult_V_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.81ns)   --->   "%r_V_892 = sub i21 0, i21 %shl_ln1273_507"   --->   Operation 289 'sub' 'r_V_892' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%mult_V_1006 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_892, i32 5, i32 20"   --->   Operation 290 'partselect' 'mult_V_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (1.94ns)   --->   "%r_V_893 = mul i21 %sext_ln1270_30, i21 11"   --->   Operation 291 'mul' 'r_V_893' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%mult_V_1007 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_893, i32 5, i32 20"   --->   Operation 292 'partselect' 'mult_V_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (1.94ns)   --->   "%mul_ln1270_67 = mul i21 %sext_ln1270_30, i21 22"   --->   Operation 293 'mul' 'mul_ln1270_67' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%mult_V_1008 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_67, i32 5, i32 20"   --->   Operation 294 'partselect' 'mult_V_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%a_V_269 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6"   --->   Operation 295 'load' 'a_V_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln1273_822 = sext i16 %a_V_269"   --->   Operation 296 'sext' 'sext_ln1273_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%sext_ln1273_823 = sext i16 %a_V_269"   --->   Operation 297 'sext' 'sext_ln1273_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%shl_ln1273_508 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_269, i5 0"   --->   Operation 298 'bitconcatenate' 'shl_ln1273_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.81ns)   --->   "%r_V_894 = sub i21 %shl_ln1273_508, i21 %sext_ln1273_823"   --->   Operation 299 'sub' 'r_V_894' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%mult_V_1009 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_894, i32 5, i32 20"   --->   Operation 300 'partselect' 'mult_V_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns)   --->   "%r_V_895 = sub i17 0, i17 %sext_ln1273_822"   --->   Operation 301 'sub' 'r_V_895' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%mult_V_1010 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_895, i32 5, i32 16"   --->   Operation 302 'partselect' 'mult_V_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln17_404 = sext i12 %mult_V_1010" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 303 'sext' 'sext_ln17_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%shl_ln1273_509 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_269, i3 0"   --->   Operation 304 'bitconcatenate' 'shl_ln1273_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1273_824 = sext i19 %shl_ln1273_509"   --->   Operation 305 'sext' 'sext_ln1273_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1273_510 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_269, i1 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1273_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1273_825 = sext i17 %shl_ln1273_510"   --->   Operation 307 'sext' 'sext_ln1273_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%sext_ln1273_826 = sext i17 %shl_ln1273_510"   --->   Operation 308 'sext' 'sext_ln1273_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.80ns)   --->   "%r_V_896 = sub i20 %sext_ln1273_826, i20 %sext_ln1273_824"   --->   Operation 309 'sub' 'r_V_896' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%mult_V_1011 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_896, i32 5, i32 19"   --->   Operation 310 'partselect' 'mult_V_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln818_329 = sext i15 %mult_V_1011"   --->   Operation 311 'sext' 'sext_ln818_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.81ns)   --->   "%r_V_897 = sub i21 0, i21 %shl_ln1273_508"   --->   Operation 312 'sub' 'r_V_897' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%mult_V_1012 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_897, i32 5, i32 20"   --->   Operation 313 'partselect' 'mult_V_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.79ns)   --->   "%r_V_898 = sub i18 0, i18 %sext_ln1273_825"   --->   Operation 314 'sub' 'r_V_898' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%mult_V_1013 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_898, i32 5, i32 17"   --->   Operation 315 'partselect' 'mult_V_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln17_405 = sext i13 %mult_V_1013" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 316 'sext' 'sext_ln17_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%a_V_270 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5"   --->   Operation 317 'load' 'a_V_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%sext_ln1273_827 = sext i16 %a_V_270"   --->   Operation 318 'sext' 'sext_ln1273_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln1273_828 = sext i16 %a_V_270"   --->   Operation 319 'sext' 'sext_ln1273_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%shl_ln1273_511 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_270, i5 0"   --->   Operation 320 'bitconcatenate' 'shl_ln1273_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.81ns)   --->   "%r_V_899 = sub i21 %shl_ln1273_511, i21 %sext_ln1273_828"   --->   Operation 321 'sub' 'r_V_899' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%mult_V_1014 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_899, i32 5, i32 20"   --->   Operation 322 'partselect' 'mult_V_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1273_512 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_270, i4 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1273_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1273_829 = sext i20 %shl_ln1273_512"   --->   Operation 324 'sext' 'sext_ln1273_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.80ns)   --->   "%r_V_900 = sub i21 %sext_ln1273_829, i21 %sext_ln1273_828"   --->   Operation 325 'sub' 'r_V_900' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%mult_V_1015 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_900, i32 5, i32 20"   --->   Operation 326 'partselect' 'mult_V_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.81ns)   --->   "%r_V_901 = sub i21 0, i21 %shl_ln1273_511"   --->   Operation 327 'sub' 'r_V_901' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%mult_V_1016 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_901, i32 5, i32 20"   --->   Operation 328 'partselect' 'mult_V_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%shl_ln1273_513 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_270, i1 0"   --->   Operation 329 'bitconcatenate' 'shl_ln1273_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%sext_ln1273_830 = sext i17 %shl_ln1273_513"   --->   Operation 330 'sext' 'sext_ln1273_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.79ns)   --->   "%r_V_902 = sub i18 0, i18 %sext_ln1273_830"   --->   Operation 331 'sub' 'r_V_902' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%mult_V_1017 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_902, i32 5, i32 17"   --->   Operation 332 'partselect' 'mult_V_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln17_406 = sext i13 %mult_V_1017" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 333 'sext' 'sext_ln17_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.78ns)   --->   "%r_V_903 = sub i17 0, i17 %sext_ln1273_827"   --->   Operation 334 'sub' 'r_V_903' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%mult_V_1018 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_903, i32 5, i32 16"   --->   Operation 335 'partselect' 'mult_V_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln17_407 = sext i12 %mult_V_1018" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 336 'sext' 'sext_ln17_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%a_V_271 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4"   --->   Operation 337 'load' 'a_V_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln1273_831 = sext i16 %a_V_271"   --->   Operation 338 'sext' 'sext_ln1273_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%shl_ln1273_514 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_271, i5 0"   --->   Operation 339 'bitconcatenate' 'shl_ln1273_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.81ns)   --->   "%r_V_904 = sub i21 %shl_ln1273_514, i21 %sext_ln1273_831"   --->   Operation 340 'sub' 'r_V_904' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%mult_V_1019 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_904, i32 5, i32 20"   --->   Operation 341 'partselect' 'mult_V_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.81ns)   --->   "%r_V_905 = sub i21 0, i21 %shl_ln1273_514"   --->   Operation 342 'sub' 'r_V_905' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%mult_V_1020 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_905, i32 5, i32 20"   --->   Operation 343 'partselect' 'mult_V_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%a_V_272 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3"   --->   Operation 344 'load' 'a_V_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%sext_ln1270_31 = sext i16 %a_V_272"   --->   Operation 345 'sext' 'sext_ln1270_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%shl_ln1273_515 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_272, i5 0"   --->   Operation 346 'bitconcatenate' 'shl_ln1273_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.81ns)   --->   "%r_V_906 = sub i21 %shl_ln1273_515, i21 %sext_ln1270_31"   --->   Operation 347 'sub' 'r_V_906' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%mult_V_1021 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_906, i32 5, i32 20"   --->   Operation 348 'partselect' 'mult_V_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.81ns)   --->   "%r_V_907 = sub i21 0, i21 %shl_ln1273_515"   --->   Operation 349 'sub' 'r_V_907' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%mult_V_1022 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_907, i32 5, i32 20"   --->   Operation 350 'partselect' 'mult_V_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (1.94ns)   --->   "%mul_ln1270_68 = mul i21 %sext_ln1270_31, i21 26"   --->   Operation 351 'mul' 'mul_ln1270_68' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%mult_V_1023 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_68, i32 5, i32 20"   --->   Operation 352 'partselect' 'mult_V_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%a_V_273 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2"   --->   Operation 353 'load' 'a_V_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1270_32 = sext i16 %a_V_273"   --->   Operation 354 'sext' 'sext_ln1270_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%shl_ln1273_516 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_273, i4 0"   --->   Operation 355 'bitconcatenate' 'shl_ln1273_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1273_832 = sext i20 %shl_ln1273_516"   --->   Operation 356 'sext' 'sext_ln1273_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.80ns)   --->   "%r_V_908 = sub i21 %sext_ln1273_832, i21 %sext_ln1270_32"   --->   Operation 357 'sub' 'r_V_908' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%mult_V_1024 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_908, i32 5, i32 20"   --->   Operation 358 'partselect' 'mult_V_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%shl_ln1273_517 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_273, i5 0"   --->   Operation 359 'bitconcatenate' 'shl_ln1273_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.81ns)   --->   "%r_V_909 = sub i21 %shl_ln1273_517, i21 %sext_ln1270_32"   --->   Operation 360 'sub' 'r_V_909' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%mult_V_1025 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_909, i32 5, i32 20"   --->   Operation 361 'partselect' 'mult_V_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.94ns)   --->   "%mul_ln1270_69 = mul i21 %sext_ln1270_32, i21 21"   --->   Operation 362 'mul' 'mul_ln1270_69' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%mult_V_1026 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270_69, i32 5, i32 20"   --->   Operation 363 'partselect' 'mult_V_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.81ns)   --->   "%r_V_910 = sub i21 0, i21 %shl_ln1273_517"   --->   Operation 364 'sub' 'r_V_910' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%mult_V_1027 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_910, i32 5, i32 20"   --->   Operation 365 'partselect' 'mult_V_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%a_V_274 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1"   --->   Operation 366 'load' 'a_V_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln1273_833 = sext i16 %a_V_274"   --->   Operation 367 'sext' 'sext_ln1273_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%shl_ln1273_518 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_274, i5 0"   --->   Operation 368 'bitconcatenate' 'shl_ln1273_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.81ns)   --->   "%r_V_911 = sub i21 0, i21 %shl_ln1273_518"   --->   Operation 369 'sub' 'r_V_911' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%mult_V_1028 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_911, i32 5, i32 20"   --->   Operation 370 'partselect' 'mult_V_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.81ns)   --->   "%r_V_912 = sub i21 %shl_ln1273_518, i21 %sext_ln1273_833"   --->   Operation 371 'sub' 'r_V_912' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%mult_V_1029 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_912, i32 5, i32 20"   --->   Operation 372 'partselect' 'mult_V_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%a_V_275 = load i16 %p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9"   --->   Operation 373 'load' 'a_V_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%sext_ln1273_834 = sext i16 %a_V_275"   --->   Operation 374 'sext' 'sext_ln1273_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%sext_ln1273_835 = sext i16 %a_V_275"   --->   Operation 375 'sext' 'sext_ln1273_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%sext_ln1273_836 = sext i16 %a_V_275"   --->   Operation 376 'sext' 'sext_ln1273_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%shl_ln1273_519 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_275, i2 0"   --->   Operation 377 'bitconcatenate' 'shl_ln1273_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%sext_ln1273_837 = sext i18 %shl_ln1273_519"   --->   Operation 378 'sext' 'sext_ln1273_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_711 = sub i19 0, i19 %sext_ln1273_837"   --->   Operation 379 'sub' 'sub_ln1273_711' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 380 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%r_V_913 = sub i19 %sub_ln1273_711, i19 %sext_ln1273_836"   --->   Operation 380 'sub' 'r_V_913' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%mult_V_1030 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_913, i32 5, i32 18"   --->   Operation 381 'partselect' 'mult_V_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln17_408 = sext i14 %mult_V_1030" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 382 'sext' 'sext_ln17_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%shl_ln1273_520 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_275, i5 0"   --->   Operation 383 'bitconcatenate' 'shl_ln1273_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.81ns)   --->   "%r_V_914 = sub i21 0, i21 %shl_ln1273_520"   --->   Operation 384 'sub' 'r_V_914' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%mult_V_1031 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_914, i32 5, i32 20"   --->   Operation 385 'partselect' 'mult_V_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.81ns)   --->   "%r_V_915 = sub i21 %shl_ln1273_520, i21 %sext_ln1273_835"   --->   Operation 386 'sub' 'r_V_915' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%mult_V_1032 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_915, i32 5, i32 20"   --->   Operation 387 'partselect' 'mult_V_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.78ns)   --->   "%r_V_916 = sub i17 0, i17 %sext_ln1273_834"   --->   Operation 388 'sub' 'r_V_916' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%mult_V_1033 = partselect i12 @_ssdm_op_PartSelect.i12.i17.i32.i32, i17 %r_V_916, i32 5, i32 16"   --->   Operation 389 'partselect' 'mult_V_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%sext_ln17_409 = sext i12 %mult_V_1033" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:17]   --->   Operation 390 'sext' 'sext_ln17_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.74ns)   --->   "%add_ln813_1041 = add i13 %sext_ln17_404, i13 8096"   --->   Operation 391 'add' 'add_ln813_1041' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.73ns)   --->   "%add_ln813_1060 = add i12 %sext_ln17_403, i12 3936"   --->   Operation 392 'add' 'add_ln813_1060' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln813_311 = sext i12 %add_ln813_1060"   --->   Operation 393 'sext' 'sext_ln813_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.78ns)   --->   "%add_ln813_1061 = add i16 %sext_ln813_311, i16 %mult_V_1021"   --->   Operation 394 'add' 'add_ln813_1061' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1072 = add i16 %mult_V_1006, i16 %mult_V_1020"   --->   Operation 395 'add' 'add_ln813_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 396 [1/1] (0.78ns)   --->   "%add_ln813_1073 = add i16 %mult_V_1025, i16 64512"   --->   Operation 396 'add' 'add_ln813_1073' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1074 = add i16 %add_ln813_1073, i16 %add_ln813_1072"   --->   Operation 397 'add' 'add_ln813_1074' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1088 = add i16 %mult_V_1015, i16 %mult_V_1024"   --->   Operation 398 'add' 'add_ln813_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1089 = add i16 %sext_ln818_322, i16 800"   --->   Operation 399 'add' 'add_ln813_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 400 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1090 = add i16 %add_ln813_1089, i16 %mult_V_1028"   --->   Operation 400 'add' 'add_ln813_1090' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 401 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1091 = add i16 %add_ln813_1090, i16 %add_ln813_1088"   --->   Operation 401 'add' 'add_ln813_1091' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1104 = add i16 %mult_V_1021, i16 %mult_V_1025"   --->   Operation 402 'add' 'add_ln813_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 403 [1/1] (0.73ns)   --->   "%add_ln813_1105 = add i12 %sext_ln17_400, i12 96"   --->   Operation 403 'add' 'add_ln813_1105' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln813_312 = sext i12 %add_ln813_1105"   --->   Operation 404 'sext' 'sext_ln813_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.78ns)   --->   "%add_ln813_1106 = add i16 %sext_ln813_312, i16 %mult_V_1029"   --->   Operation 405 'add' 'add_ln813_1106' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1107 = add i16 %add_ln813_1106, i16 %add_ln813_1104"   --->   Operation 406 'add' 'add_ln813_1107' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1118 = add i16 %sext_ln818_325, i16 %sext_ln818_327"   --->   Operation 407 'add' 'add_ln813_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 408 [1/1] (0.77ns)   --->   "%add_ln813_1119 = add i16 %sext_ln818_328, i16 65312"   --->   Operation 408 'add' 'add_ln813_1119' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1120 = add i16 %add_ln813_1119, i16 %add_ln813_1118"   --->   Operation 409 'add' 'add_ln813_1120' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1130 = add i16 %mult_V_1022, i16 %mult_V_1027"   --->   Operation 410 'add' 'add_ln813_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 411 [1/1] (0.78ns)   --->   "%add_ln813_1131 = add i16 %mult_V_1028, i16 64512"   --->   Operation 411 'add' 'add_ln813_1131' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1132 = add i16 %add_ln813_1131, i16 %add_ln813_1130"   --->   Operation 412 'add' 'add_ln813_1132' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 413 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1144 = add i16 %mult_V_1009, i16 %mult_V_1025"   --->   Operation 413 'add' 'add_ln813_1144' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 414 [1/1] (0.78ns)   --->   "%add_ln813_1145 = add i16 %mult_V_1029, i16 64608"   --->   Operation 414 'add' 'add_ln813_1145' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1146 = add i16 %add_ln813_1145, i16 %add_ln813_1144"   --->   Operation 415 'add' 'add_ln813_1146' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 416 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1151 = add i16 %mult_V_946, i16 %mult_V_954"   --->   Operation 416 'add' 'add_ln813_1151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 417 [1/1] (0.78ns)   --->   "%add_ln813_1152 = add i16 %mult_V_960, i16 %mult_V_971"   --->   Operation 417 'add' 'add_ln813_1152' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 418 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1153 = add i16 %add_ln813_1152, i16 %add_ln813_1151"   --->   Operation 418 'add' 'add_ln813_1153' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 419 [1/1] (0.78ns)   --->   "%add_ln813_1156 = add i16 %mult_V_1019, i16 %mult_V_1021"   --->   Operation 419 'add' 'add_ln813_1156' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1158 = add i16 %mult_V_1029, i16 %sext_ln818_324"   --->   Operation 420 'add' 'add_ln813_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 421 [1/1] (0.76ns)   --->   "%add_ln813_1159 = add i15 %sext_ln17_408, i15 896"   --->   Operation 421 'add' 'add_ln813_1159' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln813_313 = sext i15 %add_ln813_1159"   --->   Operation 422 'sext' 'sext_ln813_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1160 = add i16 %sext_ln813_313, i16 %add_ln813_1158"   --->   Operation 423 'add' 'add_ln813_1160' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 424 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1170 = add i16 %mult_V_1020, i16 %mult_V_1031"   --->   Operation 424 'add' 'add_ln813_1170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 425 [1/1] (0.74ns)   --->   "%add_ln813_1171 = add i13 %sext_ln17_401, i13 544"   --->   Operation 425 'add' 'add_ln813_1171' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%sext_ln813_314 = sext i13 %add_ln813_1171"   --->   Operation 426 'sext' 'sext_ln813_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1172 = add i16 %sext_ln813_314, i16 %add_ln813_1170"   --->   Operation 427 'add' 'add_ln813_1172' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1185 = add i16 %mult_V_1016, i16 %mult_V_1020"   --->   Operation 428 'add' 'add_ln813_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 429 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1186 = add i16 %sext_ln818_329, i16 64512"   --->   Operation 429 'add' 'add_ln813_1186' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 430 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1187 = add i16 %add_ln813_1186, i16 %mult_V_1032"   --->   Operation 430 'add' 'add_ln813_1187' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 431 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1188 = add i16 %add_ln813_1187, i16 %add_ln813_1185"   --->   Operation 431 'add' 'add_ln813_1188' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 432 [1/1] (0.78ns)   --->   "%add_ln813_1198 = add i16 %mult_V_1021, i16 %mult_V_1027"   --->   Operation 432 'add' 'add_ln813_1198' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.78ns)   --->   "%add_ln813_1199 = add i16 %mult_V_1028, i16 %mult_V_1032"   --->   Operation 433 'add' 'add_ln813_1199' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1201 = add i16 %sext_ln818_321, i16 %sext_ln818_323"   --->   Operation 434 'add' 'add_ln813_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 435 [1/1] (0.75ns)   --->   "%add_ln813_1202 = add i14 %sext_ln17_405, i14 15360"   --->   Operation 435 'add' 'add_ln813_1202' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln813_315 = sext i14 %add_ln813_1202"   --->   Operation 436 'sext' 'sext_ln813_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1203 = add i16 %sext_ln813_315, i16 %add_ln813_1201"   --->   Operation 437 'add' 'add_ln813_1203' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 438 [1/1] (0.78ns)   --->   "%add_ln813_1212 = add i16 %mult_V_990, i16 %mult_V_1004"   --->   Operation 438 'add' 'add_ln813_1212' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1215 = add i16 %mult_V_1028, i16 %mult_V_1031"   --->   Operation 439 'add' 'add_ln813_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 440 [1/1] (0.77ns)   --->   "%add_ln813_1216 = add i16 %sext_ln818, i16 64512"   --->   Operation 440 'add' 'add_ln813_1216' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1217 = add i16 %add_ln813_1216, i16 %add_ln813_1215"   --->   Operation 441 'add' 'add_ln813_1217' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 442 [1/1] (0.76ns)   --->   "%add_ln813_1227 = add i15 %sext_ln17, i15 %sext_ln17_398"   --->   Operation 442 'add' 'add_ln813_1227' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.75ns)   --->   "%add_ln813_1228 = add i14 %sext_ln17_397, i14 %sext_ln17_406"   --->   Operation 443 'add' 'add_ln813_1228' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.74ns)   --->   "%add_ln813_1230 = add i13 %sext_ln17_399, i13 %sext_ln17_402"   --->   Operation 444 'add' 'add_ln813_1230' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%sext_ln813_318 = sext i13 %add_ln813_1230"   --->   Operation 445 'sext' 'sext_ln813_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.74ns)   --->   "%add_ln813_1231 = add i13 %sext_ln17_409, i13 7968"   --->   Operation 446 'add' 'add_ln813_1231' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln813_319 = sext i13 %add_ln813_1231"   --->   Operation 447 'sext' 'sext_ln813_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.75ns)   --->   "%add_ln813_1232 = add i14 %sext_ln813_319, i14 %sext_ln813_318"   --->   Operation 448 'add' 'add_ln813_1232' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1237 = add i16 %mult_V_979, i16 %mult_V_980"   --->   Operation 449 'add' 'add_ln813_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 450 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1238 = add i16 %add_ln813_1237, i16 %mult_V_974"   --->   Operation 450 'add' 'add_ln813_1238' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 451 [1/1] (0.74ns)   --->   "%add_ln813_1242 = add i13 %sext_ln17_407, i13 544"   --->   Operation 451 'add' 'add_ln813_1242' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%sext_ln813_321 = sext i13 %add_ln813_1242"   --->   Operation 452 'sext' 'sext_ln813_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.78ns)   --->   "%add_ln813_1243 = add i16 %sext_ln813_321, i16 %mult_V_1032"   --->   Operation 453 'add' 'add_ln813_1243' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.27>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 454 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 205, void @empty_12, void @empty, void @empty, void @empty" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 455 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0"   --->   Operation 456 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 457 [1/1] (0.81ns)   --->   "%r_V = sub i21 %shl_ln, i21 %sext_ln1270"   --->   Operation 457 'sub' 'r_V' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns)   --->   "%mult_V = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20"   --->   Operation 458 'partselect' 'mult_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 459 [1/1] (0.81ns)   --->   "%r_V_820 = sub i21 0, i21 %shl_ln"   --->   Operation 459 'sub' 'r_V_820' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.00ns)   --->   "%mult_V_923 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_820, i32 5, i32 20"   --->   Operation 460 'partselect' 'mult_V_923' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 461 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0"   --->   Operation 461 'bitconcatenate' 'shl_ln1273_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 462 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i20 %shl_ln1273_s"   --->   Operation 462 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 463 [1/1] (0.00ns)   --->   "%shl_ln1273_456 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 463 'bitconcatenate' 'shl_ln1273_456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 464 [1/1] (0.00ns)   --->   "%sext_ln1273_765 = sext i17 %shl_ln1273_456"   --->   Operation 464 'sext' 'sext_ln1273_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 465 [1/1] (0.80ns)   --->   "%r_V_821 = sub i21 %sext_ln1273, i21 %sext_ln1273_765"   --->   Operation 465 'sub' 'r_V_821' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.00ns)   --->   "%mult_V_924 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_821, i32 5, i32 20"   --->   Operation 466 'partselect' 'mult_V_924' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 467 [1/1] (0.00ns)   --->   "%sext_ln1273_770 = sext i16 %a_V_252"   --->   Operation 467 'sext' 'sext_ln1273_770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln1273_460 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_252, i5 0"   --->   Operation 468 'bitconcatenate' 'shl_ln1273_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 469 [1/1] (0.81ns)   --->   "%r_V_828 = sub i21 0, i21 %shl_ln1273_460"   --->   Operation 469 'sub' 'r_V_828' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 470 [1/1] (0.00ns)   --->   "%mult_V_933 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_828, i32 5, i32 20"   --->   Operation 470 'partselect' 'mult_V_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 471 [1/1] (0.81ns)   --->   "%r_V_829 = sub i21 %shl_ln1273_460, i21 %sext_ln1273_770"   --->   Operation 471 'sub' 'r_V_829' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns)   --->   "%mult_V_934 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_829, i32 5, i32 20"   --->   Operation 472 'partselect' 'mult_V_934' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 473 [1/1] (0.00ns)   --->   "%a_V_254 = load i16 %void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4"   --->   Operation 473 'load' 'a_V_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 474 [1/1] (0.00ns)   --->   "%sext_ln1273_772 = sext i16 %a_V_254"   --->   Operation 474 'sext' 'sext_ln1273_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1273_463 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_254, i5 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1273_463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 476 [1/1] (0.81ns)   --->   "%r_V_833 = sub i21 0, i21 %shl_ln1273_463"   --->   Operation 476 'sub' 'r_V_833' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.00ns)   --->   "%mult_V_939 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_833, i32 5, i32 20"   --->   Operation 477 'partselect' 'mult_V_939' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 478 [1/1] (0.81ns)   --->   "%r_V_834 = sub i21 %shl_ln1273_463, i21 %sext_ln1273_772"   --->   Operation 478 'sub' 'r_V_834' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns)   --->   "%mult_V_940 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_834, i32 5, i32 20"   --->   Operation 479 'partselect' 'mult_V_940' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 480 [1/1] (0.00ns)   --->   "%shl_ln1273_464 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_254, i4 0"   --->   Operation 480 'bitconcatenate' 'shl_ln1273_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1273_773 = sext i20 %shl_ln1273_464"   --->   Operation 481 'sext' 'sext_ln1273_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1273_633 = sub i21 0, i21 %sext_ln1273_773"   --->   Operation 482 'sub' 'sub_ln1273_633' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 483 [1/1] (0.00ns)   --->   "%shl_ln1273_465 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_254, i1 0"   --->   Operation 483 'bitconcatenate' 'shl_ln1273_465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1273_774 = sext i17 %shl_ln1273_465"   --->   Operation 484 'sext' 'sext_ln1273_774' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 485 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%r_V_835 = sub i21 %sub_ln1273_633, i21 %sext_ln1273_774"   --->   Operation 485 'sub' 'r_V_835' <Predicate = true> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 486 [1/1] (0.00ns)   --->   "%mult_V_941 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_835, i32 5, i32 20"   --->   Operation 486 'partselect' 'mult_V_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1273_779 = sext i16 %a_V_257"   --->   Operation 487 'sext' 'sext_ln1273_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 488 [1/1] (0.00ns)   --->   "%shl_ln1273_470 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_257, i5 0"   --->   Operation 488 'bitconcatenate' 'shl_ln1273_470' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 489 [1/1] (0.81ns)   --->   "%r_V_841 = sub i21 0, i21 %shl_ln1273_470"   --->   Operation 489 'sub' 'r_V_841' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns)   --->   "%mult_V_948 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_841, i32 5, i32 20"   --->   Operation 490 'partselect' 'mult_V_948' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 491 [1/1] (0.81ns)   --->   "%r_V_842 = sub i21 %shl_ln1273_470, i21 %sext_ln1273_779"   --->   Operation 491 'sub' 'r_V_842' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns)   --->   "%mult_V_949 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_842, i32 5, i32 20"   --->   Operation 492 'partselect' 'mult_V_949' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1273_783 = sext i16 %a_V_258"   --->   Operation 493 'sext' 'sext_ln1273_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 494 [1/1] (0.00ns)   --->   "%shl_ln1273_473 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_258, i5 0"   --->   Operation 494 'bitconcatenate' 'shl_ln1273_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 495 [1/1] (0.81ns)   --->   "%r_V_845 = sub i21 0, i21 %shl_ln1273_473"   --->   Operation 495 'sub' 'r_V_845' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns)   --->   "%mult_V_952 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_845, i32 5, i32 20"   --->   Operation 496 'partselect' 'mult_V_952' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 497 [1/1] (0.81ns)   --->   "%r_V_848 = sub i21 %shl_ln1273_473, i21 %sext_ln1273_783"   --->   Operation 497 'sub' 'r_V_848' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns)   --->   "%mult_V_955 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_848, i32 5, i32 20"   --->   Operation 498 'partselect' 'mult_V_955' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln818_326 = sext i15 %mult_V_988"   --->   Operation 499 'sext' 'sext_ln818_326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 500 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813 = add i16 %mult_V_927, i16 %mult_V_936"   --->   Operation 500 'add' 'add_ln813' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 501 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1035 = add i16 %add_ln813, i16 %mult_V"   --->   Operation 501 'add' 'add_ln813_1035' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1036 = add i16 %mult_V_942, i16 %mult_V_959"   --->   Operation 502 'add' 'add_ln813_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 503 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1037 = add i16 %add_ln813_1036, i16 %mult_V_939"   --->   Operation 503 'add' 'add_ln813_1037' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1038 = add i16 %add_ln813_1037, i16 %add_ln813_1035"   --->   Operation 504 'add' 'add_ln813_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 505 [1/1] (0.78ns)   --->   "%add_ln813_1039 = add i16 %mult_V_977, i16 %mult_V_995"   --->   Operation 505 'add' 'add_ln813_1039' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1040 = add i16 %add_ln813_1039, i16 %mult_V_963"   --->   Operation 506 'add' 'add_ln813_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i13 %add_ln813_1041"   --->   Operation 507 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 508 [1/1] (0.78ns)   --->   "%add_ln813_1042 = add i16 %sext_ln813, i16 %mult_V_1001"   --->   Operation 508 'add' 'add_ln813_1042' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1043 = add i16 %add_ln813_1042, i16 %add_ln813_1040"   --->   Operation 509 'add' 'add_ln813_1043' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 510 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1044 = add i16 %add_ln813_1043, i16 %add_ln813_1038"   --->   Operation 510 'add' 'add_ln813_1044' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 511 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1045 = add i16 %mult_V_932, i16 %mult_V_936"   --->   Operation 511 'add' 'add_ln813_1045' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 512 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1046 = add i16 %add_ln813_1045, i16 %mult_V_925"   --->   Operation 512 'add' 'add_ln813_1046' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1047 = add i16 %mult_V_945, i16 %mult_V_949"   --->   Operation 513 'add' 'add_ln813_1047' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 514 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1048 = add i16 %add_ln813_1047, i16 %mult_V_940"   --->   Operation 514 'add' 'add_ln813_1048' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1049 = add i16 %add_ln813_1048, i16 %add_ln813_1046"   --->   Operation 515 'add' 'add_ln813_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 516 [1/1] (0.78ns)   --->   "%add_ln813_1050 = add i16 %mult_V_968, i16 %mult_V_983"   --->   Operation 516 'add' 'add_ln813_1050' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1051 = add i16 %add_ln813_1050, i16 %mult_V_957"   --->   Operation 517 'add' 'add_ln813_1051' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 518 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1052 = add i16 %mult_V_1012, i16 608"   --->   Operation 518 'add' 'add_ln813_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 519 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1053 = add i16 %add_ln813_1052, i16 %mult_V_1006"   --->   Operation 519 'add' 'add_ln813_1053' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 520 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1054 = add i16 %add_ln813_1053, i16 %add_ln813_1051"   --->   Operation 520 'add' 'add_ln813_1054' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 521 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1055 = add i16 %add_ln813_1054, i16 %add_ln813_1049"   --->   Operation 521 'add' 'add_ln813_1055' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 522 [1/1] (0.78ns)   --->   "%add_ln813_1056 = add i16 %mult_V_952, i16 %mult_V_957"   --->   Operation 522 'add' 'add_ln813_1056' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.78ns)   --->   "%add_ln813_1057 = add i16 %mult_V_969, i16 %mult_V_992"   --->   Operation 523 'add' 'add_ln813_1057' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1058 = add i16 %add_ln813_1057, i16 %add_ln813_1056"   --->   Operation 524 'add' 'add_ln813_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1059 = add i16 %mult_V_1005, i16 %mult_V_1014"   --->   Operation 525 'add' 'add_ln813_1059' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 526 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1062 = add i16 %add_ln813_1061, i16 %add_ln813_1059"   --->   Operation 526 'add' 'add_ln813_1062' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 527 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1063 = add i16 %add_ln813_1062, i16 %add_ln813_1058"   --->   Operation 527 'add' 'add_ln813_1063' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 528 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1064 = add i16 %mult_V_926, i16 %mult_V_947"   --->   Operation 528 'add' 'add_ln813_1064' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 529 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1065 = add i16 %add_ln813_1064, i16 %mult_V_923"   --->   Operation 529 'add' 'add_ln813_1065' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1066 = add i16 %mult_V_961, i16 %mult_V_969"   --->   Operation 530 'add' 'add_ln813_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 531 [1/1] (0.78ns)   --->   "%add_ln813_1067 = add i16 %mult_V_980, i16 %mult_V_986"   --->   Operation 531 'add' 'add_ln813_1067' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1068 = add i16 %add_ln813_1067, i16 %add_ln813_1066"   --->   Operation 532 'add' 'add_ln813_1068' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1069 = add i16 %add_ln813_1068, i16 %add_ln813_1065"   --->   Operation 533 'add' 'add_ln813_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 534 [1/1] (0.78ns)   --->   "%add_ln813_1070 = add i16 %mult_V_994, i16 %mult_V_1003"   --->   Operation 534 'add' 'add_ln813_1070' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1071 = add i16 %add_ln813_1070, i16 %mult_V_989"   --->   Operation 535 'add' 'add_ln813_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 536 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1075 = add i16 %add_ln813_1074, i16 %add_ln813_1071"   --->   Operation 536 'add' 'add_ln813_1075' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 537 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1076 = add i16 %add_ln813_1075, i16 %add_ln813_1069"   --->   Operation 537 'add' 'add_ln813_1076' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1077 = add i16 %mult_V_929, i16 %mult_V_933"   --->   Operation 538 'add' 'add_ln813_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 539 [1/1] (0.78ns)   --->   "%add_ln813_1078 = add i16 %mult_V_942, i16 %mult_V_946"   --->   Operation 539 'add' 'add_ln813_1078' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1079 = add i16 %add_ln813_1078, i16 %add_ln813_1077"   --->   Operation 540 'add' 'add_ln813_1079' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1080 = add i16 %mult_V_948, i16 %mult_V_958"   --->   Operation 541 'add' 'add_ln813_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1081 = add i16 %mult_V_975, i16 %mult_V_984"   --->   Operation 542 'add' 'add_ln813_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 543 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1082 = add i16 %add_ln813_1081, i16 %mult_V_970"   --->   Operation 543 'add' 'add_ln813_1082' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 544 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1083 = add i16 %add_ln813_1082, i16 %add_ln813_1080"   --->   Operation 544 'add' 'add_ln813_1083' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1084 = add i16 %add_ln813_1083, i16 %add_ln813_1079"   --->   Operation 545 'add' 'add_ln813_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 546 [1/1] (0.78ns)   --->   "%add_ln813_1085 = add i16 %mult_V_993, i16 %mult_V_1001"   --->   Operation 546 'add' 'add_ln813_1085' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.78ns)   --->   "%add_ln813_1086 = add i16 %mult_V_1005, i16 %mult_V_1009"   --->   Operation 547 'add' 'add_ln813_1086' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1087 = add i16 %add_ln813_1086, i16 %add_ln813_1085"   --->   Operation 548 'add' 'add_ln813_1087' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 549 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1092 = add i16 %add_ln813_1091, i16 %add_ln813_1087"   --->   Operation 549 'add' 'add_ln813_1092' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 550 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1093 = add i16 %add_ln813_1092, i16 %add_ln813_1084"   --->   Operation 550 'add' 'add_ln813_1093' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 551 [1/1] (0.78ns)   --->   "%add_ln813_1094 = add i16 %mult_V_926, i16 %mult_V_930"   --->   Operation 551 'add' 'add_ln813_1094' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1095 = add i16 %mult_V_939, i16 %mult_V_942"   --->   Operation 552 'add' 'add_ln813_1095' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 553 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1096 = add i16 %add_ln813_1095, i16 %add_ln813_1094"   --->   Operation 553 'add' 'add_ln813_1096' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1097 = add i16 %mult_V_948, i16 %mult_V_957"   --->   Operation 554 'add' 'add_ln813_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 555 [1/1] (0.78ns)   --->   "%add_ln813_1098 = add i16 %mult_V_976, i16 %mult_V_980"   --->   Operation 555 'add' 'add_ln813_1098' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1099 = add i16 %add_ln813_1098, i16 %add_ln813_1097"   --->   Operation 556 'add' 'add_ln813_1099' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1100 = add i16 %add_ln813_1099, i16 %add_ln813_1096"   --->   Operation 557 'add' 'add_ln813_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 558 [1/1] (0.78ns)   --->   "%add_ln813_1101 = add i16 %mult_V_989, i16 %mult_V_994"   --->   Operation 558 'add' 'add_ln813_1101' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.78ns)   --->   "%add_ln813_1102 = add i16 %mult_V_1006, i16 %mult_V_1009"   --->   Operation 559 'add' 'add_ln813_1102' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1103 = add i16 %add_ln813_1102, i16 %add_ln813_1101"   --->   Operation 560 'add' 'add_ln813_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 561 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1108 = add i16 %add_ln813_1107, i16 %add_ln813_1103"   --->   Operation 561 'add' 'add_ln813_1108' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 562 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1109 = add i16 %add_ln813_1108, i16 %add_ln813_1100"   --->   Operation 562 'add' 'add_ln813_1109' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1110 = add i16 %mult_V_942, i16 %mult_V_948"   --->   Operation 563 'add' 'add_ln813_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 564 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1111 = add i16 %add_ln813_1110, i16 %mult_V_939"   --->   Operation 564 'add' 'add_ln813_1111' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1112 = add i16 %mult_V_959, i16 %mult_V_966"   --->   Operation 565 'add' 'add_ln813_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 566 [1/1] (0.78ns)   --->   "%add_ln813_1113 = add i16 %mult_V_976, i16 %mult_V_981"   --->   Operation 566 'add' 'add_ln813_1113' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1114 = add i16 %add_ln813_1113, i16 %add_ln813_1112"   --->   Operation 567 'add' 'add_ln813_1114' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1115 = add i16 %add_ln813_1114, i16 %add_ln813_1111"   --->   Operation 568 'add' 'add_ln813_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 569 [1/1] (0.78ns)   --->   "%add_ln813_1116 = add i16 %mult_V_1026, i16 %mult_V_1029"   --->   Operation 569 'add' 'add_ln813_1116' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1117 = add i16 %add_ln813_1116, i16 %mult_V_1014"   --->   Operation 570 'add' 'add_ln813_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 571 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1121 = add i16 %add_ln813_1120, i16 %add_ln813_1117"   --->   Operation 571 'add' 'add_ln813_1121' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 572 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1122 = add i16 %add_ln813_1121, i16 %add_ln813_1115"   --->   Operation 572 'add' 'add_ln813_1122' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1123 = add i16 %mult_V_936, i16 %mult_V_940"   --->   Operation 573 'add' 'add_ln813_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 574 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1124 = add i16 %add_ln813_1123, i16 %mult_V_927"   --->   Operation 574 'add' 'add_ln813_1124' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1125 = add i16 %mult_V_969, i16 %mult_V_989"   --->   Operation 575 'add' 'add_ln813_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 576 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1126 = add i16 %add_ln813_1125, i16 %mult_V_949"   --->   Operation 576 'add' 'add_ln813_1126' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1127 = add i16 %add_ln813_1126, i16 %add_ln813_1124"   --->   Operation 577 'add' 'add_ln813_1127' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 578 [1/1] (0.78ns)   --->   "%add_ln813_1128 = add i16 %mult_V_1003, i16 %mult_V_1012"   --->   Operation 578 'add' 'add_ln813_1128' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1129 = add i16 %add_ln813_1128, i16 %mult_V_998"   --->   Operation 579 'add' 'add_ln813_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 580 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1133 = add i16 %add_ln813_1132, i16 %add_ln813_1129"   --->   Operation 580 'add' 'add_ln813_1133' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 581 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1134 = add i16 %add_ln813_1133, i16 %add_ln813_1127"   --->   Operation 581 'add' 'add_ln813_1134' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1135 = add i16 %mult_V_930, i16 %mult_V_937"   --->   Operation 582 'add' 'add_ln813_1135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 583 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1136 = add i16 %add_ln813_1135, i16 %mult_V_923"   --->   Operation 583 'add' 'add_ln813_1136' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1137 = add i16 %mult_V_939, i16 %mult_V_946"   --->   Operation 584 'add' 'add_ln813_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 585 [1/1] (0.78ns)   --->   "%add_ln813_1138 = add i16 %mult_V_959, i16 %mult_V_968"   --->   Operation 585 'add' 'add_ln813_1138' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1139 = add i16 %add_ln813_1138, i16 %add_ln813_1137"   --->   Operation 586 'add' 'add_ln813_1139' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1140 = add i16 %add_ln813_1139, i16 %add_ln813_1136"   --->   Operation 587 'add' 'add_ln813_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 588 [1/1] (0.78ns)   --->   "%add_ln813_1141 = add i16 %mult_V_969, i16 %mult_V_977"   --->   Operation 588 'add' 'add_ln813_1141' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.78ns)   --->   "%add_ln813_1142 = add i16 %mult_V_981, i16 %mult_V_984"   --->   Operation 589 'add' 'add_ln813_1142' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1143 = add i16 %add_ln813_1142, i16 %add_ln813_1141"   --->   Operation 590 'add' 'add_ln813_1143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 591 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1147 = add i16 %add_ln813_1146, i16 %add_ln813_1143"   --->   Operation 591 'add' 'add_ln813_1147' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 592 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1148 = add i16 %add_ln813_1147, i16 %add_ln813_1140"   --->   Operation 592 'add' 'add_ln813_1148' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1149 = add i16 %mult_V_937, i16 %mult_V_939"   --->   Operation 593 'add' 'add_ln813_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 594 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1150 = add i16 %add_ln813_1149, i16 %add_ln813_1094"   --->   Operation 594 'add' 'add_ln813_1150' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1154 = add i16 %add_ln813_1153, i16 %add_ln813_1150"   --->   Operation 595 'add' 'add_ln813_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 596 [1/1] (0.78ns)   --->   "%add_ln813_1155 = add i16 %mult_V_978, i16 %mult_V_1005"   --->   Operation 596 'add' 'add_ln813_1155' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1157 = add i16 %add_ln813_1156, i16 %add_ln813_1155"   --->   Operation 597 'add' 'add_ln813_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 598 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1161 = add i16 %add_ln813_1160, i16 %add_ln813_1157"   --->   Operation 598 'add' 'add_ln813_1161' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 599 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1162 = add i16 %add_ln813_1161, i16 %add_ln813_1154"   --->   Operation 599 'add' 'add_ln813_1162' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1163 = add i16 %mult_V_934, i16 %mult_V_947"   --->   Operation 600 'add' 'add_ln813_1163' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 601 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1164 = add i16 %add_ln813_1163, i16 %mult_V_927"   --->   Operation 601 'add' 'add_ln813_1164' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 602 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1165 = add i16 %mult_V_952, i16 %mult_V_980"   --->   Operation 602 'add' 'add_ln813_1165' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 603 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1166 = add i16 %add_ln813_1165, i16 %mult_V_949"   --->   Operation 603 'add' 'add_ln813_1166' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1167 = add i16 %add_ln813_1166, i16 %add_ln813_1164"   --->   Operation 604 'add' 'add_ln813_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 605 [1/1] (0.78ns)   --->   "%add_ln813_1168 = add i16 %mult_V_989, i16 %mult_V_1016"   --->   Operation 605 'add' 'add_ln813_1168' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1169 = add i16 %add_ln813_1168, i16 %mult_V_986"   --->   Operation 606 'add' 'add_ln813_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 607 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1173 = add i16 %add_ln813_1172, i16 %add_ln813_1169"   --->   Operation 607 'add' 'add_ln813_1173' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 608 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1174 = add i16 %add_ln813_1173, i16 %add_ln813_1167"   --->   Operation 608 'add' 'add_ln813_1174' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1175 = add i16 %mult_V, i16 %mult_V_929"   --->   Operation 609 'add' 'add_ln813_1175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 610 [1/1] (0.78ns)   --->   "%add_ln813_1176 = add i16 %mult_V_937, i16 %mult_V_942"   --->   Operation 610 'add' 'add_ln813_1176' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1177 = add i16 %add_ln813_1176, i16 %add_ln813_1175"   --->   Operation 611 'add' 'add_ln813_1177' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1178 = add i16 %mult_V_946, i16 %mult_V_955"   --->   Operation 612 'add' 'add_ln813_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1179 = add i16 %mult_V_965, i16 %mult_V_972"   --->   Operation 613 'add' 'add_ln813_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 614 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1180 = add i16 %add_ln813_1179, i16 %mult_V_959"   --->   Operation 614 'add' 'add_ln813_1180' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 615 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1181 = add i16 %add_ln813_1180, i16 %add_ln813_1178"   --->   Operation 615 'add' 'add_ln813_1181' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1182 = add i16 %add_ln813_1181, i16 %add_ln813_1177"   --->   Operation 616 'add' 'add_ln813_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 617 [1/1] (0.78ns)   --->   "%add_ln813_1183 = add i16 %mult_V_986, i16 %mult_V_994"   --->   Operation 617 'add' 'add_ln813_1183' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1184 = add i16 %add_ln813_1183, i16 %add_ln813_1098"   --->   Operation 618 'add' 'add_ln813_1184' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 619 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1189 = add i16 %add_ln813_1188, i16 %add_ln813_1184"   --->   Operation 619 'add' 'add_ln813_1189' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 620 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1190 = add i16 %add_ln813_1189, i16 %add_ln813_1182"   --->   Operation 620 'add' 'add_ln813_1190' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1191 = add i16 %mult_V_930, i16 %mult_V_941"   --->   Operation 621 'add' 'add_ln813_1191' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 622 [1/1] (0.78ns)   --->   "%add_ln813_1192 = add i16 %mult_V_943, i16 %mult_V_947"   --->   Operation 622 'add' 'add_ln813_1192' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1193 = add i16 %add_ln813_1192, i16 %add_ln813_1191"   --->   Operation 623 'add' 'add_ln813_1193' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1194 = add i16 %mult_V_963, i16 %mult_V_969"   --->   Operation 624 'add' 'add_ln813_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 625 [1/1] (0.78ns)   --->   "%add_ln813_1195 = add i16 %mult_V_984, i16 %mult_V_1007"   --->   Operation 625 'add' 'add_ln813_1195' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1196 = add i16 %add_ln813_1195, i16 %add_ln813_1194"   --->   Operation 626 'add' 'add_ln813_1196' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1197 = add i16 %add_ln813_1196, i16 %add_ln813_1193"   --->   Operation 627 'add' 'add_ln813_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1200 = add i16 %add_ln813_1199, i16 %add_ln813_1198"   --->   Operation 628 'add' 'add_ln813_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 629 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1204 = add i16 %add_ln813_1203, i16 %add_ln813_1200"   --->   Operation 629 'add' 'add_ln813_1204' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 630 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1205 = add i16 %add_ln813_1204, i16 %add_ln813_1197"   --->   Operation 630 'add' 'add_ln813_1205' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1206 = add i16 %mult_V_941, i16 %mult_V_955"   --->   Operation 631 'add' 'add_ln813_1206' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 632 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1207 = add i16 %add_ln813_1206, i16 %mult_V_936"   --->   Operation 632 'add' 'add_ln813_1207' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1208 = add i16 %mult_V_959, i16 %mult_V_969"   --->   Operation 633 'add' 'add_ln813_1208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 634 [1/1] (0.78ns)   --->   "%add_ln813_1209 = add i16 %mult_V_976, i16 %mult_V_982"   --->   Operation 634 'add' 'add_ln813_1209' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1210 = add i16 %add_ln813_1209, i16 %add_ln813_1208"   --->   Operation 635 'add' 'add_ln813_1210' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1211 = add i16 %add_ln813_1210, i16 %add_ln813_1207"   --->   Operation 636 'add' 'add_ln813_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 637 [1/1] (0.78ns)   --->   "%add_ln813_1213 = add i16 %mult_V_1005, i16 %mult_V_1023"   --->   Operation 637 'add' 'add_ln813_1213' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1214 = add i16 %add_ln813_1213, i16 %add_ln813_1212"   --->   Operation 638 'add' 'add_ln813_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 639 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1218 = add i16 %add_ln813_1217, i16 %add_ln813_1214"   --->   Operation 639 'add' 'add_ln813_1218' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 640 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1219 = add i16 %add_ln813_1218, i16 %add_ln813_1211"   --->   Operation 640 'add' 'add_ln813_1219' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1220 = add i16 %mult_V_924, i16 %mult_V_931"   --->   Operation 641 'add' 'add_ln813_1220' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 642 [1/1] (0.78ns)   --->   "%add_ln813_1221 = add i16 %mult_V_938, i16 %mult_V_944"   --->   Operation 642 'add' 'add_ln813_1221' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1222 = add i16 %add_ln813_1221, i16 %add_ln813_1220"   --->   Operation 643 'add' 'add_ln813_1222' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1223 = add i16 %mult_V_962, i16 %mult_V_991"   --->   Operation 644 'add' 'add_ln813_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 645 [1/1] (0.78ns)   --->   "%add_ln813_1224 = add i16 %mult_V_1008, i16 %sext_ln818_326"   --->   Operation 645 'add' 'add_ln813_1224' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1225 = add i16 %add_ln813_1224, i16 %add_ln813_1223"   --->   Operation 646 'add' 'add_ln813_1225' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1226 = add i16 %add_ln813_1225, i16 %add_ln813_1222"   --->   Operation 647 'add' 'add_ln813_1226' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 648 [1/1] (0.00ns)   --->   "%sext_ln813_316 = sext i15 %add_ln813_1227"   --->   Operation 648 'sext' 'sext_ln813_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln813_317 = sext i14 %add_ln813_1228"   --->   Operation 649 'sext' 'sext_ln813_317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1229 = add i16 %sext_ln813_317, i16 %sext_ln813_316"   --->   Operation 650 'add' 'add_ln813_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 651 [1/1] (0.00ns)   --->   "%sext_ln813_320 = sext i14 %add_ln813_1232"   --->   Operation 651 'sext' 'sext_ln813_320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 652 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1233 = add i16 %sext_ln813_320, i16 %add_ln813_1229"   --->   Operation 652 'add' 'add_ln813_1233' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 653 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1234 = add i16 %add_ln813_1233, i16 %add_ln813_1226"   --->   Operation 653 'add' 'add_ln813_1234' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1235 = add i16 %mult_V_933, i16 %mult_V_942"   --->   Operation 654 'add' 'add_ln813_1235' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 655 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1236 = add i16 %add_ln813_1235, i16 %mult_V_930"   --->   Operation 655 'add' 'add_ln813_1236' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1239 = add i16 %add_ln813_1238, i16 %add_ln813_1236"   --->   Operation 656 'add' 'add_ln813_1239' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 657 [1/1] (0.78ns)   --->   "%add_ln813_1240 = add i16 %mult_V_1025, i16 %mult_V_1029"   --->   Operation 657 'add' 'add_ln813_1240' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_1241 = add i16 %add_ln813_1240, i16 %mult_V_994"   --->   Operation 658 'add' 'add_ln813_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 659 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1244 = add i16 %add_ln813_1243, i16 %add_ln813_1241"   --->   Operation 659 'add' 'add_ln813_1244' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 660 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_1245 = add i16 %add_ln813_1244, i16 %add_ln813_1239"   --->   Operation 660 'add' 'add_ln813_1245' <Predicate = true> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 661 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue i256 <undef>, i16 %add_ln813_1063" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 661 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 662 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue i256 %mrv_i, i16 %add_ln813_1093" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 662 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 663 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue i256 %mrv_1_i, i16 %add_ln813_1109" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 663 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 664 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue i256 %mrv_2_i, i16 %add_ln813_1044" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 664 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 665 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue i256 %mrv_3_i, i16 %add_ln813_1162" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 665 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%mrv_5_i = insertvalue i256 %mrv_4_i, i16 %add_ln813_1174" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 666 'insertvalue' 'mrv_5_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%mrv_6_i = insertvalue i256 %mrv_5_i, i16 %add_ln813_1190" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 667 'insertvalue' 'mrv_6_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%mrv_7_i = insertvalue i256 %mrv_6_i, i16 %add_ln813_1122" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 668 'insertvalue' 'mrv_7_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%mrv_8_i = insertvalue i256 %mrv_7_i, i16 %add_ln813_1134" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 669 'insertvalue' 'mrv_8_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%mrv_9_i = insertvalue i256 %mrv_8_i, i16 %add_ln813_1205" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 670 'insertvalue' 'mrv_9_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%mrv_10_i = insertvalue i256 %mrv_9_i, i16 %add_ln813_1219" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 671 'insertvalue' 'mrv_10_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%mrv_11_i = insertvalue i256 %mrv_10_i, i16 %add_ln813_1076" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 672 'insertvalue' 'mrv_11_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%mrv_12_i = insertvalue i256 %mrv_11_i, i16 %add_ln813_1234" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 673 'insertvalue' 'mrv_12_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%mrv_13_i = insertvalue i256 %mrv_12_i, i16 %add_ln813_1148" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 674 'insertvalue' 'mrv_13_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%mrv_14_i = insertvalue i256 %mrv_13_i, i16 %add_ln813_1245" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 675 'insertvalue' 'mrv_14_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%mrv_i_120 = insertvalue i256 %mrv_14_i, i16 %add_ln813_1055" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 676 'insertvalue' 'mrv_i_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.00ns)   --->   "%ret_ln33 = ret i256 %mrv_i_120" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 677 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.31ns
The critical path consists of the following:
	'load' operation ('a.V') on static variable 'p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5' [388]  (0 ns)
	'sub' operation ('r.V') [405]  (0.785 ns)
	'add' operation ('add_ln813_1242') [681]  (0.745 ns)
	'add' operation ('add_ln813_1243') [683]  (0.785 ns)

 <State 2>: 2.27ns
The critical path consists of the following:
	'sub' operation ('r.V') [151]  (0.815 ns)
	'add' operation ('add_ln813_1056') [485]  (0.785 ns)
	'add' operation ('add_ln813_1058') [487]  (0 ns)
	'add' operation ('add_ln813_1063') [493]  (0.675 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
