Time resolution is 1 ps
$finish called at time : 26 ns : File "C:/Users/Mateusz/Desktop/studia/AiR/SR/FPGA_Verilog_labs/MP_lab4/MP_lab4_matrix_multiplication/MP_lab4_matrix_multiplication.srcs/sim_1/new/tb_matrix_multiplication.v" Line 60
