Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Jan  5 21:26:02 2020
| Host         : compute.eees.dei.unibo.it running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu9eg
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |  2638 |
| Unused register locations in slices containing registers |  2683 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           48 |
|      2 |          134 |
|      3 |          136 |
|      4 |           53 |
|      5 |           33 |
|      6 |           89 |
|      7 |           52 |
|      8 |          194 |
|      9 |           41 |
|     10 |           31 |
|     11 |            6 |
|     12 |           44 |
|     13 |            3 |
|     15 |            4 |
|    16+ |         1770 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6519 |         1776 |
| No           | No                    | Yes                    |              84 |           23 |
| No           | Yes                   | No                     |            3212 |         1092 |
| Yes          | No                    | No                     |           53158 |        10076 |
| Yes          | No                    | Yes                    |             120 |           22 |
| Yes          | Yes                   | No                     |           11444 |         3147 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                Clock Signal                |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                    |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                     |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U16/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U17/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/first_q[0]                                                                                 |                1 |              1 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1292                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1304                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1316                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1564                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_reg_9464                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1327                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_2_reg_9149                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1315                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_1_reg_9113                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1553                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1577                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1303                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_4_reg_9077                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1576                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_1_reg_9500                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1565                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                                                              |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1066                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_2_reg_8761                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2087                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2086                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_reg_10239                                                                                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2110                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_2_reg_10311                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1055                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1054                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_1_reg_8725                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1043                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1042                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_3_reg_8689                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1031                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2075                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state260                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state259                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_reg_7526                                                                                                                                                                                                                       |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state248                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state781                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_reg_8301                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state509                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state520                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_reg_7913                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state521                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state544                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_2_reg_7985                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state532                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_1_1_reg_7949                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state770                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state805                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_2_reg_8373                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state271                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_0_1_reg_7562                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state272                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state533                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state283                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_0_2_reg_7598                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2099                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1838                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1837                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_1_reg_9887                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_ier9_out                                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1849                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_2_reg_9923                                                                                                                                                                                                                   |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1588                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_5_2_reg_9536                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                                     |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2098                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_7_1_reg_10275                                                                                                                                                                                                                  |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                                                         |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1814                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1825                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/j_0_i_i_6_reg_9851                                                                                                                                                                                                                     |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/E[0]                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/SR[0]                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state794                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state793                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/j_0_i_i_2_1_reg_8337                                                                                                                                                                                                                   |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state782                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1826                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                      | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/E[0]                                                                                                                                      | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.empty_r_reg_1[0]                                                                                                           |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              2 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__5_n_8                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__3_n_8                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state906                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1167                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__8_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1950                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1689                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[1]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__6_n_8                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[4]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1428                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__11_n_8                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state123                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pout[2]_i_1__9_n_8                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__0_n_8                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1_n_8                                                                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/q_reg[36]_0[0]                                                                                                                                                                 |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_8                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[3].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[3]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[5]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_0                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                            | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24][0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state384                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state645                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_0                                                                                                                                        | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/p_0_in2_out[0]                                                                     | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_pipelined.mesg_reg_reg[0]                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/b_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode13                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/state                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[0][0]                                                                                                                                                                          |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_0                                                                                | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                       |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/areset                                                                                                                                                                                       |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode11                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode25                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state                                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              3 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/indvar1_reg_7219_reg[3][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                   |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp15_iter0_reg_rep__0                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_8                                                                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state18                                                                                                                                                                                                                      |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/indvar6_reg_7264_reg[0][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                                            |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__3_n_8                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__2_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                             | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp5_iter0_reg                                                                                                                                         |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[326]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp19_iter0_reg_rep_1                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[1286]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__1_n_8                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/areset                                                                                                                                                                                                |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                                                            |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                         |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                |                1 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp9_iter0_reg                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[710]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp13_iter0_reg_rep_1                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              4 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp3_iter0_reg[0]                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state38                                                                                                                                                                                                                      |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_4_reg_9008[31]_i_1_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_160_4_reg_9008[30]_i_1_n_8                                                                                                                                                                                                         |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[3]_0                              |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_0                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp20_iter0_reg_0[0]                                                                                                                                                     | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state2130                                                                                                                                                                                                                    |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__11_n_8                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]_0[0]                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp5_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[24]_0[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                3 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/state_reg[s_ready_i]_1                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/gen_endpoint.w_state_reg[1]                                                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                           | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state_reg[s_ready_i]_1                                                                                                                                                                                          | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/gen_endpoint.r_cnt_reg[4][0]                                                                                                                                                                                   | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                2 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe[1][5]_i_1_n_0                                                                                                                                       |                1 |              5 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_4_reg_8996[31]_i_1_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_159_4_reg_8996[30]_i_1_n_8                                                                                                                                                                                                         |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp19_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[16][0]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode19                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode15                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode23                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/waddr                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                   |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                 |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm12988_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_fu_10436_opcode21                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[5]_i_1_n_0                                                                                                                                   |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                6 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/waddr                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                             | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                           |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/gen_wr.afull_r_reg                                                                                                          |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[5].srl_nx1/shift                                                                                                                                            |                                                                                                                                                                                                                                                                               |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.mesg_reg[5]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/is_zero_r_reg_3[0]                                                                                                                  | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/SEQ/seq_clr                                                                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                                 |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                    |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                   | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/SR[0]                                                                                                    |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/ap_rst_n_0[0]                                                                                                                                                                  |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]_1                             |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_0[0]                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]_1                              |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | design_1_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                                                                                                                                |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/cmd_b_push_block_reg_0[0]                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[741][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                         | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                2 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              6 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1186]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[1478]                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_7_rec_reg_10182                                                                                                                                                                                                          |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_U/batch_align2D_region_pyr_region_data_0_ram_U/E[0]                                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_0_rec_reg_7469                                                                                                                                                                                                           |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_1_phi_fu_7872_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_1_rec_reg_7856                                                                                                                                                                                                           |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[34]                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U17/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U16/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/p_1_in12_out                                                                                                  |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD_0 |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1                              |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_2                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp6_iter0_reg                                                                                                                                         |                                                                                                                                                                                                                                                                               |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/opt_has_pipe.first_q_reg[0]                   |                1 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_1                              |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_2                              |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state825                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                            |                7 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                5 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1086                                                                                                                                                                                                                    |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1347                                                                                                                                                                                                                    |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1608                                                                                                                                                                                                                    |                6 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1869                                                                                                                                                                                                                    |                2 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state303                                                                                                                                                                                                                     |                4 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                      |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state564                                                                                                                                                                                                                     |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                3 |              7 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_15_reg_401360                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_11_reg_400960                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_0_lo_19_reg_401760                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp10_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp18_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp4_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                                                              |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12037                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119624                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12027                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11986                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120180                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12013[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12022[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12032                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1202222700_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120133                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12075                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11981                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1207022685_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12061[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120610                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120612                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120660                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12070[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12080                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12085                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12127                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12117[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11917[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119172                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11908[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119080                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11869                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11864                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11859                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118454                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118450                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11854[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118500                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118542                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12108[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11922                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119084                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11927                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11932                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11976                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11971[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119620                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119712                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119670                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11962[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_15_reg_498670                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_15_reg_433780                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_15_reg_417570                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_11_reg_482060                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_15_reg_482460                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_5_lo_19_reg_482860                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_19_reg_466650                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_11_reg_465850                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_4_lo_15_reg_466250                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_11_reg_514420                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_15_reg_514820                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_lo_19_reg_515220                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_11_reg_433380                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_11_reg_498270                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_lo_19_reg_499070                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12174                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12164                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1215922655_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121500                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1215032667_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12150[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_11_reg_417170                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11393[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121082                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121080                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1211722671_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12122                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12132                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12169                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_12159[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121550                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11398                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113932                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113890                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_1_lo_19_reg_417970                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11384[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1138442769_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                7 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113840                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11403                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11408                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11845[7]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_11_reg_449640                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_15_reg_450040                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_lo_19_reg_450440                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_lo_19_reg_434180                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                     | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                             |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[0]_0                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[1]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[0]_4                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[0]_3                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[0]_1                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                         |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                           |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_pp1_iter1_reg_reg[0]                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__1_n_8                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                               |                8 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__2_n_8                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_404_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_399_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_8                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                      |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_434_in                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/usedw[7]_i_1_n_8                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                   |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__3_n_8                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U12/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_409_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U13/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_424_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_429_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U14/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U15/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_6[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_5[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_4[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_3[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/s_ready_t_reg_0[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/E[0]                                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/state_reg[0]_1[0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[2]_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[3].C_MUX.CARRY_MUX_0                                    |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[2]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[2]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[2][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[1]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[1]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[1][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1_U9/batch_align2D_region_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                                        |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[0]_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[0]_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/p_t1_reg_38751_reg[0][0]                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                4 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U7/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/op_state[0]                                |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_6[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/areset                                                                                                                                                                                                         |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_4[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_3[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_2[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[418][0]                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_1[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                                                    | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                         |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_5[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg_0[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/OP/RESULT_REG.NORMAL.exp_op[7]_i_2_n_8                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/STATE_DELAY/i_pipe/SR[0]                                      |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/push                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U10/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/bus_wide_gen.last_split                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/ap_rst_n_0[0]                                                                                                                                                 |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_0                                                                                                                                                   |                6 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/usedw[7]_i_1__0_n_8                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U11/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                1 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_4_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_414_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/p_419_in                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |              8 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_5_reg_478820                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_7_reg_511180                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_2_reg_430140                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_3_reg_446350                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_6_reg_495030                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_4_reg_462610                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_124_1_reg_413930                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_4                              |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_103_reg_397720                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][8][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp14_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp11_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___4_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp13_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp17_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp12_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp16_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_95_reg_397520                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_1_reg_413730                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___3_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp15_stage0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                                               |                1 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp9_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                5 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_7_reg_510980                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_6_reg_494830                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_5_reg_478620                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/pop0                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_4_reg_462410                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_3_reg_446150                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp8_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_113_2_reg_429940                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                2 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp6_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                3 |              9 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1469_reg_477870                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/exitcond4_i_4_reg_46356_reg[0]                                                                                                                                      | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_4_rec_reg_9020                                                                                                                                                                                                           |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1491_reg_510230                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1480_reg_494130                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1407_reg_429190                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_4_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/exitcond4_i_3_reg_44735_reg[0]                                                                                                                                      | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_3_rec_reg_8632                                                                                                                                                                                                           |                6 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1094]_0                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_5_rec_reg_9407                                                                                                                                                                                                           |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                1 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1378_reg_396820                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1392_reg_413030                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_6_U/batch_align2D_region_pyr_region_data_0_ram_U/E[0]                                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_6_rec_reg_9794                                                                                                                                                                                                           |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1458_reg_461660                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                                   |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/ap_rst_n_1[0]                                                                                                                                                                  |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_5_reg_9371[26]_i_1_n_8                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1447_reg_445400                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg[0]                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                        |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                            |                                                                                                                                                                                                                                                                               |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_phi_mux_y_0_i_2_phi_fu_8260_p41                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_2_rec_reg_8244                                                                                                                                                                                                           |                5 |             10 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U32/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                2 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U33/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                5 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_3                              |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U31/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                3 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             11 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                    |                                                                                                                                                                                                                                                                               |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp7_stage0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                         |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                             |                6 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                      | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                           | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                          | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                              | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                5 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                             |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/ap_rst_n_0[0]                                                                                                                                                           |                2 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                4 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                               |                3 |             12 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1461                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wvalid_0[0]                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             13 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_4[0]                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter1_reg_3[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                3 |             15 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120132                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121504                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1215042668_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121592                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120614                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120134                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1185422741_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121083                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121084                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121172                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120702                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120222                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120613                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118452                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_1_reg_7810                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_reg_7423                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_2_reg_8198                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_3_reg_8586                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_4_reg_8974                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_5_reg_9362                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_6_reg_9748                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp0_iter1_reg_4[0]                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/SR[0]                                                                                                                                                                    |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/py_r_0_i_7_reg_10136                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1184542754_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1191722728_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1190842740_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119082                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119622                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1196242727_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1197122714_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                8 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_10                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_11                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_1_reg_41515_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_4_reg_46383_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_12                                                                                                                                              |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_3_reg_44762_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_2                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_2_reg_43136_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_1139322755_out                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[2]_0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[2]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_9                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_3                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_4                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_8                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_5                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_7                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_6                                                                                                                                               |                                                                                                                                                                                                                                                                               |                2 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_1                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/BMA_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]_0                              |                5 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113844                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113842                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_8       |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_7_reg_51240_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[55]_i_1_n_8       |                6 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_6_reg_49625_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                              |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_167_5_reg_48004_reg[5]                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/tmp_134_reg_39894_reg[5]                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/div_t_reg_38847_pp2_iter1_reg_reg[0]_0                                                                                                                                               |                                                                                                                                                                                                                                                                               |                1 |             16 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             17 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][9][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             18 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1200                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state939                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                9 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state156                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               14 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state678                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               12 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state417                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               11 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1983                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1722                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             19 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/empty_n_reg_2[0]                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             20 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ce_r                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg      |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_5_reg_9371[26]_i_1_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_5_reg_9371[31]_i_1_n_8                                                                                                                                                                                                        |               15 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/ce_r_reg      |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U17/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U12/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U11/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U13/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1_U9/batch_align2D_region_ap_fsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/op_state[0]           |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                       |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U15/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U14/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U7/batch_align2D_region_ap_faddfsub_5_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY/i_pipe/op_state[0]   |                5 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1_U10/batch_align2D_region_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                 |                6 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U21/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U20/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U19/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U18/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fdiv_32ns_32ns_32_12_1_U16/batch_align2D_region_ap_fdiv_10_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/EXP/opt_has_pipe.i_pipe[8].pipe_reg[8][2]                                                                         |                4 |             22 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |                4 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1_U8/batch_align2D_region_ap_fsub_3_no_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/din0_buf1_reg[27]        |                5 |             23 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                4 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U22/din0_buf1[31]_i_1__9_n_8                                                                                                                                                                    |               10 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/bus_wide_gen.fifo_burst/q_reg[11]_2                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                9 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                5 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                7 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                            |                6 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/upsizer_valid_reg_0[0]                                                                                                                                              | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                             |                8 |             24 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32s_32_6_1_U22/batch_align2D_region_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                              |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_sitofp_32ns_32_6_1_U23/batch_align2D_region_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                             |                5 |             25 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_4_reg_8996[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                9 |             26 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_4_reg_9008[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             27 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                               |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                7 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                                               |                3 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                      |                                                                                                                                                                                                                                                                               |                6 |             28 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                               |                8 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                        |                                                                                                                                                                                                                                                                               |                7 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                               |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                                               |                3 |             29 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.ARVALID_Dummy_reg[0]                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                      |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state28                                                                                                                                                                                                                      |                5 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/ar_hs                                                                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/rdata[31]_i_1__0_n_8                                                                                                                                                                                 |               15 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rreq/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                7 |             30 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_41_fu_2082[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_38_fu_20700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_53_fu_21300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_39_fu_20740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_52_fu_21260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_30_fu_20380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_3_fu_19300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_40_fu_20780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_44_fu_20940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_51_fu_21220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_50_fu_21180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_42_fu_20860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_48_fu_21100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_43_fu_20900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_47_fu_21060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_46_fu_21020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_45_fu_20980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_8_fu_34860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_15_fu_40260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_14_fu_40220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_13_fu_40180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_12_fu_40140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_11_fu_40100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_10_fu_40060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_fu_34540                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_9_fu_3490[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_16_fu_40300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_7_fu_34820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_6_fu_34780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_63_fu_37060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_62_fu_37020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_61_fu_36980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_60_fu_36940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_43_fu_36260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_37_fu_20660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_17_fu_4034[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_18_fu_40380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_19_fu_40420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_1_fu_3970[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_fu_14060                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_28_fu_20300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_29_fu_20340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_2_fu_19260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_5_fu_34740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_31_fu_20420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_32_fu_20460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_33_fu_2050[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_34_fu_20540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_35_fu_20580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_36_fu_20620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_38_fu_25820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_24_fu_25260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_25_fu_25300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_26_fu_25340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_27_fu_25380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_28_fu_25420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_29_fu_2546[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_2_fu_24380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_30_fu_25500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_31_fu_25540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_32_fu_25580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_33_fu_25620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_34_fu_25660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_35_fu_25700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_36_fu_25740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_37_fu_2578[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_23_fu_25220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_39_fu_25860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_3_fu_24420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_40_fu_25900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_41_fu_25940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_42_fu_25980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_43_fu_26020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_44_fu_26060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_45_fu_2610[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_46_fu_26140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_47_fu_26180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_48_fu_26220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_49_fu_26260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_4_fu_24460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_50_fu_26300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_fu_19180                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_55_fu_21380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_56_fu_21420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_57_fu_2146[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_58_fu_21500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_59_fu_21540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_5_fu_19380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_60_fu_21580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_61_fu_21620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_62_fu_21660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_63_fu_21700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_6_fu_19420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_7_fu_19460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_8_fu_19500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_9_fu_1954[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_54_fu_21340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_10_fu_24700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_11_fu_24740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_12_fu_24780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_13_fu_24820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_14_fu_24860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_15_fu_24900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_16_fu_24940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_17_fu_24980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_18_fu_25020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_19_fu_25060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_1_fu_24340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_20_fu_25100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_21_fu_2514[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_22_fu_25180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_17_fu_1986[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_42_fu_31100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_43_fu_31140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_44_fu_31180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_45_fu_31220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_46_fu_31260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_47_fu_31300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_1_fu_1922[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_48_fu_31340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_49_fu_31380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_19_fu_19940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_4_fu_29580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_50_fu_31420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_51_fu_31460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_18_fu_19900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_52_fu_31500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_20_fu_19980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_53_fu_31540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_54_fu_31580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_55_fu_31620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_56_fu_31660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_57_fu_31700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_58_fu_31740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_59_fu_31780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_16_fu_19820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_5_fu_29620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_60_fu_31820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_61_fu_31860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_15_fu_19780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_62_fu_31900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_63_fu_31940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_14_fu_19740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_27_fu_20260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_36_fu_43660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_24_fu_30380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_25_fu_30420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_26_fu_30460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_27_fu_30500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_28_fu_30540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_29_fu_30580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_3_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp13_iter0_reg_rep                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp11_iter0_it_ref_dx_0_i_load_3_reg_8655[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_2_fu_29500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_30_fu_30620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_31_fu_30660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_32_fu_30700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_33_fu_30740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[1125][0]                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_6_fu_29660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_34_fu_30780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_35_fu_30820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_26_fu_20220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_36_fu_30860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_25_fu_2018[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_24_fu_20140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_23_fu_20100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_37_fu_30900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_38_fu_30940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_22_fu_20060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_21_fu_20020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_39_fu_30980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_3_fu_29540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_40_fu_31020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_41_fu_31060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_45_fu_36340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_31_fu_35780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_32_fu_35820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_33_fu_3586[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_34_fu_35900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_35_fu_35940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_36_fu_35980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_37_fu_36020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_38_fu_36060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_39_fu_36100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_3_fu_34660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_40_fu_36140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_41_fu_3618[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_42_fu_36220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_7_fu_24580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_44_fu_36300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_30_fu_35740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_46_fu_36380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_47_fu_36420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_48_fu_36460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_49_fu_3650[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_49_fu_4162[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_4_fu_34700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_50_fu_36540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_51_fu_36580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_52_fu_36620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_53_fu_36660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_54_fu_36700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_55_fu_36740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_56_fu_36780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_57_fu_3682[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_58_fu_36860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_18_fu_35260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_7_fu_29700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_8_fu_29740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_9_fu_29780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_13_fu_19700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_fu_29420                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_10_fu_34940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_11_fu_34980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_12_fu_35020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_13_fu_35060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_14_fu_35100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_12_fu_19660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_11_fu_19620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_15_fu_35140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_16_fu_35180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_17_fu_3522[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_59_fu_36900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_19_fu_35300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_1_fu_3458[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_20_fu_35340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_21_fu_35380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_22_fu_35420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_10_fu_19580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_23_fu_35460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_24_fu_35500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_25_fu_3554[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_26_fu_35580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_27_fu_35620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_28_fu_35660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_29_fu_35700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_5_63_2_fu_34620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_57_fu_47060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_6_fu_45020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_63_fu_47300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_62_fu_47260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_61_fu_47220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_60_fu_47180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_5_fu_44980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_59_fu_47140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_58_fu_47100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_7_fu_45060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_56_fu_47020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_55_fu_46980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_54_fu_46940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_53_fu_46900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_52_fu_46860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_51_fu_46820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_50_fu_46780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_41_fu_15700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp13_iter0_it_ref_dx_0_i_load_4_reg_9043[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               29 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_38_fu_15580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_39_fu_15620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp17_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_3_fu_14180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_40_fu_15660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_4_fu_44940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_42_fu_15740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp15_iter0_it_ref_dx_0_i_load_5_reg_9430[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_43_fu_15780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_44_fu_15820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_fu_44780                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_9_fu_45140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_8_fu_45100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_27_fu_45860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_34_fu_46140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_33_fu_46100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_32_fu_46060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_31_fu_46020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_30_fu_45980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_2_fu_44860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_29_fu_45940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_28_fu_45900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_35_fu_46180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_26_fu_45820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_25_fu_45780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_24_fu_45740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_23_fu_45700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_22_fu_45660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_21_fu_45620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_20_fu_45580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_32_fu_10220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_36_fu_46220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_37_fu_46260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_38_fu_46300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_39_fu_46340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_3_fu_44900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_40_fu_46380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_41_fu_46420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_42_fu_46460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_43_fu_46500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_44_fu_46540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_45_fu_46580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_46_fu_46620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_47_fu_46660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_48_fu_46700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_49_fu_46740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_13_fu_14580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_20_fu_14860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_1_fu_14100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_19_fu_14820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_18_fu_14780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_17_fu_14740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_16_fu_14700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_15_fu_14660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_14_fu_14620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_21_fu_14900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_12_fu_14540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_11_fu_14500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_10_fu_14460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_fu_8940                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_9_fu_930[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_8_fu_9260                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_7_fu_9220                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_29_fu_15220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_36_fu_15500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_35_fu_15460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_34_fu_15420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_33_fu_15380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_32_fu_15340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_31_fu_15300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_30_fu_15260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_2_fu_14140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_6_fu_9180                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_28_fu_15180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_27_fu_15140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_26_fu_15100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_25_fu_15060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_24_fu_15020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_23_fu_14980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_22_fu_14940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_3_fu_9060                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_47_fu_10820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_46_fu_10780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_45_fu_10740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_44_fu_10700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_43_fu_10660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_42_fu_10620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_41_fu_1058[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_40_fu_10540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_48_fu_10860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_39_fu_10500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_38_fu_10460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_37_fu_10420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_36_fu_10380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_35_fu_10340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_34_fu_10300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_33_fu_1026[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_1_fu_44820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_50_fu_10940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_51_fu_10980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               29 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_52_fu_11020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_53_fu_11060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_54_fu_11100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_55_fu_11140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_56_fu_11180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_57_fu_1122[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_58_fu_11260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_59_fu_11300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_5_fu_9140                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_60_fu_11340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_61_fu_11380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_62_fu_11420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_63_fu_11460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_7_fu_14340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_61_fu_16500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_62_fu_16540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_63_fu_16580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116250                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116020                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115760                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp7_iter0_it_ref_dx_0_i_load_1_reg_78792                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_6_fu_14300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_60_fu_16460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_8_fu_14380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114260                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114200                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114130                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_9_fu_14420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_7_reg_516320                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp17_iter0_it_ref_dx_0_i_load_6_reg_9817[31]_i_1_n_8                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               29 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp13_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_21_fu_40500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_20_fu_40460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_52_fu_16140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_53_fu_16180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_54_fu_16220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_55_fu_16260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp15_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_56_fu_16300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp19_iter0_it_ref_dx_0_i_load_7_reg_102052                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_57_fu_16340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp11_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_58_fu_16380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_59_fu_16420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_5_fu_14260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_60_fu_26700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_fu_24300                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_9_fu_24660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_8_fu_24620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_37_fu_15540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_6_fu_24540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_63_fu_26820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_62_fu_26780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_61_fu_26740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_10_fu_29820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_5_fu_24500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_59_fu_26660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_58_fu_26620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_57_fu_26580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_56_fu_26540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_53_fu_2642[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_52_fu_26380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_51_fu_16100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_11_fu_29860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_12_fu_29900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_13_fu_29940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_14_fu_29980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_15_fu_30020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_16_fu_30060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_17_fu_30100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_18_fu_30140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_19_fu_30180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_1_fu_29460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_20_fu_30220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_21_fu_30260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_22_fu_30300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_4_63_23_fu_30340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp5_iter0_it_ref_dx_0_i_load_reg_74922                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_57_fu_4194[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_62_fu_42140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_46_fu_15900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_47_fu_15940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_61_fu_42100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_60_fu_42060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_5_fu_39860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_59_fu_42020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_58_fu_41980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_63_fu_42180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_56_fu_41900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_55_fu_41860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_54_fu_41820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_53_fu_41780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_52_fu_41740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_51_fu_41700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_50_fu_41660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_11_fu_45220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_19_fu_45540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_18_fu_45500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_17_fu_45460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_16_fu_45420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_15_fu_45380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_14_fu_45340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_13_fu_45300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_12_fu_45260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_48_fu_41580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_45_fu_15860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_7_63_10_fu_45180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_fu_39660                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_9_fu_4002[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_8_fu_39980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_7_fu_39940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_6_fu_39900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_27_fu_40740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_34_fu_41020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_33_fu_4098[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_32_fu_40940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_31_fu_40900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_30_fu_40860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_2_fu_39740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_29_fu_40820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_28_fu_40780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_35_fu_41060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_26_fu_40700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_25_fu_4066[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_24_fu_40620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_23_fu_40580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_22_fu_40540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_4_fu_14220                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_50_fu_16060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_51_fu_26340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_49_fu_16020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_36_fu_41100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_37_fu_41140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_1_63_48_fu_15980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_38_fu_41180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_39_fu_41220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_3_fu_39780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_40_fu_41260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_41_fu_4130[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_42_fu_41340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_43_fu_41380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_44_fu_41420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_45_fu_41460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_46_fu_41500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_47_fu_41540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_2_1_reg_435790                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_56_fu_34220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_57_fu_34260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_58_fu_34300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_59_fu_34340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp15_iter0_reg_rep__0                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_29_fu_43380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_2_fu_42300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_30_fu_43420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[327]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_55_fu_34180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_1_reg_419070                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_31_fu_43460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_32_fu_4350[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_33_fu_43540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_5_fu_32180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_4_5_reg_469480                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_7_5_reg_518120                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_7_2_reg_517340                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_27_fu_43300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_40_fu_33580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[1287]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_41_fu_33620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_42_fu_33660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_43_fu_33700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_44_fu_33740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_55_fu_26500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_46_fu_33820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_47_fu_33860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_7_1_reg_516830                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_48_fu_33900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_28_fu_43340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_49_fu_33940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_4_fu_32140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_50_fu_33980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_51_fu_34020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_52_fu_34060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_54_fu_34140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_2_2_reg_436300                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_34_fu_43580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_3_2_reg_452560                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_3_1_reg_452050                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_2_reg_435280                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_6_2_reg_50119[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_6_1_reg_50068[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_5_reg_48396[31]_i_1_n_8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_61_fu_34420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_62_fu_34460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_60_fu_34380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_63_fu_34500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_6_fu_32220                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp7_iter0_it_ref_dx_0_i_load_1_reg_7879[31]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               30 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_39_fu_28420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_38_fu_28380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_37_fu_2834[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_36_fu_28300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_35_fu_28260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_3_reg_451540                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_6_reg_50017[31]_i_1_n_8                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_6_5_reg_50184[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_5_5_reg_485690                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_5_2_reg_484980                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_5_1_reg_484470                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_4_reg_467750                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_4_2_reg_46877[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               27 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_4_1_reg_46826[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_26_fu_43260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_3_5_reg_453270                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_2_5_reg_437010                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_1_5_reg_420800                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_1_2_reg_420090                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_1_1_reg_419580                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_0_5_reg_404590                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_0_2_reg_403880                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               31 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_0_1_reg_403370                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_8_fu_27180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_58_fu_2918[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_59_fu_29220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_5_fu_27060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_60_fu_29260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_61_fu_29300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_62_fu_29340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_63_fu_29380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_6_fu_27100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_7_fu_27140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_57_fu_29140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_9_fu_2722[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_fu_26860                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_10_fu_32380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_11_fu_32420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_12_fu_32460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_13_fu_32500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_14_fu_32540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_15_fu_32580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_52_fu_28940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_45_fu_28660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_46_fu_28700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_47_fu_28740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_48_fu_28780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_49_fu_28820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_4_fu_27020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_50_fu_28860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_51_fu_2890[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_16_fu_32620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_4_fu_19340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_3_63_54_fu_26460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_54_fu_29020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_55_fu_29060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_56_fu_29100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108830                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_108910                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_17_fu_42900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_35_fu_33380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_19_fu_42980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_1_fu_42260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_20_fu_43020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_21_fu_43060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_32_fu_33260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_33_fu_33300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_22_fu_43100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_34_fu_33340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_23_fu_43140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_18_fu_4294[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_36_fu_33420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_24_fu_43180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_37_fu_33460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_25_fu_4322[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_38_fu_33500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_3_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[711]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_39_fu_33540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_3_fu_32100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_24_fu_32940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_17_fu_32660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_18_fu_32700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_19_fu_32740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_1_fu_32020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_20_fu_32780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_21_fu_32820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_22_fu_32860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_23_fu_32900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_34_fu_28220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_25_fu_32980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_26_fu_33020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_27_fu_33060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_28_fu_33100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_29_fu_33140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_2_fu_32060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_30_fu_33180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_31_fu_33220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_19_fu_22500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_26_fu_22780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_27_fu_3818[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_25_fu_22740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_24_fu_22700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_23_fu_2266[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_22_fu_22620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_21_fu_22580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_20_fu_22540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_1_fu_21780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_27_fu_22820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_18_fu_22460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_17_fu_22420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_16_fu_2238[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_15_fu_22340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_14_fu_22300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_13_fu_22260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_12_fu_22220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_11_fu_22180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_30_fu_2294[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_37_fu_2322[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_20_fu_3790[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_36_fu_23180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_35_fu_23140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_34_fu_23100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_33_fu_23060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_32_fu_23020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_31_fu_22980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_21_fu_37940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_10_fu_22140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_2_fu_21820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_22_fu_37980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_23_fu_38020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_24_fu_38060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_25_fu_38100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_29_fu_22900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_26_fu_38140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_28_fu_22860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_35_fu_38500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_50_fu_18620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_4_fu_16780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_49_fu_18580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_48_fu_18540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_47_fu_18500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_46_fu_18460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_45_fu_18420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_44_fu_1838[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_43_fu_18340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_52_fu_18700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_34_fu_3846[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_33_fu_38420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_32_fu_38380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_31_fu_38340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_30_fu_38300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_2_fu_37180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_29_fu_38260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_28_fu_38220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_60_fu_19020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_fu_16620                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_9_fu_1698[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_8_fu_16940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_7_fu_16900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_6_fu_16860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_63_fu_19140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_62_fu_19100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_61_fu_19060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_1_fu_37140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_5_fu_16820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_59_fu_18980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_58_fu_1894[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_57_fu_18900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_56_fu_18860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_55_fu_18820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_54_fu_18780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_53_fu_18740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_9_fu_2210[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_17_fu_27540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_16_fu_2750[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_15_fu_27460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_14_fu_27420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_13_fu_27380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_12_fu_27340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_11_fu_27300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_10_fu_27260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_fu_21740                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_18_fu_27580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_8_fu_22060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_7_fu_22020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_6_fu_21980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_63_fu_24260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_62_fu_24220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_61_fu_24180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_60_fu_24140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_5_fu_21940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_26_fu_27900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_33_fu_28180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_32_fu_28140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_31_fu_28100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_30_fu_2806[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_2_fu_26940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_29_fu_28020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_28_fu_27980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_27_fu_27940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_59_fu_24100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_25_fu_27860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_24_fu_27820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_23_fu_2778[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_22_fu_27740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_21_fu_27700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_20_fu_27660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_1_fu_26900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_19_fu_27620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_16_fu_37740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_8_fu_32300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_9_fu_32340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_fu_31980                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_10_fu_37500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_11_fu_37540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_12_fu_37580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_13_fu_3762[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_14_fu_37660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_15_fu_37700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_42_fu_23420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_17_fu_37780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_18_fu_37820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_41_fu_23380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_40_fu_23340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_3_fu_21860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_39_fu_23300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_38_fu_23260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_19_fu_37860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_4_fu_21900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_58_fu_2406[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_57_fu_24020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_56_fu_23980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_55_fu_23940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_2_63_49_fu_2114[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_52_fu_23820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_51_fu_2378[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_50_fu_23740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp7_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_49_fu_23700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_48_fu_23660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_47_fu_23620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_46_fu_23580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_45_fu_23540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_44_fu_2350[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_43_fu_23460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_7_fu_32260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_29_fu_754[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_37_fu_7860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_36_fu_782[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_35_fu_7780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_34_fu_7740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_33_fu_7700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_32_fu_7660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_31_fu_7620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_30_fu_7580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_2_fu_6460                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_38_fu_7900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_28_fu_7500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_27_fu_7460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_26_fu_7420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_25_fu_7380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_24_fu_7340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_23_fu_7300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_22_fu_726[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_21_fu_7220                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_20_fu_7180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10394/grp_generic_floor_float_s_fu_10394_ap_ready                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_16_fu_9580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_11_fu_4266[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_12_fu_42700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_13_fu_42740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_14_fu_42780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_15_fu_42820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_16_fu_42860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/ar_hs                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/rdata[31]_i_1_n_8                                                                                                                                                                                   |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10386/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_1_fu_6420                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_53_fu_13620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_44_fu_8140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_43_fu_810[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_42_fu_8060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_41_fu_8020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_40_fu_7980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_3_fu_6500                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_39_fu_7940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_20_fu_9740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_53_fu_28980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_54_fu_23900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_3_63_53_fu_23860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_51_fu_1866[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_10_fu_17020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_17_fu_962[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_18_fu_9660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_19_fu_9700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_1_fu_898[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_45_fu_33780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_21_fu_9780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_22_fu_9820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_23_fu_9860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_24_fu_9900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_42_fu_18300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_41_fu_18260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_40_fu_18220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_3_fu_16740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_39_fu_18180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_10_fu_6780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_19_fu_7140                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_18_fu_7100                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_17_fu_7060                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_16_fu_7020                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_15_fu_698[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_14_fu_6940                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_13_fu_6900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_12_fu_6860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_11_fu_6820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_15_fu_9540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_6_63_4_fu_39820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_4_fu_9100                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_49_fu_1090[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_48_fu_44140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_45_fu_44020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_57_fu_39380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_56_fu_39340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_5_63_53_fu_34100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_63_fu_44740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_55_fu_44420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_56_fu_44460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_57_fu_44500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_58_fu_44540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_59_fu_44580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_5_fu_42420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_60_fu_4462[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_61_fu_44660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_62_fu_44700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_54_fu_44380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_6_fu_42460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_7_fu_42500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_8_fu_42540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_9_fu_42580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_393_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_36_fu_38540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_fu_42220                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_37_fu_38580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_38_fu_38620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_44_fu_43980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_35_fu_43620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_37_fu_43700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_38_fu_43740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_39_fu_4378[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_3_fu_42340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_40_fu_43820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_41_fu_43860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_42_fu_43900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_43_fu_43940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_39_fu_38660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_46_fu_4406[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_47_fu_44100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_49_fu_44180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_4_fu_42380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               23 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_50_fu_44220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                8 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_51_fu_44260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                9 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_52_fu_44300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_53_fu_4434[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_62_fu_3958[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_52_fu_39180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_53_fu_39220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_54_fu_39260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_55_fu_3930[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_58_fu_39420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_59_fu_39460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_5_fu_37300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_60_fu_39500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_61_fu_39540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_51_fu_39140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_63_fu_39620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_6_fu_37340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_14_fu_9500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_7_fu_37380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_8_fu_37420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_9_fu_37460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_fu_37100                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_7_63_10_fu_42620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_43_fu_38820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_3_fu_37220                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_10_fu_9340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_11_fu_9380                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_12_fu_9420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_40_fu_38700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_41_fu_3874[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_13_fu_9460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_42_fu_38780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dy_0_i_load_reg_402860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_44_fu_2862[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_44_fu_38860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_45_fu_38900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_46_fu_38940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_47_fu_38980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_48_fu_3902[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_49_fu_39060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_4_fu_37260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_6_63_50_fu_39100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                4 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_11_fu_11940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_19_fu_12260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_18_fu_12220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_17_fu_12180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_16_fu_12140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_15_fu_12100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_14_fu_12060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_13_fu_12020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_12_fu_11980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_1_fu_11540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_10_fu_11900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_fu_6380                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_9_fu_6740                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_8_fu_670[31]_i_1_n_8                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               25 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_7_fu_6660                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_6_fu_6620                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_63_fu_8900                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_62_fu_8860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_20_fu_12300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_21_fu_12340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_22_fu_12380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_23_fu_12420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_24_fu_12460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_25_fu_12500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_26_fu_12540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_27_fu_12580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_28_fu_12620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_29_fu_12660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_2_fu_11580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_30_fu_12700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_31_fu_12740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_32_fu_12780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_33_fu_12820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_45_fu_8180                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_25_fu_994[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_26_fu_9980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_27_fu_10020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_28_fu_10060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_29_fu_10100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_47_fu_8260                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_2_fu_9020                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_46_fu_8220                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_48_fu_8300                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_30_fu_10140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dy_0_63_31_fu_10180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_3_fu_26980                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_40_fu_28460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_41_fu_28500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_42_fu_28540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_4_63_43_fu_28580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_37_fu_1810[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_49_fu_8340                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_4_fu_6540                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_50_fu_838[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_51_fu_8420                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_52_fu_8460                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_53_fu_8500                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_54_fu_8540                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_55_fu_8580                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_56_fu_8620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_57_fu_866[31]_i_1_n_8                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               24 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_58_fu_8700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_59_fu_8740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_5_fu_6580                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_60_fu_8780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_0_63_61_fu_8820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_14_fu_17180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_21_fu_17460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_20_fu_17420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_1_fu_16660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_19_fu_17380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_18_fu_17340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_17_fu_17300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_16_fu_1726[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_15_fu_17220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_22_fu_17500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_13_fu_17140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_12_fu_17100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_11_fu_17060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_fu_11500                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_9_fu_11860                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_8_fu_11820                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_7_fu_11780                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_2_fu_16700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_38_fu_18140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_36_fu_18060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_35_fu_18020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_34_fu_17980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_33_fu_17940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_32_fu_17900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_31_fu_17860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_30_fu_1782[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_35_fu_12900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_29_fu_17780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_28_fu_17740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_27_fu_17700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_26_fu_17660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_25_fu_17620                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_24_fu_17580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_2_63_23_fu_1754[31]_i_1_n_8                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_49_fu_13460                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_44_fu_13260                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               21 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_40_fu_13100                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_52_fu_13580                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_3_fu_11620                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_51_fu_13540                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_39_fu_13060                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_50_fu_13500                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                6 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_4_fu_11660                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_43_fu_13220                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_48_fu_13420                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_47_fu_13380                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_46_fu_13340                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_6_fu_11740                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_37_fu_12980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_45_fu_13300                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_38_fu_13020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_42_fu_13180                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_63_fu_14020                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_62_fu_13980                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               16 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_61_fu_13940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_60_fu_13900                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_41_fu_13140                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               15 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_5_fu_11700                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_59_fu_13860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               18 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_58_fu_13820                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               20 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_57_fu_13780                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               17 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_34_fu_12860                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_56_fu_13740                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_55_fu_13700                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               14 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_36_fu_12940                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               19 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_dx_1_63_54_fu_13660                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               10 |             31 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110600                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115300                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_2_reg_80851                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state564                                                                                                                                                                                                                     |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110460                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_1_reg_76971                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state303                                                                                                                                                                                                                     |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110690                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_6_reg_96591                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1608                                                                                                                                                                                                                    |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110790                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110860                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_7_reg_100471                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1869                                                                                                                                                                                                                    |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp5_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_6_reg_96351                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1608                                                                                                                                                                                                                    |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_11_reg_73101                                                                                                                                                                    | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                      |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_3_reg_84971                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state825                                                                                                                                                                                                                     |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_1_reg_7832[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_2_reg_8220[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_3_reg_8608[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_5_reg_92731                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1347                                                                                                                                                                                                                    |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_2_reg_81091                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state564                                                                                                                                                                                                                     |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_5_reg_92491                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1347                                                                                                                                                                                                                    |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_7_reg_100231                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1869                                                                                                                                                                                                                    |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_52_4_reg_88851                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1086                                                                                                                                                                                                                    |               32 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_50_3_reg_84731                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state825                                                                                                                                                                                                                     |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111870                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115020                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_reg_7550[31]_i_2_n_8                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/update_load_reg_7550[31]_i_1_n_8                                                                                                                                                                                                       |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[579]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[567]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[555]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[387]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[375]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[363]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[195]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[183]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[171]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp5_iter0_it_ref_dx_0_i_load_reg_7492[31]_i_1_n_8                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_s_reg_7937[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_s_reg_7937[31]_i_1_n_8                                                                                                                                                                                                     |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[747]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_7_reg_10263[31]_i_2_n_8                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/update_load_7_reg_10263[31]_i_1_n_8                                                                                                                                                                                                    |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_6_reg_9875[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_6_reg_9875[31]_i_1_n_8                                                                                                                                                                                                     |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_5_reg_9488[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_5_reg_9488[31]_i_1_n_8                                                                                                                                                                                                     |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_4_reg_9101[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_4_reg_9101[31]_i_1_n_8                                                                                                                                                                                                     |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_3_reg_8713[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_3_reg_8713[31]_i_1_n_8                                                                                                                                                                                                     |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_2_reg_8325[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_2_reg_8325[31]_i_1_n_8                                                                                                                                                                                                     |               13 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp19_iter0_it_ref_dx_0_i_load_7_reg_10205[31]_i_1_n_8                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_reg_7586[31]_i_2_n_8                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/update_load_1_reg_7586[31]_i_1_n_8                                                                                                                                                                                                     |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_7_reg_10299[31]_i_2_n_8                                                                                                                                                                                                          | design_1_i/batch_align2D_region_0/inst/update_load_1_7_reg_10299[31]_i_1_n_8                                                                                                                                                                                                  |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_6_reg_9911[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_6_reg_9911[31]_i_1_n_8                                                                                                                                                                                                   |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_5_reg_9524[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_5_reg_9524[31]_i_1_n_8                                                                                                                                                                                                   |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1515]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111420                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111330                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111030                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114330                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114400                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               32 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114710                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114460                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114530                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111100                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1539]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1527]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_4_reg_9137[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_4_reg_9137[31]_i_1_n_8                                                                                                                                                                                                   |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1347]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1335]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1323]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1155]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1143]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[1131]                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[963]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[951]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[939]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[771]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_NS_fsm__2[759]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_3_reg_8596[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_3_reg_8596[31]_i_1_n_8                                                                                                                                                                                                        |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_2_reg_80611                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state564                                                                                                                                                                                                                     |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_52_1_reg_77211                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state303                                                                                                                                                                                                                     |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_3_reg_84491                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state825                                                                                                                                                                                                                     |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_4_reg_88371                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1086                                                                                                                                                                                                                    |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_5_reg_92251                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1347                                                                                                                                                                                                                    |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_reg_7433[31]_i_2_n_8                                                                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/Jres_2_5_reg_7433[31]_i_1_n_8                                                                                                                                                                                                          |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_7_reg_10146[31]_i_2_n_8                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/Jres_2_5_7_reg_10146[31]_i_1_n_8                                                                                                                                                                                                       |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_6_reg_9758[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_6_reg_9758[31]_i_1_n_8                                                                                                                                                                                                        |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_6_reg_96111                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1608                                                                                                                                                                                                                    |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[135]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_4_reg_8984[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_4_reg_8984[31]_i_1_n_8                                                                                                                                                                                                        |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_1_reg_76731                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state303                                                                                                                                                                                                                     |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_2_reg_8208[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_2_reg_8208[31]_i_1_n_8                                                                                                                                                                                                        |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/Jres_2_5_1_reg_7820[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/Jres_2_5_1_reg_7820[31]_i_1_n_8                                                                                                                                                                                                        |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_48_7_reg_99991                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1869                                                                                                                                                                                                                    |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_myRegion_fcoord_ptr[31]_i_1_n_8                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_cur_px_estimate_ptr[31]_i_1_n_8                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_debug_array_ptr[31]_i_1_n_8                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_inv_out[31]_i_1_n_8                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/p_0_in0                                                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/int_my_ref_patch_with_border_ptr[31]_i_1_n_8                                                                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_6_reg_72861                                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                      |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp9_stage1                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109000                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_3_reg_8749[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_3_reg_8749[31]_i_1_n_8                                                                                                                                                                                                   |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_2_reg_8361[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_2_reg_8361[31]_i_1_n_8                                                                                                                                                                                                   |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/update_load_1_1_reg_7973[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/update_load_1_1_reg_7973[31]_i_1_n_8                                                                                                                                                                                                   |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110300                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110060                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109840                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109640                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109470                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109320                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109200                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_109120                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_pp19_stage1                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_param_s_axi_U/p_0_in                                                                                                                                                                                                      | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state872                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_158_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_50_4_reg_88611                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1086                                                                                                                                                                                                                    |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[609][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_1_reg_7901[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_1_reg_7901[31]_i_1_n_8                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_2_reg_8289[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_2_reg_8289[31]_i_1_n_8                                                                                                                                                                                                 |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_3_reg_8677[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_3_reg_8677[31]_i_1_n_8                                                                                                                                                                                                 |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_4_reg_9065[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_4_reg_9065[31]_i_1_n_8                                                                                                                                                                                                 |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_5_reg_9452[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_5_reg_9452[31]_i_1_n_8                                                                                                                                                                                                 |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_6_reg_9839[31]_i_2_n_8                                                                                                                                                                                                         | design_1_i/batch_align2D_region_0/inst/res_assign_load_6_reg_9839[31]_i_1_n_8                                                                                                                                                                                                 |               12 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_7_reg_10227[31]_i_2_n_8                                                                                                                                                                                                        | design_1_i/batch_align2D_region_0/inst/res_assign_load_7_reg_10227[31]_i_1_n_8                                                                                                                                                                                                |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_assign_load_reg_7514[31]_i_2_n_8                                                                                                                                                                                                           | design_1_i/batch_align2D_region_0/inst/res_assign_load_reg_7514[31]_i_1_n_8                                                                                                                                                                                                   |               19 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1185][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120530                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[609]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[801][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119510                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[801]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119370                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[993][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_7_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_enable_reg_pp19_iter0_reg_rep_2                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[993]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/s_ready_t_reg_0[0]                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/pyr_region_data_2_U/batch_align2D_region_pyr_region_data_0_ram_U/ap_CS_fsm_reg[519]                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1377]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[417]_0[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[417][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119910                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1185]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp9_iter0_it_ref_dx_0_i_load_2_reg_8267[31]_i_1_n_8                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               17 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1569][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120020                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_0[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1377][0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_rvalid_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                                                           |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_28_reg_73341                                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                      |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_121370                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/res_7_6_reg_517590                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[1569]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               30 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[225][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120420                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_5_reg_9395[31]_i_2_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_160_5_reg_9395[31]_i_1_n_8                                                                                                                                                                                                         |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_119040                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                9 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_3_reg_8620[31]_i_2_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_160_3_reg_8620[31]_i_1_n_8                                                                                                                                                                                                         |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117050                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117000                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_120900                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116860                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116810                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               29 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116670                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116480                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116300                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117100                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_116070                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_6_reg_9782[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               16 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115870                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_7_reg_10170[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/tmp_160_7_reg_10170[31]_i_1_n_8                                                                                                                                                                                                        |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_129_reg_7445[31]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               14 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_115550                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               21 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111510                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_110940                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111620                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114770                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               20 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_1_reg_7844[31]_i_2_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_160_1_reg_7844[31]_i_1_n_8                                                                                                                                                                                                         |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rreq/ap_NS_fsm13088_out                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118930                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               18 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118740                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/exitcond5_reg_51884_reg[0][0]                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_5_reg_9383[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_6_reg_9770[31]_i_2_n_8                                                                                                                                                                                                                 | design_1_i/batch_align2D_region_0/inst/tmp_159_6_reg_9770[31]_i_1_n_8                                                                                                                                                                                                         |               22 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_130_reg_7457[31]_i_2_n_8                                                                                                                                                                                                                   | design_1_i/batch_align2D_region_0/inst/tmp_130_reg_7457[31]_i_1_n_8                                                                                                                                                                                                           |               27 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_159_7_reg_10158[31]_i_2_n_8                                                                                                                                                                                                                | design_1_i/batch_align2D_region_0/inst/tmp_159_7_reg_10158[31]_i_1_n_8                                                                                                                                                                                                        |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118330                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               28 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118210                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_118100                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               26 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_160_2_reg_8232[31]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               15 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11769[31]_i_1_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               25 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_11764[31]_i_1_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               32 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117460                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                8 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117310                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               31 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_117150                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               24 |             32 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113340                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                             | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113270                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             33 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                        | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp11_iter0_it_ref_dx_0_i_load_3_reg_86552                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp15_iter0_it_ref_dx_0_i_load_5_reg_94302                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               16 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp17_iter0_it_ref_dx_0_i_load_6_reg_98172                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               19 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp13_iter0_it_ref_dx_0_i_load_4_reg_90432                                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               20 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                6 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                          | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/could_multi_bursts.next_loop                                                                                                                                                    | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                7 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                3 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_phi_reg_pp9_iter0_it_ref_dx_0_i_load_2_reg_82672                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               19 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                5 |             34 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                                               |                7 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               11 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               15 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               15 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             35 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               12 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/pop0                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                4 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[32][0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             36 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1238_reg_516370                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1257_reg_516880                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_380_reg_420340                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_690_reg_452810                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_633_reg_452100                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               28 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_789_reg_468310                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_846_reg_469020                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               22 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_535_reg_436550                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               25 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_614_reg_451590                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_458_reg_435330                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_477_reg_435840                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               24 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_926_reg_484010                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               21 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1101_reg_500730                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               25 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_192_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               24 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/p_189_in                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               27 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_945_reg_484520                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_157_reg_403420                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_770_reg_467800                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               26 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_1082_reg_500220                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               21 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_awready_0[0]                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___1_n_0                                                                                                                           |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                7 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_303_reg_419120                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               27 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_322_reg_419630                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               23 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |                8 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_30_reg_402910                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_235_reg_40443[31]_i_1_n_8                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               27 |             37 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_6_5_reg_501790                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               27 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                8 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_entry_pipeline/s03_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_entry_pipeline/s02_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                6 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |             38 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               10 |             40 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                         | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                   | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                8 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                  | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |                9 |             41 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               11 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               13 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               12 |             43 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                                               |                3 |             48 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U29/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                  |               12 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U32/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                9 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U33/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                8 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1_U31/batch_align2D_region_ap_dmul_6_max_dsp_64_u/U0/i_synth/MULT.OP/EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                 |                9 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1_U30/batch_align2D_region_ap_dsub_6_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                  |               14 |             51 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |                9 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                9 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               10 |             54 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10394/mask_table1_U/generic_floor_float_s_mask_table1_rom_U/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               12 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10386/mask_table1_U/generic_floor_float_s_mask_table1_rom_U/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               13 |             55 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_6_3_reg_501240                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               46 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_0_7_reg_404740                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               48 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_5_6_reg_48574[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_3_3_reg_452610                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               48 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_1_3_reg_420140                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               46 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_1_7_reg_420950                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               51 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_5_7_reg_485840                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               47 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_2_4_reg_436450                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               51 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_3_4_reg_452710                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_7_4_reg_517490                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               48 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_7_6_reg_518170                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               47 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_6_7_reg_501990                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               45 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_7_7_reg_518270                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               45 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_6_6_reg_501890                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               47 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_1_6_reg_420850                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               43 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_0_4_reg_40403[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_0_6_reg_404640                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_2_3_reg_436350                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_0_3_reg_403930                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_7_3_reg_517390                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_6_4_reg_501340                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/grp_generic_floor_float_s_fu_10394/ap_CS_fsm_reg[1061][0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                               |               30 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_3_7_reg_453420                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               40 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_5_3_reg_48503[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               44 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_4_3_reg_468820                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               31 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_4_7_reg_469630                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               31 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_4_6_reg_469530                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               29 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_5_4_reg_48513[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               53 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_2_7_reg_437160                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               45 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_3_6_reg_453320                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_1_4_reg_420240                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               50 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_2_6_reg_437060                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                               |               49 |             62 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/it_ref_dx_0_i_load_4_4_reg_46892[31]_i_1_n_8                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                               |               50 |             63 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state893                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               51 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               56 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               45 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               40 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state632                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111710                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               23 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111210                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               44 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217]_6[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               61 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               54 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1561]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |               58 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               56 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1177]_3[0]                                                                                                                              |                                                                                                                                                                                                                                                                               |               57 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1177][0]                                                                                                                                |                                                                                                                                                                                                                                                                               |               44 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_114590                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               41 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_19_reg_73221                                                                                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state42                                                                                                                                                                                                                      |               60 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_51_6_reg_96471                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1608                                                                                                                                                                                                                    |               55 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_51_5_reg_92611                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1347                                                                                                                                                                                                                    |               55 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_51_3_reg_84851                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state825                                                                                                                                                                                                                     |               54 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/tmp_51_2_reg_80971                                                                                                                                                                  | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state564                                                                                                                                                                                                                     |               58 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[232][0]                                                                                                                                                               | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state303                                                                                                                                                                                                                     |               48 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               59 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1406                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               44 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_7_reg_100351                                                                                                                                                                                                                            | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1869                                                                                                                                                                                                                    |               47 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/tmp_51_4_reg_88731                                                                                                                                                                                                                             | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1086                                                                                                                                                                                                                    |               46 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state101                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               54 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1928                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1667                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               50 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1145                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               51 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1154                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               49 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state110                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               53 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               55 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1415                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               44 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               46 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793]_3[0]                                                                                                                               |                                                                                                                                                                                                                                                                               |               57 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state884                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               50 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp1_iter2_reg[0]                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793][0]                                                                                                                                 |                                                                                                                                                                                                                                                                               |               42 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state623                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               48 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state371                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               51 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state362                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                               |               40 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state8                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1676                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               53 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ap_CS_fsm_state1937                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               52 |             64 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/ce_r_i_5_0[0]                                                                                                                                                                            |                                                                                                                                                                                                                                                                               |               49 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/rs_wreq/ce_r_i_5__0[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                                               |               58 |             65 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               11 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_pos_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                               | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             66 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               25 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                               |               19 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               20 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                                               |               26 |             67 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_data_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               14 |             69 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                8 |             71 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_region_fcoord_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                     | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               15 |             72 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_my_patches_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                           | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               19 |             76 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             78 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               26 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               24 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               30 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |               23 |             89 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               11 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                8 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |                9 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                       |               10 |             91 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ap_CS_fsm_reg[709][0]                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               22 |             96 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[793]_4[0]                                                                                                                       |               65 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1177]_0[0]                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/SR[0]                                                                                                                                         |               73 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[601]_4[0]                                                                                                                       |               70 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[985]_4[0]                                                                                                                       |               70 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[409]_4[0]                                                                                                                       |               69 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217]_0[0]                                                                                                                               | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[217]_5[0]                                                                                                                       |               70 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1561][0]                                                                                                                                | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1561]_2[0]                                                                                                                      |               63 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369]_0[0]                                                                                                                              | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_dcmp_64ns_64ns_1_1_1_U34/batch_align2D_region_ap_dcmp_0_no_dsp_64_u/ap_CS_fsm_reg[1369]_4[0]                                                                                                                      |               68 |             99 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                   |                                                                                                                                                                                                                                                                               |                7 |            112 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_ctrl_s_axi_U/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                               |               34 |            126 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113400                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               45 |            128 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               23 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               24 |            131 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               12 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            141 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |               29 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                               |               29 |            145 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               13 |            148 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               14 |            151 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               15 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                        |               16 |            154 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               11 |            176 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_113520                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               39 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/reg_111970                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |               79 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/smartconnect_0/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                                                                                               |               12 |            192 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U5/ce_r                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               42 |            223 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1_U6/ce_r                                                                                                                                                                                |                                                                                                                                                                                                                                                                               |               37 |            223 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_1_address01                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               62 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_7_address01                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                               |               69 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_6_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[227]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               60 |            248 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp18_iter0_reg                                                                                                                                          |                                                                                                                                                                                                                                                                               |               71 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/i_3_reg_446100                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               69 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/i_4_reg_462360                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                               |               68 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_2_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_CS_fsm_reg[995]                                                                                                                                                  |                                                                                                                                                                                                                                                                               |               72 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 | design_1_i/batch_align2D_region_0/inst/ref_patch_with_borde_5_U/batch_align2D_region_ref_patch_with_borde_7_ram_U/ap_enable_reg_pp8_iter0_reg                                                                                                                                         |                                                                                                                                                                                                                                                                               |               68 |            255 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       | design_1_i/rst_ps8_0_96M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                             |              516 |           1697 |
|  design_1_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |             1776 |           6823 |
+--------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


