
DataMemory.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000126  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000019a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000010  00800060  00800060  0000019a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000019a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000001cc  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000028  00000000  00000000  00000208  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000070d  00000000  00000000  00000230  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000005d6  00000000  00000000  0000093d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000002df  00000000  00000000  00000f13  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000034  00000000  00000000  000011f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000003f0  00000000  00000000  00001228  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000181  00000000  00000000  00001618  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  00001799  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   8:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
   c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  10:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  14:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  18:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  1c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  20:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  24:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  28:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  2c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  30:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  34:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  38:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  3c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  40:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  44:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  48:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  4c:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>
  50:	0c 94 3c 00 	jmp	0x78	; 0x78 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
  60:	20 e0       	ldi	r18, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
  68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
  6a:	a0 37       	cpi	r26, 0x70	; 112
  6c:	b2 07       	cpc	r27, r18
  6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>
  70:	0e 94 4a 00 	call	0x94	; 0x94 <main>
  74:	0c 94 91 00 	jmp	0x122	; 0x122 <_exit>

00000078 <__bad_interrupt>:
  78:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000007c <_Z12memory_resetv>:
#define MEM_WRITE_	0x01

uint8_t MEMORY[1<<4];

void memory_reset() {
	for (int i=0; i<16; i++)
  7c:	80 e0       	ldi	r24, 0x00	; 0
  7e:	90 e0       	ldi	r25, 0x00	; 0
  80:	80 31       	cpi	r24, 0x10	; 16
  82:	91 05       	cpc	r25, r1
  84:	34 f4       	brge	.+12     	; 0x92 <_Z12memory_resetv+0x16>
		MEMORY[i] = 0;
  86:	fc 01       	movw	r30, r24
  88:	e0 5a       	subi	r30, 0xA0	; 160
  8a:	ff 4f       	sbci	r31, 0xFF	; 255
  8c:	10 82       	st	Z, r1
#define MEM_WRITE_	0x01

uint8_t MEMORY[1<<4];

void memory_reset() {
	for (int i=0; i<16; i++)
  8e:	01 96       	adiw	r24, 0x01	; 1
  90:	f7 cf       	rjmp	.-18     	; 0x80 <_Z12memory_resetv+0x4>
  92:	08 95       	ret

00000094 <main>:
int main(void)
{
	// Some pins of PORTC can not be used for I/O directly.
	// turn of JTAG to use them
	// o write a 1 to the JTD bit twice consecutively to turn it off
	MCUCSR = (1<<JTD);  MCUCSR = (1<<JTD);
  94:	80 e8       	ldi	r24, 0x80	; 128
  96:	84 bf       	out	0x34, r24	; 52
  98:	84 bf       	out	0x34, r24	; 52
	
	DDRA = 0xF0;	// A[0] - Memory Write | A[1] - Memory Read | A[2] - Clock | A[3] - Reset
  9a:	80 ef       	ldi	r24, 0xF0	; 240
  9c:	8a bb       	out	0x1a, r24	; 26
	DDRB = 0xF0;	// Address B[3:0] | 
  9e:	87 bb       	out	0x17, r24	; 23
	DDRD = 0b10000111;    // Write Data D[6:3]
  a0:	87 e8       	ldi	r24, 0x87	; 135
  a2:	81 bb       	out	0x11, r24	; 17
	
	DDRC = 0xFF;	// C[3:0] - Data Read
  a4:	8f ef       	ldi	r24, 0xFF	; 255
  a6:	84 bb       	out	0x14, r24	; 20
	
	memory_reset();
  a8:	0e 94 3e 00 	call	0x7c	; 0x7c <_Z12memory_resetv>
	
	uint8_t last_control_input = 0b0000, current_control_input;
	uint8_t last_data_address = 0b0000, current_data_address;
	uint8_t last_write_data=0b0000, current_write_data;
  ac:	20 e0       	ldi	r18, 0x00	; 0
	DDRC = 0xFF;	// C[3:0] - Data Read
	
	memory_reset();
	
	uint8_t last_control_input = 0b0000, current_control_input;
	uint8_t last_data_address = 0b0000, current_data_address;
  ae:	e0 e0       	ldi	r30, 0x00	; 0
	
	DDRC = 0xFF;	// C[3:0] - Data Read
	
	memory_reset();
	
	uint8_t last_control_input = 0b0000, current_control_input;
  b0:	80 e0       	ldi	r24, 0x00	; 0
  b2:	03 c0       	rjmp	.+6      	; 0xba <main+0x26>
  b4:	80 2f       	mov	r24, r16
  b6:	ef 2d       	mov	r30, r15
  b8:	2c 2f       	mov	r18, r28
	uint8_t last_data_address = 0b0000, current_data_address;
	uint8_t last_write_data=0b0000, current_write_data;
	
	while (1)
	{
		current_control_input = PINA & 0xF;
  ba:	19 b3       	in	r17, 0x19	; 25
  bc:	01 2f       	mov	r16, r17
  be:	0f 70       	andi	r16, 0x0F	; 15
		current_data_address = PINB;
  c0:	f6 b2       	in	r15, 0x16	; 22
		current_write_data = (PIND>>3);
  c2:	c0 b3       	in	r28, 0x10	; 16
  c4:	d0 e0       	ldi	r29, 0x00	; 0
  c6:	d5 95       	asr	r29
  c8:	c7 95       	ror	r28
  ca:	d5 95       	asr	r29
  cc:	c7 95       	ror	r28
  ce:	d5 95       	asr	r29
  d0:	c7 95       	ror	r28
		if (current_control_input & RESET_) {
  d2:	13 ff       	sbrs	r17, 3
  d4:	09 c0       	rjmp	.+18     	; 0xe8 <main+0x54>
			memory_reset();
  d6:	0e 94 3e 00 	call	0x7c	; 0x7c <_Z12memory_resetv>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  da:	87 ea       	ldi	r24, 0xA7	; 167
  dc:	91 e6       	ldi	r25, 0x61	; 97
  de:	01 97       	sbiw	r24, 0x01	; 1
  e0:	f1 f7       	brne	.-4      	; 0xde <main+0x4a>
  e2:	00 c0       	rjmp	.+0      	; 0xe4 <main+0x50>
  e4:	00 00       	nop
  e6:	13 c0       	rjmp	.+38     	; 0x10e <main+0x7a>
			_delay_ms(100);
			} 
			else if ((last_control_input ^ current_control_input) & CLK_) {			// EDGE
  e8:	98 2f       	mov	r25, r24
  ea:	90 27       	eor	r25, r16
  ec:	92 ff       	sbrs	r25, 2
  ee:	0f c0       	rjmp	.+30     	; 0x10e <main+0x7a>
				if (last_control_input & CLK_) {						// NEG-EDGE - for writing
  f0:	82 ff       	sbrs	r24, 2
  f2:	07 c0       	rjmp	.+14     	; 0x102 <main+0x6e>
					if (last_control_input & MEM_WRITE_) {
  f4:	80 ff       	sbrs	r24, 0
  f6:	05 c0       	rjmp	.+10     	; 0x102 <main+0x6e>
						MEMORY[last_data_address & 0xF] = last_write_data;
  f8:	ef 70       	andi	r30, 0x0F	; 15
  fa:	f0 e0       	ldi	r31, 0x00	; 0
  fc:	e0 5a       	subi	r30, 0xA0	; 160
  fe:	ff 4f       	sbci	r31, 0xFF	; 255
 100:	20 83       	st	Z, r18
 102:	87 ea       	ldi	r24, 0xA7	; 167
 104:	91 e6       	ldi	r25, 0x61	; 97
 106:	01 97       	sbiw	r24, 0x01	; 1
 108:	f1 f7       	brne	.-4      	; 0x106 <main+0x72>
 10a:	00 c0       	rjmp	.+0      	; 0x10c <main+0x78>
 10c:	00 00       	nop
					}
			}
			_delay_ms(100);
		}//////////////////////do this later
		
		if (current_control_input & MEM_READ_) {
 10e:	11 ff       	sbrs	r17, 1
 110:	d1 cf       	rjmp	.-94     	; 0xb4 <main+0x20>
			PORTC = MEMORY[current_data_address & 0xF];
 112:	ef 2d       	mov	r30, r15
 114:	ef 70       	andi	r30, 0x0F	; 15
 116:	f0 e0       	ldi	r31, 0x00	; 0
 118:	e0 5a       	subi	r30, 0xA0	; 160
 11a:	ff 4f       	sbci	r31, 0xFF	; 255
 11c:	80 81       	ld	r24, Z
 11e:	85 bb       	out	0x15, r24	; 21
 120:	c9 cf       	rjmp	.-110    	; 0xb4 <main+0x20>

00000122 <_exit>:
 122:	f8 94       	cli

00000124 <__stop_program>:
 124:	ff cf       	rjmp	.-2      	; 0x124 <__stop_program>
