$date
	Thu May  4 09:08:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBwNot $end
$var wire 4 ! bwNot_a [3:0] $end
$var reg 4 " a [3:0] $end
$scope module bw_not $end
$var wire 4 # a [3:0] $end
$var wire 4 $ res [3:0] $end
$scope module not_0 $end
$var wire 1 % a $end
$var wire 1 & gnd $end
$var wire 1 ' out $end
$var wire 1 ( vdd $end
$upscope $end
$scope module not_1 $end
$var wire 1 ) a $end
$var wire 1 * gnd $end
$var wire 1 + out $end
$var wire 1 , vdd $end
$upscope $end
$scope module not_2 $end
$var wire 1 - a $end
$var wire 1 . gnd $end
$var wire 1 / out $end
$var wire 1 0 vdd $end
$upscope $end
$scope module not_3 $end
$var wire 1 1 a $end
$var wire 1 2 gnd $end
$var wire 1 3 out $end
$var wire 1 4 vdd $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
14
13
02
01
10
1/
0.
0-
1,
1+
0*
0)
1(
1'
0&
0%
b1111 $
b0 #
b0 "
b1111 !
$end
#5
0+
1)
b1001 !
b1001 $
0/
1-
b110 "
b110 #
