
*** Running vivado
    with args -log imp_fibbonacciData.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source imp_fibbonacciData.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source imp_fibbonacciData.tcl -notrace
Command: synth_design -top imp_fibbonacciData -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20919 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1776.770 ; gain = 154.719 ; free physical = 170 ; free virtual = 7969
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'imp_fibbonacciData' [/home/rur1k/Vpro/K2_processor/src/FPGA_imp/modules/imp_fibbonacciData.sv:5]
INFO: [Synth 8-6157] synthesizing module 'modN_clk' [/home/rur1k/Vpro/K2_processor/src/freq_divider/modules/modN_clk.sv:2]
	Parameter n bound to: 20000000 - type: integer 
	Parameter N bound to: 20000000 - type: integer 
	Parameter width bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'modN_counter' [/home/rur1k/Vpro/K2_processor/src/freq_divider/modules/modN_counter.sv:1]
	Parameter n bound to: 20000000 - type: integer 
	Parameter N bound to: 20000000 - type: integer 
	Parameter width bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'modN_counter' (1#1) [/home/rur1k/Vpro/K2_processor/src/freq_divider/modules/modN_counter.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'modN_clk' (2#1) [/home/rur1k/Vpro/K2_processor/src/freq_divider/modules/modN_clk.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fibbonacciDataExecution' [/home/rur1k/Vpro/K2_processor/src/exec/modules/fibbonacciDataExecution.sv:3]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'K2_processor' [/home/rur1k/Vpro/K2_processor/src/Microprocessor/modules/K2_processor.sv:2]
	Parameter Bits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'D_Register' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/D_Register.sv:3]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_Register' (3#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/D_Register.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Decoder.sv:3]
	Parameter bits bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (4#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Decoder.sv:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Block_with_CZF' [/home/rur1k/Vpro/K2_processor/src/ALU/modules/ALU_Block_with_CZF.sv:3]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/ALU.sv:3]
	Parameter bits bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (5#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/ALU.sv:3]
INFO: [Synth 8-6157] synthesizing module 'D_Register__parameterized0' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/D_Register.sv:3]
	Parameter bits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'D_Register__parameterized0' (5#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/D_Register.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Block_with_CZF' (6#1) [/home/rur1k/Vpro/K2_processor/src/ALU/modules/ALU_Block_with_CZF.sv:3]
INFO: [Synth 8-6157] synthesizing module 'JCF_Logic' [/home/rur1k/Vpro/K2_processor/src/ALU/modules/JCF_Logic.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'JCF_Logic' (7#1) [/home/rur1k/Vpro/K2_processor/src/ALU/modules/JCF_Logic.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Register_array' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Register_array.sv:2]
	Parameter bits bound to: 8 - type: integer 
	Parameter array_select_size bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Mux' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Mux.sv:3]
	Parameter bits bound to: 8 - type: integer 
	Parameter selectBits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux' (8#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_array' (9#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Register_array.sv:2]
INFO: [Synth 8-6157] synthesizing module 'Counter_nBit' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Counter_nBit.sv:1]
	Parameter bits bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Counter_nBit' (10#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Counter_nBit.sv:1]
INFO: [Synth 8-6157] synthesizing module 'Mux__parameterized0' [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Mux.sv:3]
	Parameter bits bound to: 8 - type: integer 
	Parameter selectBits bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux__parameterized0' (10#1) [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/Mux.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'K2_processor' (11#1) [/home/rur1k/Vpro/K2_processor/src/Microprocessor/modules/K2_processor.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fibbonacciDataProgram' [/home/rur1k/Vpro/K2_processor/src/Programs/modules/fibbonacciDataProgram.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/rur1k/Vpro/K2_processor/src/Programs/modules/fibbonacciDataProgram.sv:12]
INFO: [Synth 8-6155] done synthesizing module 'fibbonacciDataProgram' (12#1) [/home/rur1k/Vpro/K2_processor/src/Programs/modules/fibbonacciDataProgram.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'fibbonacciDataExecution' (13#1) [/home/rur1k/Vpro/K2_processor/src/exec/modules/fibbonacciDataExecution.sv:3]
INFO: [Synth 8-6157] synthesizing module 'sev_seg_controller' [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/sev_seg_controller.sv:2]
	Parameter display_speed bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'seven_seg_decoder' [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_decoder' (14#1) [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/sev_seg_decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/decoder.sv:1]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'decoder' (15#1) [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/decoder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'counter_n_bit' [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/counter_n_bit.sv:1]
	Parameter n bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'counter_n_bit' (16#1) [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/counter_n_bit.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'sev_seg_controller' (17#1) [/home/rur1k/Vpro/K2_processor/src/sev_seg_dec/sev_seg_controller.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'imp_fibbonacciData' (18#1) [/home/rur1k/Vpro/K2_processor/src/FPGA_imp/modules/imp_fibbonacciData.sv:5]
WARNING: [Synth 8-3917] design imp_fibbonacciData has port DP driven by constant 1
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[15]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[14]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[13]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[12]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[11]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[8]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[7]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[6]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[5]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[4]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[3]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[2]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[1]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[0]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port BTNC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1829.520 ; gain = 207.469 ; free physical = 245 ; free virtual = 7968
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.457 ; gain = 213.406 ; free physical = 245 ; free virtual = 7968
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1835.457 ; gain = 213.406 ; free physical = 245 ; free virtual = 7968
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'BTNC_IBUF'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNU'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNL'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNR'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTND'. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rur1k/Vpro/K2_processor/src/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/imp_fibbonacciData_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/imp_fibbonacciData_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.176 ; gain = 0.000 ; free physical = 165 ; free virtual = 7904
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.176 ; gain = 0.000 ; free physical = 165 ; free virtual = 7904
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 223 ; free virtual = 7962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 222 ; free virtual = 7961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 224 ; free virtual = 7963
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/rur1k/Vpro/K2_processor/src/buildingBlocks/modules/ALU.sv:17]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/rur1k/Vpro/K2_processor/src/Programs/modules/fibbonacciDataProgram.sv:9]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 213 ; free virtual = 7952
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	  13 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module modN_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module modN_clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module D_Register 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
Module D_Register__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module JCF_Logic 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Register_array 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 8     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module Counter_nBit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Mux__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module fibbonacciDataProgram 
Detailed RTL Component Info : 
+---Muxes : 
	  13 Input      1 Bit        Muxes := 1     
Module counter_n_bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design imp_fibbonacciData has port DP driven by constant 1
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[15]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[14]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[13]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[12]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[11]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[10]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[9]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[8]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[7]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[6]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[5]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[4]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[3]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[2]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[1]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port SW[0]
WARNING: [Synth 8-3331] design imp_fibbonacciData has unconnected port BTNC
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 200 ; free virtual = 7944
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 150 ; free virtual = 7843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 149 ; free virtual = 7842
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 144 ; free virtual = 7837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    14|
|3     |LUT1   |     3|
|4     |LUT2   |     4|
|5     |LUT3   |    18|
|6     |LUT4   |    17|
|7     |LUT5   |    41|
|8     |LUT6   |    36|
|9     |MUXF7  |     8|
|10    |FDCE   |   120|
|11    |FDRE   |    20|
|12    |LD     |     8|
|13    |IBUF   |     2|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------+------+
|      |Instance          |Module                       |Cells |
+------+------------------+-----------------------------+------+
|1     |top               |                             |   309|
|2     |  DataTransfer    |fibbonacciDataExecution      |   174|
|3     |    Processor     |K2_processor                 |   143|
|4     |      DataMem     |Register_array               |    89|
|5     |      PCounter    |Counter_nBit                 |    15|
|6     |      RegiserA    |D_Register                   |    11|
|7     |      RegiserB    |D_Register_0                 |     8|
|8     |      RegiserO    |D_Register_1                 |     8|
|9     |      alu         |ALU_Block_with_CZF           |    12|
|10    |        RC        |D_Register__parameterized0   |     1|
|11    |        RZ        |D_Register__parameterized0_2 |     3|
|12    |        alu_logic |ALU                          |     8|
|13    |    pro           |fibbonacciDataProgram        |    31|
|14    |  slowed_clock    |modN_clk                     |    70|
|15    |    q             |modN_counter                 |    69|
|16    |  ssc             |sev_seg_controller           |    45|
|17    |    counter       |counter_n_bit                |    45|
+------+------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 137 ; free virtual = 7830
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2012.176 ; gain = 213.406 ; free physical = 193 ; free virtual = 7886
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2012.176 ; gain = 390.125 ; free physical = 193 ; free virtual = 7886
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 30 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.176 ; gain = 0.000 ; free physical = 139 ; free virtual = 7833
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
54 Infos, 58 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2012.176 ; gain = 628.039 ; free physical = 198 ; free virtual = 7892
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2012.176 ; gain = 0.000 ; free physical = 198 ; free virtual = 7892
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rur1k/Vpro/K2_processor/K2_processor.runs/synth_1/imp_fibbonacciData.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file imp_fibbonacciData_utilization_synth.rpt -pb imp_fibbonacciData_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 25 10:18:29 2024...
