Warning: /home/labeconomia/mdiianni2/verimap_projects/swipl_z3_clpq_interpreter/src/solvers/solver_clpq.pl:3:
Warning:    Found file logic_utils relative to the current working directory.
Warning:    This behaviour is deprecated but still supported by
Warning:    the Prolog flag source_search_working_directory.
ℹ️ MaxDepth impostato a: 50
✅ INCORRECT/FF FOUND: x_17270:int=x_17270:int,true,or(not(x_17288),not(x_17292),not(x_17296))and(not(x_17288)or x_17288 and x_17296)and(not(x_17288)or not(x_17338))and(not(x_17354)or x_17354 and x_17288)and x_17354=true and x_17376=x_17270


Ho raggiunto la terminazione dell'albero


--- ALL SAT BRANCHES FOUND (MaxDepths = 50) ---
--- SAT MODEL ---

--- CLPQ Constraints ---
--- CLPQ Constraints ---
x_17354=true
x_17376=x_17270
CLPQ result: UNSAT
--- END CLPQ CHECK ---

--- FINAL MODEL (Z3) ---
Z3 Model (pretty):
model{constants:[x_17270=2,x_17288=true,x_17292=false,x_17296=true,x_17338=false,x_17354=true,x_17376=2],functions:[]}

