ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Apr 21, 2023 at 14:06:29 CST
ncverilog
	/home/YuChengWang/DIC/HW3/sim/testfixture.sv
	/home/YuChengWang/DIC/HW3/src/AEC.v
	+incdir+/home/YuChengWang/DIC/HW3/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="AEC.fsdb"
Recompiling... reason: file '../sim/testfixture.sv' is newer than expected.
	expected: Fri Apr 21 14:06:04 2023
	actual:   Fri Apr 21 14:06:25 2023
file: /home/YuChengWang/DIC/HW3/sim/testfixture.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: /home/YuChengWang/DIC/HW3/src/AEC.v
ncvlog: *W,SPDUSD: Include directory /home/YuChengWang/DIC/HW3/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testfixture:sv <0x5bb55bd1>
			streams:  14, words: 37185
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               31      31
		Scalar wires:             5       -
		Vectored wires:           2       -
		Always blocks:           10      10
		Initial blocks:           8       8
		Cont. assignments:        3       3
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'AEC.fsdb'
*Verdi* : Begin traversing the scope (testfixture), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
----------------------------------------------
---------------Start Simulation---------------
----------------------------------------------
Case1 : Use "+" and "-" operation. (Each answer 2 point)
 Pattern  1 : 1+2= 
 Expected answer:  3 | get:  3 --> Pass
 Pattern  2 : 1+3+4-5= 
 Expected answer:  3 | get:  3 --> Pass
 Pattern  3 : 5-1+5= 
 Expected answer:  9 | get:  9 --> Pass
 Pattern  4 : 1+1+1+1+1-5= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern  5 : 0+0+0+0+0= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern  6 : b+1= 
 Expected answer: 12 | get: 12 --> Pass
 Pattern  7 : a-1= 
 Expected answer:  9 | get:  9 --> Pass
 Pattern  8 : 5+5-a= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern  9 : a-a+d-0+d= 
 Expected answer: 26 | get: 26 --> Pass
 Pattern 10 : e+e+e+e+e= 
 Expected answer: 70 | get: 70 --> Pass
 Pattern 11 : 3+2-5+2+1= 
 Expected answer:  3 | get:  3 --> Pass
 Pattern 12 : 0+0+1-1+0= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 13 : a+b+c-c-b-a= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 14 : a-a+b+c-b-1-b= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 15 : 1+2+3+4+5= 
 Expected answer: 15 | get: 15 --> Pass
 Pattern 16 : 9-3+1= 
 Expected answer:  7 | get:  7 --> Pass
 Pattern 17 : f+f+f-1+f+f= 
 Expected answer: 74 | get: 74 --> Pass
 Pattern 18 : 5+5-a+f= 
 Expected answer: 15 | get: 15 --> Pass
 Pattern 19 : a-a+d-0+d= 
 Expected answer: 26 | get: 26 --> Pass
 Pattern 20 : e+e+e+e+e= 
 Expected answer: 70 | get: 70 --> Pass

Case2 : Use "+" and "-" and "*" operation. (Each answer 2 point)
 Pattern 21 : 1*1= 
 Expected answer:  1 | get:  1 --> Pass
 Pattern 22 : 0*0= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 23 : e*0= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 24 : 1-1+3*3= 
 Expected answer:  9 | get:  9 --> Pass
 Pattern 25 : a*a-a-a= 
 Expected answer: 80 | get: 80 --> Pass
 Pattern 26 : a-2*5= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 27 : e*1+5*2= 
 Expected answer: 24 | get: 24 --> Pass
 Pattern 28 : 0*0+a*a-5*5= 
 Expected answer: 75 | get: 75 --> Pass
 Pattern 29 : 5+b*b-a*a= 
 Expected answer: 26 | get: 26 --> Pass
 Pattern 30 : 1*2*2*2*1*3-1= 
 Expected answer: 23 | get: 23 --> Pass
 Pattern 31 : f*1+f*0+f*1= 
 Expected answer: 30 | get: 30 --> Pass
 Pattern 32 : a+e-1*2*3*4+1= 
 Expected answer:  1 | get:  1 --> Pass
 Pattern 33 : a*1-2*2+2*1= 
 Expected answer:  8 | get:  8 --> Pass
 Pattern 34 : f*7+b-b-6= 
 Expected answer: 99 | get: 99 --> Pass
 Pattern 35 : a*a-a-a= 
 Expected answer: 80 | get: 80 --> Pass
 Pattern 36 : a-2*5= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 37 : e*1+5*2= 
 Expected answer: 24 | get: 24 --> Pass
 Pattern 38 : 0*0+a*a-5*5= 
 Expected answer: 75 | get: 75 --> Pass
 Pattern 39 : 0*a*b*c*d*e*f= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 40 : 1*2*3*4*5-a-b= 
 Expected answer: 99 | get: 99 --> Pass

Case3 : Use "+" and "-" and "*" and "()" operation. (Each answer 1 point)
 Pattern 41 : 1+2-(1+1)= 
 Expected answer:  1 | get:  1 --> Pass
 Pattern 42 : 5-(2+3)+1=  
 Expected answer:  1 | get:  1 --> Pass
 Pattern 43 : 8-2*(3+1)+2= 
 Expected answer:  2 | get:  2 --> Pass
 Pattern 44 : 5+6*2-(3+1)= 
 Expected answer: 13 | get: 13 --> Pass
 Pattern 45 : 5-(3+1)+6*2=  
 Expected answer: 13 | get: 13 --> Pass
 Pattern 46 : 1+(5-2)*(3+1)-2= 
 Expected answer: 11 | get: 11 --> Pass
 Pattern 47 : 1*(c-a)+2*(3-1)= 
 Expected answer:  6 | get:  6 --> Pass
 Pattern 48 : a*1*1*1-2*(1+2)= 
 Expected answer:  4 | get:  4 --> Pass
 Pattern 49 : 5+(5*3-3)-0*e= 
 Expected answer: 17 | get: 17 --> Pass
 Pattern 50 : 5+1*(1-1)*2+3= 
 Expected answer:  8 | get:  8 --> Pass
 Pattern 51 : 1*(1-1)+(2-2)= 
 Expected answer:  0 | get:  0 --> Pass
 Pattern 52 : (9-2)*4+a*5-2*2= 
 Expected answer: 74 | get: 74 --> Pass
 Pattern 53 : (3*2+2)-(1+2)*2= 
 Expected answer:  2 | get:  2 --> Pass
 Pattern 54 : f-(f*1)+(f*2)= 
 Expected answer: 30 | get: 30 --> Pass
 Pattern 55 : a*a+a+b-(a*b)= 
 Expected answer: 11 | get: 11 --> Pass
 Pattern 56 : f*5-5*5+(1-1)= 
 Expected answer: 50 | get: 50 --> Pass
 Pattern 57 : (1+2)= 
 Expected answer:  3 | get:  3 --> Pass
 Pattern 58 : (1+2)+(2*3)= 
 Expected answer:  9 | get:  9 --> Pass
 Pattern 59 : (1-1)*(c-a)+3-1= 
 Expected answer:  2 | get:  2 --> Pass
 Pattern 60 : ((2-1)*(c-a))= 
 Expected answer:  2 | get:  2 --> Pass


         _        
     _.-(_)._     
   .'________'.   
  [____________]      Congraultaions!!! You past all patterns! Your score is 100.
  /  / .\/. \  \      Total use 1463 cycles to complete simulation.
  |  \__/\__/  | 
  \            /  
  /'._  \_/ _.'\ 
 /_   `''''`   _\ 
(__/    '|    \ _|
  |_____'|_____|  
   '----------' 
Simulation complete via $finish(1) at time 38038 NS + 1
../sim/testfixture.sv:193 					$finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Apr 21, 2023 at 14:06:30 CST  (total: 00:00:01)
