{"vcs1":{"timestamp_begin":1683058286.805282045, "rt":10.49, "ut":0.30, "st":0.14}}
{"vcselab":{"timestamp_begin":1683058297.367538788, "rt":5.89, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1683058303.333623520, "rt":2.86, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683058285.904214270}
{"VCS_COMP_START_TIME": 1683058285.904214270}
{"VCS_COMP_END_TIME": 1683058306.344615348}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 341148}}
{"stitch_vcselab": {"peak_mem": 238976}}
