// Seed: 1093541072
module module_0 (
    input supply1 id_0,
    output tri0 id_1,
    input supply0 id_2
    , id_13,
    output tri id_3,
    input tri1 id_4,
    input tri0 id_5,
    input wor id_6,
    output supply1 id_7,
    input tri id_8,
    input wor id_9,
    output wire id_10,
    output wor id_11
    , id_14
);
  wire id_15;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    output tri1 id_2,
    output uwire id_3,
    output wire id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input wire id_8,
    inout wire id_9,
    input wor id_10,
    output supply0 id_11,
    input supply0 id_12
    , id_15,
    input supply0 id_13
);
  parameter id_16 = 1;
  wire  id_17;
  logic id_18;
  ;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_6,
      id_2,
      id_13,
      id_13,
      id_6,
      id_5,
      id_6,
      id_10,
      id_5,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
