#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27a7e60 .scope module, "bits_to_real" "bits_to_real" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "bit_rep"
    .port_info 1 /OUTPUT 32 "real_val"
o0x7fb9b5238018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x27a8cf0_0 .net "bit_rep", 31 0, o0x7fb9b5238018;  0 drivers
v0x27f3e20_0 .var "exp_adjusted", 7 0;
v0x27f3f00_0 .net "exponent", 7 0, L_0x27f7b00;  1 drivers
v0x27f3ff0_0 .net "mantissa", 22 0, L_0x27f7bd0;  1 drivers
v0x27f40d0_0 .var "mantissa_scaled", 31 0;
v0x27f4200_0 .var "mantissa_with_hidden_bit", 22 0;
v0x27f42e0_0 .var "real_val", 31 0;
v0x27f43c0_0 .net "sign", 0 0, L_0x27f7a00;  1 drivers
v0x27f4480_0 .var "temp_real_val", 31 0;
E_0x27acf80/0 .event edge, v0x27f3f00_0, v0x27f3ff0_0, v0x27f4200_0, v0x27f3e20_0;
E_0x27acf80/1 .event edge, v0x27f43c0_0, v0x27f40d0_0, v0x27f4480_0;
E_0x27acf80 .event/or E_0x27acf80/0, E_0x27acf80/1;
L_0x27f7a00 .part o0x7fb9b5238018, 31, 1;
L_0x27f7b00 .part o0x7fb9b5238018, 23, 8;
L_0x27f7bd0 .part o0x7fb9b5238018, 0, 23;
S_0x27b1280 .scope module, "lcg_prng" "lcg_prng" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load_seed"
    .port_info 3 /INPUT 8 "seed_data"
    .port_info 4 /OUTPUT 8 "prng_data"
    .port_info 5 /OUTPUT 1 "prng_done"
P_0x27cb380 .param/l "N" 0 3 2, +C4<00000000000000000000000000001000>;
P_0x27cb3c0 .param/l "OUTPUT_TYPE" 0 3 3, +C4<00000000000000000000000000000000>;
v0x27f4710_0 .var "a", 7 0;
v0x27f4810_0 .var "c", 7 0;
o0x7fb9b5238288 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f48f0_0 .net "clk", 0 0, o0x7fb9b5238288;  0 drivers
o0x7fb9b52382b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f4990_0 .net "load_seed", 0 0, o0x7fb9b52382b8;  0 drivers
v0x27f4a50_0 .var "m", 8 0;
v0x27f4b30_0 .var "prng_data", 7 0;
v0x27f4c10_0 .var "prng_done", 0 0;
o0x7fb9b5238378 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f4cd0_0 .net "reset", 0 0, o0x7fb9b5238378;  0 drivers
o0x7fb9b52383a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x27f4d90_0 .net "seed_data", 7 0, o0x7fb9b52383a8;  0 drivers
v0x27f4f00_0 .var "state", 7 0;
E_0x27f4650 .event edge, v0x27f4f00_0;
E_0x27f46b0/0 .event negedge, v0x27f4cd0_0;
E_0x27f46b0/1 .event posedge, v0x27f48f0_0;
E_0x27f46b0 .event/or E_0x27f46b0/0, E_0x27f46b0/1;
S_0x27aa4c0 .scope module, "lfsr" "lfsr" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load_seed"
    .port_info 3 /INPUT 8 "seed_data"
    .port_info 4 /OUTPUT 1 "lfsr_done"
    .port_info 5 /OUTPUT 8 "lfsr_data"
P_0x27cd1e0 .param/l "N" 0 4 2, +C4<00000000000000000000000000001000>;
L_0x27f7c70 .functor BUFZ 8, v0x27f6100_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x28083f0 .functor XOR 1, L_0x2808260, L_0x2808350, C4<0>, C4<0>;
L_0x2808630 .functor XOR 1, L_0x28083f0, L_0x2808500, C4<0>, C4<0>;
L_0x2808790 .functor XOR 1, L_0x2808630, L_0x28086f0, C4<0>, C4<0>;
L_0x7fb9b51ef0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27f5120_0 .net/2u *"_s10", 0 0, L_0x7fb9b51ef0a8;  1 drivers
L_0x7fb9b51ef0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27f5220_0 .net/2u *"_s12", 0 0, L_0x7fb9b51ef0f0;  1 drivers
v0x27f5300_0 .net *"_s17", 0 0, L_0x2808260;  1 drivers
v0x27f53c0_0 .net *"_s19", 0 0, L_0x2808350;  1 drivers
v0x27f54a0_0 .net *"_s2", 31 0, L_0x27f7d40;  1 drivers
v0x27f5580_0 .net *"_s20", 0 0, L_0x28083f0;  1 drivers
v0x27f5660_0 .net *"_s23", 0 0, L_0x2808500;  1 drivers
v0x27f5740_0 .net *"_s24", 0 0, L_0x2808630;  1 drivers
v0x27f5820_0 .net *"_s27", 0 0, L_0x28086f0;  1 drivers
L_0x7fb9b51ef018 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27f5990_0 .net *"_s5", 22 0, L_0x7fb9b51ef018;  1 drivers
L_0x7fb9b51ef060 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v0x27f5a70_0 .net/2u *"_s6", 31 0, L_0x7fb9b51ef060;  1 drivers
v0x27f5b50_0 .net *"_s8", 0 0, L_0x2807ed0;  1 drivers
o0x7fb9b5238768 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f5c10_0 .net "clk", 0 0, o0x7fb9b5238768;  0 drivers
v0x27f5cd0_0 .var "cnt", 8 0;
v0x27f5db0_0 .net "feedback", 0 0, L_0x2808790;  1 drivers
v0x27f5e70_0 .net "lfsr_data", 7 0, L_0x27f7c70;  1 drivers
v0x27f5f50_0 .net "lfsr_done", 0 0, L_0x28080a0;  1 drivers
v0x27f6100_0 .var "lfsr_reg", 7 0;
o0x7fb9b5238888 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f61a0_0 .net "load_seed", 0 0, o0x7fb9b5238888;  0 drivers
o0x7fb9b52388b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x27f6240_0 .net "reset", 0 0, o0x7fb9b52388b8;  0 drivers
o0x7fb9b52388e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x27f6300_0 .net "seed_data", 7 0, o0x7fb9b52388e8;  0 drivers
E_0x27a8db0/0 .event negedge, v0x27f6240_0;
E_0x27a8db0/1 .event posedge, v0x27f5c10_0;
E_0x27a8db0 .event/or E_0x27a8db0/0, E_0x27a8db0/1;
L_0x27f7d40 .concat [ 9 23 0 0], v0x27f5cd0_0, L_0x7fb9b51ef018;
L_0x2807ed0 .cmp/eq 32, L_0x27f7d40, L_0x7fb9b51ef060;
L_0x28080a0 .functor MUXZ 1, L_0x7fb9b51ef0f0, L_0x7fb9b51ef0a8, L_0x2807ed0, C4<>;
L_0x2808260 .part v0x27f6100_0, 7, 1;
L_0x2808350 .part v0x27f6100_0, 5, 1;
L_0x2808500 .part v0x27f6100_0, 4, 1;
L_0x28086f0 .part v0x27f6100_0, 3, 1;
S_0x27d6090 .scope module, "tb_lcg_prng" "tb_lcg_prng" 5 2;
 .timescale 0 0;
P_0x27c06d0 .param/l "N" 0 5 5, +C4<00000000000000000000000000001000>;
P_0x27c0710 .param/l "OUTPUT_TYPE" 0 5 6, +C4<00000000000000000000000000000000>;
v0x27f71e0_0 .var "clk", 0 0;
v0x27f72d0_0 .var "cycle_count", 31 0;
v0x27f7390_0 .var "first_value", 7 0;
v0x27f7480_0 .var "load_seed", 0 0;
v0x27f7550_0 .var "period_detected", 0 0;
v0x27f7640_0 .net "prng_data", 7 0, v0x27f6b20_0;  1 drivers
v0x27f7700_0 .net "prng_done", 0 0, v0x27f6c10_0;  1 drivers
v0x27f77d0_0 .var "reset", 0 0;
v0x27f78a0_0 .var "seed_data", 7 0;
S_0x27f64e0 .scope module, "uut" "mt8_prng" 5 42, 6 1 0, S_0x27d6090;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "load_seed"
    .port_info 3 /INPUT 8 "seed_data"
    .port_info 4 /OUTPUT 8 "prng_data"
    .port_info 5 /OUTPUT 1 "prng_done"
P_0x27f6680 .param/l "N" 0 6 2, +C4<00000000000000000000000000001000>;
P_0x27f66c0 .param/l "OUTPUT_TYPE" 0 6 3, +C4<00000000000000000000000000000000>;
v0x27f6980_0 .net "clk", 0 0, v0x27f71e0_0;  1 drivers
v0x27f6a60_0 .net "load_seed", 0 0, v0x27f7480_0;  1 drivers
v0x27f6b20_0 .var "prng_data", 7 0;
v0x27f6c10_0 .var "prng_done", 0 0;
v0x27f6cd0_0 .net "reset", 0 0, v0x27f77d0_0;  1 drivers
v0x27f6de0_0 .net "seed_data", 7 0, v0x27f78a0_0;  1 drivers
v0x27f6ec0 .array "state", 3 0, 7 0;
v0x27f7000_0 .var "temp", 7 0;
v0x27f6ec0_0 .array/port v0x27f6ec0, 0;
v0x27f6ec0_1 .array/port v0x27f6ec0, 1;
v0x27f6ec0_2 .array/port v0x27f6ec0, 2;
v0x27f6ec0_3 .array/port v0x27f6ec0, 3;
E_0x27f6890 .event edge, v0x27f6ec0_0, v0x27f6ec0_1, v0x27f6ec0_2, v0x27f6ec0_3;
E_0x27f6920/0 .event negedge, v0x27f6cd0_0;
E_0x27f6920/1 .event posedge, v0x27f6980_0;
E_0x27f6920 .event/or E_0x27f6920/0, E_0x27f6920/1;
    .scope S_0x27a7e60;
T_0 ;
    %wait E_0x27acf80;
    %load/vec4 v0x27f3f00_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x27f3f00_0;
    %subi 127, 0, 8;
    %store/vec4 v0x27f3e20_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x27f3ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %store/vec4 v0x27f4200_0, 0, 23;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x27f3e20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x27f3ff0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 23;
    %store/vec4 v0x27f4200_0, 0, 23;
T_0.1 ;
    %load/vec4 v0x27f4200_0;
    %pad/u 32;
    %ix/getv 4, v0x27f3e20_0;
    %shiftl 4;
    %store/vec4 v0x27f40d0_0, 0, 32;
    %load/vec4 v0x27f43c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x27f40d0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0x27f4480_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x27f40d0_0;
    %store/vec4 v0x27f4480_0, 0, 32;
T_0.3 ;
    %load/vec4 v0x27f4480_0;
    %store/vec4 v0x27f42e0_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x27b1280;
T_1 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x27f4710_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x27f4810_0, 0, 8;
    %pushi/vec4 256, 0, 9;
    %store/vec4 v0x27f4a50_0, 0, 9;
    %end;
    .thread T_1;
    .scope S_0x27b1280;
T_2 ;
    %wait E_0x27f46b0;
    %load/vec4 v0x27f4cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x27f4d90_0;
    %assign/vec4 v0x27f4f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f4c10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27f4990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x27f4d90_0;
    %assign/vec4 v0x27f4f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f4c10_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x27f4710_0;
    %pad/u 9;
    %load/vec4 v0x27f4f00_0;
    %pad/u 9;
    %mul;
    %load/vec4 v0x27f4810_0;
    %pad/u 9;
    %add;
    %load/vec4 v0x27f4a50_0;
    %mod;
    %pad/u 8;
    %assign/vec4 v0x27f4f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f4c10_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27b1280;
T_3 ;
    %wait E_0x27f4650;
    %load/vec4 v0x27f4f00_0;
    %store/vec4 v0x27f4b30_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x27aa4c0;
T_4 ;
    %wait E_0x27a8db0;
    %load/vec4 v0x27f6240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x27f6100_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x27f61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x27f6300_0;
    %assign/vec4 v0x27f6100_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x27f6100_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x27f5db0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x27f6100_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27aa4c0;
T_5 ;
    %wait E_0x27a8db0;
    %load/vec4 v0x27f6240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x27f5cd0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27f61a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x27f5cd0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x27f6100_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x27f5cd0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0x27f5cd0_0, 0;
    %load/vec4 v0x27f5cd0_0;
    %pad/u 32;
    %cmpi/e 254, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x27f5cd0_0, 0;
T_5.6 ;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27f64e0;
T_6 ;
    %wait E_0x27f6920;
    %load/vec4 v0x27f6cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 183, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 147, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 126, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f6c10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27f6a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x27f6de0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %load/vec4 v0x27f6de0_0;
    %pushi/vec4 165, 0, 8;
    %xor;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %load/vec4 v0x27f6de0_0;
    %pushi/vec4 90, 0, 8;
    %xor;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %load/vec4 v0x27f6de0_0;
    %inv;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27f6c10_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %store/vec4 v0x27f7000_0, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %load/vec4 v0x27f7000_0;
    %load/vec4 v0x27f7000_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %xor;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27f6ec0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27f6c10_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27f64e0;
T_7 ;
    %wait E_0x27f6890;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27f6ec0, 4;
    %store/vec4 v0x27f6b20_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27d6090;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f71e0_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x27f71e0_0;
    %inv;
    %store/vec4 v0x27f71e0_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x27d6090;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f77d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f7480_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x27f78a0_0, 0, 8;
    %vpi_call 5 77 "$dumpfile", "lcg_prng_waveform.vcd" {0 0 0};
    %vpi_call 5 78 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x27d6090 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f77d0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f77d0_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 42, 0, 8;
    %store/vec4 v0x27f78a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f7480_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f7480_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27f72d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27f7550_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v0x27f7640_0;
    %store/vec4 v0x27f7390_0, 0, 8;
    %vpi_call 5 123 "$display", "First PRNG Output: %d", v0x27f7390_0 {0 0 0};
T_9.0 ;
    %delay 10, 0;
    %load/vec4 v0x27f72d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x27f72d0_0, 0, 32;
    %vpi_call 5 130 "$display", "Cycle %d: PRNG Output: %d", v0x27f72d0_0, v0x27f7640_0 {0 0 0};
    %load/vec4 v0x27f7640_0;
    %load/vec4 v0x27f7390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x27f72d0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.1, 8;
    %vpi_call 5 133 "$display", "PRNG Output repeats after %d cycles at time %t", v0x27f72d0_0, $time {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27f7550_0, 0, 1;
    %vpi_call 5 135 "$finish" {0 0 0};
T_9.1 ;
    %pushi/vec4 300, 0, 32;
    %load/vec4 v0x27f72d0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_9.3, 5;
    %vpi_call 5 140 "$display", "Simulation completed after 300 cycles." {0 0 0};
    %vpi_call 5 141 "$stop" {0 0 0};
T_9.3 ;
    %jmp T_9.0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "bits_to_real.v";
    "fp_prng.v";
    "prng.v";
    "tb.v";
    "mt_prng.v";
