[36m[INFO]: 
	___   ____   ___  ____   _       ____  ____     ___
	/   \ |    \ /  _]|    \ | |     /    ||    \   /  _]
	|     ||  o  )  [_ |  _  || |    |  o  ||  _  | /  [_
	|  O  ||   _/    _]|  |  || |___ |     ||  |  ||    _]
	|     ||  | |   [_ |  |  ||     ||  _  ||  |  ||   [_
	\___/ |__| |_____||__|__||_____||__|__||__|__||_____|

[37m
[36m[INFO]: Version: v0.12-4-g3f66c6e[37m
[36m[INFO]: Running non-interactively[37m
[36m[INFO]: Using design configuration at /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[36m[INFO]: Sourcing Configurations from /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[36m[INFO]: PDKs root directory: /home/ubuntu/openlane/pdks[37m
[36m[INFO]: PDK: sky130A[37m
[36m[INFO]: Setting PDKPATH to /home/ubuntu/openlane/pdks/sky130A[37m
[36m[INFO]: Standard Cell Library: sky130_fd_sc_hd[37m
[36m[INFO]: Sourcing Configurations from /openLANE_flow/designs/i3c_slow_counters/config.tcl[37m
[33m[WARNING]: Removing exisiting run /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC[37m
[36m[INFO]: Current run directory is /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC[37m
[36m[INFO]: Preparing LEF Files[37m
[36m[INFO]: Extracting the number of available metal layers from /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef[37m
[36m[INFO]: The number of available metal layers is 6[37m
[36m[INFO]: The available metal layers are li1 met1 met2 met3 met4 met5[37m
[36m[INFO]: Merging LEF Files...[37m
mergeLef.py : Merging LEFs
sky130_ef_sc_hd__fill_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__fill_12.lef: MACROs matched found: 1
sky130_ef_sc_hd__decap_12.lef: SITEs matched found: 0
sky130_ef_sc_hd__decap_12.lef: MACROs matched found: 1
sky130_fd_sc_hd.lef: SITEs matched found: 0
sky130_fd_sc_hd.lef: MACROs matched found: 437
sky130_ef_sc_hd__fakediode_2.lef: SITEs matched found: 0
sky130_ef_sc_hd__fakediode_2.lef: MACROs matched found: 1
mergeLef.py : Merging LEFs complete
[36m[INFO]: Trimming Liberty...[37m
[36m[INFO]: Generating Exclude List...[37m
[36m[INFO]: Storing configs into config.tcl ...[37m
[36m[INFO]: Preparation complete[37m
[36m[INFO]: Running Synthesis...[37m
[36m[INFO]: current step index: 1[37m

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/sync_autonomous.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/sync_autonomous.v' to AST representation.
Generating RTLIL representation for module `\SYNC_AClr_S2C'.
Generating RTLIL representation for module `\SYNC_ASelfClr_LVL_S2C_Seq2'.
Generating RTLIL representation for module `\SYNC_ASelfClr_S2C_Seq2'.
Generating RTLIL representation for module `\SYNC_ASelfClr_C2S_Seq2'.
Generating RTLIL representation for module `\SYNC_S2B'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v' to AST representation.
Generating RTLIL representation for module `\i3c_slow_counters'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/sync_support.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v' to AST representation.
Generating RTLIL representation for module `\SYNC_2PH_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_2PH_LVL_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_2PH_LVLH_S2C_STATE'.
Generating RTLIL representation for module `\SYNC_Pulse_S2C'.
Generating RTLIL representation for module `\SYNC_ASet_Seq2'.
Generating RTLIL representation for module `\SYNC_AClr_Seq2'.
Generating RTLIL representation for module `\SYNC_S2C'.
Generating RTLIL representation for module `\SYNC_C2S'.
Generating RTLIL representation for module `\SYNC_AClr_C2S'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openLANE_flow/designs/i3c_slow_counters/src/i3c_params.v
Parsing SystemVerilog input from `/openLANE_flow/designs/i3c_slow_counters/src/i3c_params.v' to AST representation.
Successfully finished Verilog frontend.

5. Generating Graphviz representation of design.
Writing dot description to `/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/synthesis/hierarchy.dot'.
Dumping module i3c_slow_counters to page 1.

6. Executing HIERARCHY pass (managing design hierarchy).

6.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     \SYNC_S2C
Parameter \WIDTH = 1

6.2. Executing AST frontend in derive mode using pre-parsed AST for module `\SYNC_S2C'.
Parameter \WIDTH = 1
Generating RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.
Parameter \WIDTH = 1
Found cached RTLIL representation for module `$paramod\SYNC_S2C\WIDTH=1'.

6.3. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1

6.4. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1
Removing unused module `\SYNC_AClr_C2S'.
Removing unused module `\SYNC_C2S'.
Removing unused module `\SYNC_S2C'.
Removing unused module `\SYNC_AClr_Seq2'.
Removing unused module `\SYNC_ASet_Seq2'.
Removing unused module `\SYNC_Pulse_S2C'.
Removing unused module `\SYNC_2PH_LVLH_S2C_STATE'.
Removing unused module `\SYNC_2PH_LVL_S2C_STATE'.
Removing unused module `\SYNC_2PH_S2C_STATE'.
Removing unused module `\SYNC_S2B'.
Removing unused module `\SYNC_ASelfClr_C2S_Seq2'.
Removing unused module `\SYNC_ASelfClr_S2C_Seq2'.
Removing unused module `\SYNC_ASelfClr_LVL_S2C_Seq2'.
Removing unused module `\SYNC_AClr_S2C'.
Removed 14 unused modules.

7. Executing TRIBUF pass.

8. Executing SYNTH pass.

8.1. Executing HIERARCHY pass (managing design hierarchy).

8.1.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1

8.1.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Used module:     $paramod\SYNC_S2C\WIDTH=1
Removed 0 unused modules.

8.2. Executing PROC pass (convert processes to netlists).

8.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

8.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104 in module i3c_slow_counters.
Marked 5 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78 in module i3c_slow_counters.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68 in module i3c_slow_counters.
Marked 3 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56 in module i3c_slow_counters.
Marked 1 switch rules as full_case in process $proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179 in module $paramod\SYNC_S2C\WIDTH=1.
Removed a total of 0 dead cases.

8.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 0 assignments to connections.

8.2.4. Executing PROC_INIT pass (extract init attributes).

8.2.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Found async reset \RSTn in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Found async reset \rst_n in `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.

8.2.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
     1/2: $0\hj_done[0:0]
     2/2: $0\hj_cnt[1:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
     1/1: $0\mid_cnt[6:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
     1/1: $0\scl_check_idle_n[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
     1/1: $0\scl_check_idle[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
     1/3: $0\check_idle[0:0]
     2/3: $0\check_idle_n[0:0]
     3/3: $0\request_start[0:0]
Creating decoders for process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
     1/1: $0\microsec_cnt[5:0]
Creating decoders for process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
     1/1: $0\clk_copy[0:0]

8.2.7. Executing PROC_DLATCH pass (convert process syncs to latches).

8.2.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\i3c_slow_counters.\hj_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
  created $adff cell `$procdff$265' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\hj_done' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
  created $adff cell `$procdff$266' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\mid_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
  created $adff cell `$procdff$267' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\scl_check_idle_n' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
  created $adff cell `$procdff$268' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\scl_check_idle' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
  created $adff cell `$procdff$269' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\request_start' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$270' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\check_idle_n' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$271' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\check_idle' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
  created $adff cell `$procdff$272' with positive edge clock and negative level reset.
Creating register for signal `\i3c_slow_counters.\microsec_cnt' using process `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
  created $adff cell `$procdff$273' with positive edge clock and negative level reset.
Creating register for signal `$paramod\SYNC_S2C\WIDTH=1.\clk_copy' using process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
  created $adff cell `$procdff$274' with positive edge clock and negative level reset.

8.2.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 7 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:278$104'.
Found and cleaned up 8 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:253$87'.
Found and cleaned up 1 empty switch in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:232$82'.
Found and cleaned up 1 empty switch in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:227$78'.
Found and cleaned up 3 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:194$68'.
Found and cleaned up 4 empty switches in `\i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Removing empty process `i3c_slow_counters.$proc$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:182$56'.
Removing empty process `$paramod\SYNC_S2C\WIDTH=1.$proc$/openLANE_flow/designs/i3c_slow_counters/src/sync_support.v:322$179'.
Cleaned up 24 empty switches.

8.3. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\SYNC_S2C\WIDTH=1.
<suppressed ~3 debug messages>

8.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~21 debug messages>

8.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 36 unused cells and 105 unused wires.
<suppressed ~39 debug messages>

8.6. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
found and reported 0 problems.

8.7. Executing OPT pass (performing simple optimizations).

8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$248: \request_start -> 1'1
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
    New ctrl vector for $mux cell $procmux$248: { }
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 1 changes.

8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.7.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.7.13. Executing OPT_DFF pass (perform DFF optimizations).

8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.7.16. Finished OPT passes. (There is nothing left to do.)

8.8. Executing FSM pass (extract and optimize FSM).

8.8.1. Executing FSM_DETECT pass (finding FSMs in design).

8.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

8.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

8.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

8.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

8.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

8.9. Executing OPT pass (performing simple optimizations).

8.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~7 debug messages>

8.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$273 ($adff) from module i3c_slow_counters (D = $0\microsec_cnt[5:0], Q = \microsec_cnt).
Adding EN signal on $procdff$272 ($adff) from module i3c_slow_counters (D = $0\check_idle[0:0], Q = \check_idle).
Adding EN signal on $procdff$271 ($adff) from module i3c_slow_counters (D = $0\check_idle_n[0:0], Q = \check_idle_n).
Adding EN signal on $procdff$269 ($adff) from module i3c_slow_counters (D = $not$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:231$81_Y, Q = \scl_check_idle).
Adding EN signal on $procdff$268 ($adff) from module i3c_slow_counters (D = $not$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:236$85_Y, Q = \scl_check_idle_n).
Adding EN signal on $procdff$267 ($adff) from module i3c_slow_counters (D = $0\mid_cnt[6:0], Q = \mid_cnt).

8.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

8.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.9.9. Rerunning OPT passes. (Maybe there is more to do..)

8.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

8.9.13. Executing OPT_DFF pass (perform DFF optimizations).

8.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.16. Rerunning OPT passes. (Maybe there is more to do..)

8.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.9.20. Executing OPT_DFF pass (perform DFF optimizations).

8.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.9.23. Finished OPT passes. (There is nothing left to do.)

8.10. Executing WREDUCE pass (reducing word size of cells).
Removed cell i3c_slow_counters.$procmux$214 ($mux).
Removed cell i3c_slow_counters.$procmux$227 ($mux).
Removed cell i3c_slow_counters.$procmux$221 ($mux).
Removed cell i3c_slow_counters.$procmux$217 ($mux).
Removed top 5 bits (of 6) from port B of cell i3c_slow_counters.$add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63 ($add).
Removed top 1 bits (of 2) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$283 ($ne).
Removed top 1 bits (of 7) from port B of cell i3c_slow_counters.$ne$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:265$96 ($ne).
Removed top 6 bits (of 7) from port B of cell i3c_slow_counters.$add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97 ($add).
Removed top 1 bits (of 7) from port B of cell i3c_slow_counters.$eq$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:275$102 ($eq).
Removed cell i3c_slow_counters.$procmux$243 ($mux).
Removed cell i3c_slow_counters.$procmux$255 ($mux).
Removed cell i3c_slow_counters.$procmux$237 ($mux).
Removed top 2 bits (of 4) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$276 ($ne).
Removed cell i3c_slow_counters.$procmux$260 ($mux).
Removed top 2 bits (of 5) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$295 ($ne).
Removed top 2 bits (of 5) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$293 ($ne).
Removed top 1 bits (of 3) from port B of cell i3c_slow_counters.$auto$opt_dff.cc:218:make_patterns_logic$297 ($ne).

8.11. Executing PEEPOPT pass (run peephole optimizers).

8.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

8.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module i3c_slow_counters:
  creating $macc model for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63 ($add).
  creating $macc model for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97 ($add).
  creating $alu model for $macc $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97.
  creating $alu model for $macc $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63.
  creating $alu cell for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:189$63: $auto$alumacc.cc:485:replace_alu$301
  creating $alu cell for $add$/openLANE_flow/designs/i3c_slow_counters/src/i3c_slow_counters.v:266$97: $auto$alumacc.cc:485:replace_alu$304
  created 2 $alu and 0 $macc cells.

8.14. Executing SHARE pass (SAT-based resource sharing).

8.15. Executing OPT pass (performing simple optimizations).

8.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.6. Executing OPT_DFF pass (perform DFF optimizations).

8.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

8.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.15.9. Rerunning OPT passes. (Maybe there is more to do..)

8.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~5 debug messages>

8.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.15.13. Executing OPT_DFF pass (perform DFF optimizations).

8.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.15.16. Finished OPT passes. (There is nothing left to do.)

8.16. Executing MEMORY pass.

8.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

8.16.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

8.16.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.16.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

8.16.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.16.6. Executing MEMORY_COLLECT pass (generating $mem cells).

8.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.18. Executing OPT pass (performing simple optimizations).

8.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~2 debug messages>

8.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.18.3. Executing OPT_DFF pass (perform DFF optimizations).

8.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.18.5. Finished fast OPT passes.

8.19. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

8.20. Executing OPT pass (performing simple optimizations).

8.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~4 debug messages>

8.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

8.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.20.6. Executing OPT_SHARE pass.

8.20.7. Executing OPT_DFF pass (perform DFF optimizations).

8.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

8.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

8.20.10. Finished OPT passes. (There is nothing left to do.)

8.21. Executing TECHMAP pass (map to technology primitives).

8.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

8.21.2. Continuing TECHMAP pass.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=6\Y_WIDTH=6 for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=7\Y_WIDTH=7 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=6 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=7 for cells of type $lcu.
No more expansions possible.
<suppressed ~428 debug messages>

8.22. Executing OPT pass (performing simple optimizations).

8.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~130 debug messages>

8.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
<suppressed ~132 debug messages>
Removed a total of 44 cells.

8.22.3. Executing OPT_DFF pass (perform DFF optimizations).

8.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 4 unused cells and 132 unused wires.
<suppressed ~5 debug messages>

8.22.5. Finished fast OPT passes.

8.23. Executing ABC pass (technology mapping using ABC).

8.23.1. Extracting gate netlist of module `\i3c_slow_counters' to `<abc-temp-dir>/input.blif'..
Extracted 156 gates and 186 wires to a netlist network with 29 inputs and 28 outputs.

8.23.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

8.23.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        2
ABC RESULTS:            ANDNOT cells:       41
ABC RESULTS:               MUX cells:        1
ABC RESULTS:              NAND cells:       15
ABC RESULTS:               NOR cells:        6
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:       23
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:              XNOR cells:       10
ABC RESULTS:               XOR cells:        8
ABC RESULTS:        internal signals:      129
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       28
Removing temp directory.

8.24. Executing OPT pass (performing simple optimizations).

8.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.
<suppressed ~1 debug messages>

8.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

8.24.3. Executing OPT_DFF pass (perform DFF optimizations).

8.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 143 unused wires.
<suppressed ~5 debug messages>

8.24.5. Finished fast OPT passes.

8.25. Executing HIERARCHY pass (managing design hierarchy).

8.25.1. Analyzing design hierarchy..
Top module:  \i3c_slow_counters

8.25.2. Analyzing design hierarchy..
Top module:  \i3c_slow_counters
Removed 0 unused modules.

8.26. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                150
   Number of wire bits:            181
   Number of public wires:          45
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_ANDNOT_                      41
     $_AND_                          2
     $_DFFE_PN0P_                   17
     $_DFF_PN0_                      4
     $_MUX_                          1
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8

8.27. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
found and reported 0 problems.

9. Executing SHARE pass (SAT-based resource sharing).

10. Executing OPT pass (performing simple optimizations).

10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \i3c_slow_counters..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \i3c_slow_counters.
Performed a total of 0 changes.

10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\i3c_slow_counters'.
Removed a total of 0 cells.

10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..

10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module i3c_slow_counters.

10.9. Finished OPT passes. (There is nothing left to do.)

11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 17 unused wires.
<suppressed ~17 debug messages>

12. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                133
   Number of wire bits:            164
   Number of public wires:          28
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                142
     $_ANDNOT_                      41
     $_AND_                          2
     $_DFFE_PN0P_                   17
     $_DFF_PN0_                      4
     $_MUX_                          1
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8

mapping tbuf

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing MUXCOVER pass (mapping to wider MUXes).
Covering MUX trees in module i3c_slow_counters..
  Treeifying 1 MUXes:
    Found tree with 1 MUXes at root $abc$938$new_n102_.
    Finished treeification: Found 1 trees.
  Covering trees:
    Replaced tree at $abc$938$new_n102_: 1 MUX2, 0 MUX4, 0 MUX8, 0 MUX16
  Added a total of 0 decoder MUXes.
<suppressed ~18 debug messages>

16. Executing TECHMAP pass (map to technology primitives).

16.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux4_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX4_'.
Successfully finished Verilog frontend.

16.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

17. Executing SIMPLEMAP pass (map simple cells to gate primitives).

18. Executing TECHMAP pass (map to technology primitives).

18.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/mux2_map.v' to AST representation.
Generating RTLIL representation for module `\$_MUX_'.
Successfully finished Verilog frontend.

18.2. Continuing TECHMAP pass.
Using template \$_MUX_ for cells of type $_MUX_.
No more expansions possible.
<suppressed ~4 debug messages>

19. Executing SIMPLEMAP pass (map simple cells to gate primitives).

20. Executing TECHMAP pass (map to technology primitives).

20.1. Executing Verilog-2005 frontend: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

20.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

22. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

22.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\i3c_slow_counters':
  mapped 21 $_DFF_PN0_ cells to \sky130_fd_sc_hd__dfrtp_2 cells.

23. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                154
   Number of wire bits:            185
   Number of public wires:          28
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                159
     $_ANDNOT_                      41
     $_AND_                          2
     $_MUX_                         17
     $_NAND_                        15
     $_NOR_                          6
     $_NOT_                          6
     $_ORNOT_                        9
     $_OR_                          23
     $_XNOR_                        10
     $_XOR_                          8
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__mux2_1         1

[INFO]: ABC: WireLoad : S_4

24. Executing ABC pass (technology mapping using ABC).

24.1. Extracting gate netlist of module `\i3c_slow_counters' to `/tmp/yosys-abc-NZjfDY/input.blif'..
Extracted 137 gates and 167 wires to a netlist network with 30 inputs and 26 outputs.

24.1.1. Executing ABC.
Running ABC command: /build/bin/yosys-abc -s -f /tmp/yosys-abc-NZjfDY/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-NZjfDY/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-NZjfDY/input.blif 
ABC: + read_lib -w /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.08 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.12 sec
ABC: Memory =    7.77 MB. Time =     0.12 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/synthesis/yosys.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_8".
ABC: Setting output load to be 17.650000.
ABC: + read_constr /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/synthesis/yosys.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 10000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 10000 
ABC: + buffer -N 5 -S 1000.0 
ABC: Node 109 has dup fanin 63.
ABC: Node 109 has dup fanin 63.
ABC: Node 130 has dup fanin 74.
ABC: Node 130 has dup fanin 74.
ABC: Node 141 has dup fanin 15.
ABC: Node 141 has dup fanin 70.
ABC: Node 141 has dup fanin 15.
ABC: Node 141 has dup fanin 70.
ABC: Node 142 has dup fanin 16.
ABC: Node 142 has dup fanin 69.
ABC: Node 142 has dup fanin 16.
ABC: Node 142 has dup fanin 69.
ABC: + upsize -D 10000 
ABC: Current delay (2424.84 ps) does not exceed the target delay (10000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 10000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =     91 ( 36.3 %)   Cap =  8.8 ff (  5.1 %)   Area =      656.88 ( 63.7 %)   Delay =  2200.23 ps  ( 27.5 %)               
ABC: Path  0 --      13 : 0    5 pi                      A =   0.00  Df =  15.3  -10.0 ps  S =  29.3 ps  Cin =  0.0 ff  Cout =  12.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      74 : 1    2 sky130_fd_sc_hd__inv_2  A =   3.75  Df =  38.9   -3.6 ps  S =  25.8 ps  Cin =  4.5 ff  Cout =   4.0 ff  Cmax = 331.4 ff  G =   85  
ABC: Path  2 --      77 : 4    3 sky130_fd_sc_hd__or4b_2 A =  10.01  Df = 747.0 -527.7 ps  S = 136.0 ps  Cin =  1.5 ff  Cout =  11.9 ff  Cmax = 265.5 ff  G =  767  
ABC: Path  3 --      78 : 1    3 sky130_fd_sc_hd__inv_2  A =   3.75  Df = 842.1 -577.1 ps  S =  61.1 ps  Cin =  4.5 ff  Cout =   8.5 ff  Cmax = 331.4 ff  G =  184  
ABC: Path  4 --      79 : 3    4 sky130_fd_sc_hd__and3_2 A =   7.51  Df =1052.8 -565.4 ps  S =  82.1 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 309.5 ff  G =  719  
ABC: Path  5 --     111 : 2    3 sky130_fd_sc_hd__nor2_2 A =   6.26  Df =1128.1 -426.5 ps  S = 252.5 ps  Cin =  4.4 ff  Cout =  21.5 ff  Cmax = 141.9 ff  G =  483  
ABC: Path  6 --     115 : 2    5 sky130_fd_sc_hd__or2_2  A =   6.26  Df =1442.6 -541.8 ps  S =  84.0 ps  Cin =  1.5 ff  Cout =  13.8 ff  Cmax = 299.4 ff  G =  898  
ABC: Path  7 --     121 : 5    1 sky130_fd_sc_hd__a32o_2 A =  11.26  Df =2200.2 -308.5 ps  S = 123.3 ps  Cin =  2.3 ff  Cout =  17.6 ff  Cmax = 264.6 ff  G =  755  
ABC: Start-point = pi12 (\microsec_cnt [1]).  End-point = po10 ($auto$rtlil.cc:2290:MuxGate$1073).
ABC: + print_stats -m 
ABC: netlist                       : i/o =   30/   26  lat =    0  nd =    91  edge =    234  area =656.83  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-NZjfDY/output.blif 

24.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:       29
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:        internal signals:      111
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       26
Removing temp directory.

25. Executing SETUNDEF pass (replace undef values with defined constants).

26. Executing HILOMAP pass (mapping to constant drivers).

27. Executing SPLITNETS pass (splitting up multi-bit signals).

28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \i3c_slow_counters..
Removed 0 unused cells and 172 unused wires.
<suppressed ~1 debug messages>

29. Executing INSBUF pass (insert buffer cells for connected wires).

30. Executing CHECK pass (checking for obvious problems).
checking module i3c_slow_counters..
Warning: Wire i3c_slow_counters.\slow_gate is used but has no driver.
Warning: Wire i3c_slow_counters.\hold_engine is used but has no driver.
Warning: Wire i3c_slow_counters.\force_sda is used but has no driver.
Warning: Wire i3c_slow_counters.\done_60 is used but has no driver.
Warning: Wire i3c_slow_counters.\done_100 is used but has no driver.
found and reported 5 problems.

31. Printing statistics.

=== i3c_slow_counters ===

   Number of wires:                126
   Number of wire bits:            135
   Number of public wires:          39
   Number of public wire bits:      48
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                114
     sky130_fd_sc_hd__a21oi_2        1
     sky130_fd_sc_hd__a22o_2         3
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4b_2        1
     sky130_fd_sc_hd__buf_1          4
     sky130_fd_sc_hd__conb_1         1
     sky130_fd_sc_hd__dfrtp_2       21
     sky130_fd_sc_hd__inv_2         29
     sky130_fd_sc_hd__mux2_1         1
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o211ai_2       1
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o22a_2         5
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o32a_2         3
     sky130_fd_sc_hd__or2_2          7
     sky130_fd_sc_hd__or3_2          4
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '\i3c_slow_counters': 1223.673600

32. Executing Verilog backend.
Dumping module `\i3c_slow_counters'.

Warnings: 5 unique messages, 5 total
End of script. Logfile hash: 17e7743fc7, CPU: user 0.74s system 0.04s, MEM: 44.54 MB peak
Yosys 0.9+3621 (git sha1 84e9fa7, gcc 8.3.1 -fPIC -Os)
Time spent: 36% 2x abc (0 sec), 24% 4x stat (0 sec), ...
[36m[INFO]: Changing netlist from 0 to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
[36m[INFO]: current step index: 2[37m
OpenSTA 2.3.0 38b40303a8 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
tns 0.00
wns 0.00
[36m[INFO]: Synthesis was successful[37m
[36m[INFO]: Running Floorplanning...[37m
[36m[INFO]: Running Initial Floorplanning...[37m
[36m[INFO]: current step index: 3[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
[INFO IFP-0001] Added 20 rows of 120 sites.
[INFO] Extracting DIE_AREA and CORE_AREA from the floorplan
[INFO] Floorplanned on a die area of 0.0 0.0 66.35 77.07 (microns). Saving to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/floorplan/3-verilog2def.die_area.rpt.
[INFO] Floorplanned on a core area of 5.52 10.88 60.72 65.28 (microns). Saving to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/floorplan/3-verilog2def.core_area.rpt.
[36m[INFO]: Core area width: 55.2[37m
[36m[INFO]: Core area height: 54.4[37m
[33m[WARNING]: Current core area is too small for a power grid[37m
[33m[WARNING]: Minimizing the power grid!!!![37m
[36m[INFO]: Changing layout from 0 to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/3-verilog2def_openroad.def[37m
[36m[INFO]: Running IO Placement...[37m
[36m[INFO]: current step index: 4[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/3-verilog2def_openroad.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 114 components and 871 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/3-verilog2def_openroad.def
#Macro blocks found: 0
Using 5u default boundaries offset
Random pin placement
RandomMode Even
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/3-verilog2def_openroad.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/4-ioPlacer.def[37m
[36m[INFO]: Running Tap/Decap Insertion...[37m
[36m[INFO]: current step index: 5[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/4-ioPlacer.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 114 components and 871 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/4-ioPlacer.def
Step 1: Cut rows...
[INFO TAP-0001] Macro blocks found: 0
[INFO TAP-0002] #Original rows: 20
[INFO TAP-0003] #Cut rows: 0
Step 2: Insert endcaps...
[INFO TAP-0004] #Endcaps inserted: 40
Step 3: Insert tapcells...
[INFO TAP-0005] #Tapcells inserted: 44
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/4-ioPlacer.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 6[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Power planning the following nets[37m
[36m[INFO]: Power: VPWR[37m
[36m[INFO]: Ground: VGND[37m
[36m[INFO]: Generating PDN...[37m
[36m[INFO]: current step index: 7[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 26 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def
[INFO] [PDNG-0016] Power Delivery Network Generator: Generating PDN
[INFO] [PDNG-0016]   config: /home/ubuntu/openlane/pdks/sky130A/libs.tech/openlane/common_pdn.tcl
[INFO] [PDNG-0008] Design Name is i3c_slow_counters
[INFO] [PDNG-0009] Reading technology data
[INFO] [PDNG-0011] ****** INFO ******
Type: stdcell, grid
    Stdcell Rails
      Layer: met1 -  width: 0.480  pitch: 2.720  offset: 0.000 
    Straps
      Layer: met4 -  width: 1.600  pitch: 18.400  offset: 9.200 
      Layer: met5 -  width: 1.600  pitch: 18.133  offset: 9.067 
    Connect: {met4 met5} {met1 met4}
Type: macro, macro_1
    Macro orientation: R0 R180 MX MY R90 R270 MXR90 MYR90
    Straps
    Connect: {met4_PIN_ver met5}
[INFO] [PDNG-0012] **** END INFO ****
[INFO] [PDNG-0013] Inserting stdcell grid - grid
[INFO] [PDNG-0015] Writing to database
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VPWR is not explicitly set.
[WARNING PSM-0022] Using voltage 0.000V for VDD network.
[INFO PSM-0026] Creating G matrix.
[INFO PSM-0028] Extracting power stripes on net VPWR.
[WARNING PSM-0030] Vsrc location at (5.520um, 10.880um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 19.707um).
[INFO PSM-0031] Number of nodes on net VPWR = 475.
[INFO PSM-0037] G matrix created sucessfully.
[INFO PSM-0040] Connection between all PDN nodes established in net VPWR.
[WARNING PSM-0016] Voltage pad location (vsrc) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0019] Voltage on net VGND is not explicitly set.
[WARNING PSM-0021] Using voltage 0.000V for ground network.
[INFO PSM-0026] Creating G matrix.
[INFO PSM-0028] Extracting power stripes on net VGND.
[WARNING PSM-0030] Vsrc location at (5.520um, 10.880um) and size =10.000um, is not located on a power stripe. Moving to closest stripe at (5.400um, 28.773um).
[INFO PSM-0031] Number of nodes on net VGND = 328.
[INFO PSM-0037] G matrix created sucessfully.
[INFO PSM-0040] Connection between all PDN nodes established in net VGND.
[36m[INFO]: PDN generation was successful.[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/floorplan/i3c_slow_counters.floorplan.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/7-pdn.def[37m
[36m[INFO]: Running Placement...[37m
[36m[INFO]: Running Global Placement...[37m
[36m[INFO]: current step index: 8[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/7-pdn.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/7-pdn.def
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: 460 2720
[INFO GPL-0004] CoreAreaLxLy: 5520 10880
[INFO GPL-0005] CoreAreaUxUy: 60720 65280
[INFO GPL-0006] NumInstances: 198
[INFO GPL-0007] NumPlaceInstances: 114
[INFO GPL-0008] NumFixedInstances: 84
[INFO GPL-0009] NumDummyInstances: 0
[INFO GPL-0010] NumNets: 135
[INFO GPL-0011] NumPins: 440
[INFO GPL-0012] DieAreaLxLy: 0 0
[INFO GPL-0013] DieAreaUxUy: 66350 77070
[INFO GPL-0014] CoreAreaLxLy: 5520 10880
[INFO GPL-0015] CoreAreaUxUy: 60720 65280
[INFO GPL-0016] CoreArea: 3002880000
[INFO GPL-0017] NonPlaceInstsArea: 205196800
[INFO GPL-0018] PlaceInstsArea: 1223673600
[INFO GPL-0019] Util(%): 43.74
[INFO GPL-0020] StdInstsArea: 1223673600
[INFO GPL-0021] MacroInstsArea: 0
Begin InitialPlace
[InitialPlace]  Iter: 1 CG Error: 0.00000003 HPWL: 2261440
[InitialPlace]  Iter: 2 CG Error: 0.00000008 HPWL: 1977508
[InitialPlace]  Iter: 3 CG Error: 0.00000009 HPWL: 1966113
[InitialPlace]  Iter: 4 CG Error: 0.00000009 HPWL: 1960288
[InitialPlace]  Iter: 5 CG Error: 0.00000009 HPWL: 1956840
End InitialPlace
[INFO GPL-0031] FillerInit: NumGCells: 117
[INFO GPL-0032] FillerInit: NumGNets: 135
[INFO GPL-0033] FillerInit: NumGPins: 440
[INFO GPL-0023] TargetDensity: 0.45
[INFO GPL-0024] AveragePlaceInstArea: 10733978
[INFO GPL-0025] IdealBinArea: 23853286
[INFO GPL-0026] IdealBinCnt: 125
[INFO GPL-0027] TotalBinArea: 3002880000
[INFO GPL-0028] BinCnt: 8 8
[INFO GPL-0029] BinSize: 6900 6800
[INFO GPL-0030] NumBins: 64
Begin NesterovInit
End NesterovInit
[NesterovSolve] Iter: 1 overflow: 0.802426 HPWL: 1167352
[NesterovSolve] Iter: 10 overflow: 0.721814 HPWL: 1297500
[NesterovSolve] Iter: 20 overflow: 0.722796 HPWL: 1296433
[NesterovSolve] Iter: 30 overflow: 0.725212 HPWL: 1296643
[NesterovSolve] Iter: 40 overflow: 0.725577 HPWL: 1296326
[NesterovSolve] Iter: 50 overflow: 0.725375 HPWL: 1296440
[NesterovSolve] Iter: 60 overflow: 0.725276 HPWL: 1296302
[NesterovSolve] Iter: 70 overflow: 0.72525 HPWL: 1296090
[NesterovSolve] Iter: 80 overflow: 0.725093 HPWL: 1296199
[NesterovSolve] Iter: 90 overflow: 0.724728 HPWL: 1296603
[NesterovSolve] Iter: 100 overflow: 0.724222 HPWL: 1296999
[NesterovSolve] Iter: 110 overflow: 0.723307 HPWL: 1297519
[NesterovSolve] Iter: 120 overflow: 0.721242 HPWL: 1298381
[NesterovSolve] Iter: 130 overflow: 0.717584 HPWL: 1299753
[NesterovSolve] Iter: 140 overflow: 0.71141 HPWL: 1301792
[NesterovSolve] Iter: 150 overflow: 0.699867 HPWL: 1305788
[NesterovSolve] Iter: 160 overflow: 0.687652 HPWL: 1312832
[NesterovSolve] Iter: 170 overflow: 0.670233 HPWL: 1326866
[NesterovSolve] Iter: 180 overflow: 0.659679 HPWL: 1345850
[NesterovSolve] Iter: 190 overflow: 0.646694 HPWL: 1373157
[NesterovSolve] Iter: 200 overflow: 0.605922 HPWL: 1396501
[NesterovSolve] Iter: 210 overflow: 0.570438 HPWL: 1427069
[NesterovSolve] Iter: 220 overflow: 0.533939 HPWL: 1472041
[NesterovSolve] Iter: 230 overflow: 0.491407 HPWL: 1506145
[NesterovSolve] Iter: 240 overflow: 0.468087 HPWL: 1562367
[NesterovSolve] Iter: 250 overflow: 0.428066 HPWL: 1599591
[NesterovSolve] Iter: 260 overflow: 0.395725 HPWL: 1643126
[NesterovSolve] Iter: 270 overflow: 0.361005 HPWL: 1685306
[NesterovSolve] Iter: 280 overflow: 0.317448 HPWL: 1719366
[NesterovSolve] Iter: 290 overflow: 0.277508 HPWL: 1758570
[NesterovSolve] Iter: 300 overflow: 0.238435 HPWL: 1791935
[NesterovSolve] Iter: 310 overflow: 0.200826 HPWL: 1832182
[NesterovSolve] Iter: 320 overflow: 0.166627 HPWL: 1869618
[NesterovSolve] Iter: 330 overflow: 0.139465 HPWL: 1894197
[NesterovSolve] Iter: 340 overflow: 0.116562 HPWL: 1922082
[NesterovSolve] Finished with Overflow: 0.099623
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
No paths found.
Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.21    0.21 ^ _184_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle_n (net)
                  0.04    0.00    0.21 ^ _137_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.26 ^ _137_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _013_ (net)
                  0.03    0.00    0.26 ^ _192_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.04    0.21    0.21 ^ _185_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle (net)
                  0.04    0.00    0.21 ^ _177_/A (sky130_fd_sc_hd__buf_1)
                  0.03    0.05    0.26 ^ _177_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _021_ (net)
                  0.03    0.00    0.26 ^ _200_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.02    0.20    0.20 ^ _200_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           sync_idle_check.scl_data (net)
                  0.02    0.00    0.20 ^ _181_/D (sky130_fd_sc_hd__dfrtp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _181_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.79   50.79 v _184_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle_n (net)
                  0.09    0.00   50.79 v _137_/A (sky130_fd_sc_hd__buf_1)
                  0.05    0.17   50.96 v _137_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _013_ (net)
                  0.05    0.00   50.96 v _192_/D (sky130_fd_sc_hd__dfrtp_2)
                                 50.96   data arrival time

                  0.00   60.00   60.00   clock core_clock_1 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.96   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.09    0.79   50.79 v _185_/Q (sky130_fd_sc_hd__dfrtp_2)
     3    0.01                           check_idle (net)
                  0.09    0.00   50.79 v _177_/A (sky130_fd_sc_hd__buf_1)
                  0.05    0.17   50.96 v _177_/X (sky130_fd_sc_hd__buf_1)
     1    0.00                           _021_ (net)
                  0.05    0.00   50.96 v _200_/D (sky130_fd_sc_hd__dfrtp_2)
                                 50.96   data arrival time

                  0.00   60.00   60.00   clock core_clock_2 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.96   data arrival time
-----------------------------------------------------------------------------
                                  8.75   slack (MET)


Startpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   40.00   40.00   clock core_clock_1 (rise edge)
                          0.00   40.00   clock network delay (ideal)
                  0.00    0.00   40.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_2)
                  0.07    0.75   40.75 v _192_/Q (sky130_fd_sc_hd__dfrtp_2)
     1    0.00                           sync_idle_check_n.scl_data (net)
                  0.07    0.00   40.75 v _182_/D (sky130_fd_sc_hd__dfrtp_2)
                                 40.75   data arrival time

                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_2)
                         -0.30   49.70   library setup time
                                 49.70   data required time
-----------------------------------------------------------------------------
                                 49.70   data required time
                                -40.75   data arrival time
-----------------------------------------------------------------------------
                                  8.95   slack (MET)


No paths found.
wns 0.00
tns 0.00
[36m[INFO]: Global placement was successful[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/floorplan/7-pdn.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def[37m
[36m[INFO]: Skipping OpenPhySyn Timing Optimizations.[37m
[36m[INFO]: Running Resizer Design Optimizations...[37m
[36m[INFO]: Generating Exclude List...[37m
[36m[INFO]: Creating ::env(DONT_USE_CELLS)...[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 198 components and 1119 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 135 nets and 414 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
[INFO RSZ-0027] Inserted 18 input buffers.
[INFO RSZ-0028] Inserted 5 output buffers.
[INFO RSZ-0034] Found 1 slew violations.
[INFO RSZ-0036] Found 1 capacitance violations.
[INFO RSZ-0038] Inserted 1 buffers in 1 nets.
[INFO RSZ-0039] Resized 80 instances.
Design Stats
--------------------------------
total instances           222
multi row instances         0
fixed instances            84
nets                      161
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1258.7 u^2
utilization                45 %
utilization padded         76 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement      637.3 u
average displacement      2.9 u
max displacement         28.1 u
original HPWL          2048.4 u
legalized HPWL         2488.7 u
delta HPWL                 21 %

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before            2488.7 u
[INFO DPL-0022] HPWL after             2416.3 u
[INFO DPL-0023] HPWL delta               -2.9 %
[WARNING DPL-0005] Overlap check failed (11).
 PHY_43 overlaps PHY_1
 PHY_45 overlaps PHY_3
 PHY_49 overlaps PHY_7
 PHY_53 overlaps PHY_11
 PHY_57 overlaps PHY_15
 PHY_61 overlaps PHY_19
 PHY_65 overlaps PHY_23
 PHY_69 overlaps PHY_27
 PHY_73 overlaps PHY_31
 PHY_77 overlaps PHY_35
 PHY_83 overlaps PHY_39
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-replace.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def[37m
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 9[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 222 components and 1263 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 159 nets and 462 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis.v to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
[36m[INFO]: current step index: 10[37m
OpenSTA 2.3.0 38b40303a8 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v line 494, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_40.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
tns 0.00
wns 0.00
[36m[INFO]: Running Detailed Placement...[37m
[36m[INFO]: current step index: 11[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 222 components and 1263 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 159 nets and 462 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def
Design Stats
--------------------------------
total instances           222
multi row instances         0
fixed instances            84
nets                      161
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1258.7 u^2
utilization                45 %
utilization padded         70 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement        0.0 u
average displacement      0.0 u
max displacement          0.0 u
original HPWL          2416.3 u
legalized HPWL         2488.7 u
delta HPWL                  3 %

[INFO DPL-0020] Mirrored 58 instances
[INFO DPL-0021] HPWL before            2488.7 u
[INFO DPL-0022] HPWL after             2416.3 u
[INFO DPL-0023] HPWL delta               -2.9 %
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/8-resizer.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 12[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Running TritonCTS...[37m
[36m[INFO]: current step index: 13[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 222 components and 1263 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 159 nets and 462 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def
[INFO]: Configuring cts characterization...
[INFO]: Performing clock tree synthesis...
[INFO]: Looking for the following net(s): CLK_SLOW clk_SCL clk_SCL_n
[INFO]: Running Clock Tree Synthesis...
 *****************
 * TritonCTS 2.0 *
 *****************
 *****************************
 *  Create characterization  *
 *****************************
Number of created patterns = 50000.
Number of created patterns = 100000.
Number of created patterns = 150000.
Number of created patterns = 200000.
Number of created patterns = 250000.
Number of created patterns = 300000.
Number of created patterns = 313632.
 Compiling LUT
    Min. len    Max. len    Min. cap    Max. cap   Min. slew   Max. slew
           2           8           1          39           1         199
    [WARNING] 6336 wires are pure wire and no slew degration.
    TritonCTS forced slew degradation on these wires.
    Num wire segments: 216480
    Num keys in characterization LUT: 1875
    Actual min input cap: 2
 **********************
 *  Find clock roots  *
 **********************
 Running TritonCTS with user-specified clock roots: CLK_SLOW clk_SCL clk_SCL_n
 ************************
 *  Populate TritonCTS  *
 ************************
 Initializing clock nets
 Looking for clock nets in the design
 Net "CLK_SLOW" found
 Initializing clock net for : "CLK_SLOW"
 Clock net "CLK_SLOW" has 19 sinks
 Net "clk_SCL" found
 Initializing clock net for : "clk_SCL"
    [WARNING] Net "clk_SCL" has 1 sinks. Skipping...
 Net "clk_SCL_n" found
 Initializing clock net for : "clk_SCL_n"
    [WARNING] Net "clk_SCL_n" has 1 sinks. Skipping...
 TritonCTS found 1 clock nets.
 ****************************
 *  Check characterization  *
 ****************************
    The chacterization used 4 buffer(s) types. All of them are in the loaded DB.
 ***********************
 *  Build clock trees  *
 ***********************
 Generating H-Tree topology for net CLK_SLOW...
    Tot. number of sinks: 19
    Sinks will be clustered in groups of 20 and a maximum diameter of 50 um
    Number of static layers: 0
 Wire segment unit: 13000 dbu (13 um)
 Original sink region: [(7165, 14900), (49415, 58420)]
 Normalized sink region: [(0.551154, 1.14615), (3.80115, 4.49385)]
    Width:  3.25
    Height: 3.34769
 [WARNING] Creating fake entries in the LUT.
 Level 1
    Direction: Vertical
    # sinks per sub-region: 10
    Sub-region size: 3.25 X 1.67385
    Segment length (rounded): 1
    Key: 216712 outSlew: 11 load: 1 length: 1 isBuffered: 1
 Stop criterion found. Max number of sinks is (15)
 Building clock sub nets...
 Number of sinks covered: 19
 Clock topology of net "CLK_SLOW" done.
 ****************
 * Post CTS opt *
 ****************
 Avg. source sink dist: 19853.8 dbu.
 Num outlier sinks: 0
 ********************
 * Write data to DB *
 ********************
 Writing clock net "CLK_SLOW" to DB
    Created 3 clock buffers.
    Minimum number of buffers in the clock path: 2.
    Maximum number of buffers in the clock path: 2.
    Created 3 clock nets.
    Fanout distribution for the current clock = 9:1, 10:1.
    Max level of the clock tree: 1.
 ... End of TritonCTS execution.
[INFO]: Repairing long wires on clock nets...
[INFO]: Legalizing...
Design Stats
--------------------------------
total instances           225
multi row instances         0
fixed instances            84
nets                      164
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1291.2 u^2
utilization                46 %
utilization padded         48 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       27.7 u
average displacement      0.1 u
max displacement          6.7 u
original HPWL          2527.2 u
legalized HPWL         2618.1 u
delta HPWL                  4 %

[INFO DPL-0020] Mirrored 61 instances
[INFO DPL-0021] HPWL before            2618.1 u
[INFO DPL-0022] HPWL after             2538.0 u
[INFO DPL-0023] HPWL delta               -3.1 %
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
No paths found.
Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.21    0.21 ^ _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.06    0.00    0.21 ^ _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.05    0.26 ^ _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.03    0.00    0.26 ^ _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.21    0.21 ^ _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.05    0.00    0.21 ^ _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.06    0.26 ^ _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.03    0.00    0.26 ^ _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.26   data arrival time

                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.26   data arrival time
-----------------------------------------------------------------------------
                                  0.28   slack (MET)


Startpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.07    0.22    0.22 ^ _182_/Q (sky130_fd_sc_hd__dfrtp_1)
     2    0.01                           sync_idle_check_n.clk_copy (net)
                  0.07    0.00    0.22 ^ _166_/A1 (sky130_fd_sc_hd__o22a_1)
                  0.03    0.08    0.29 ^ _166_/X (sky130_fd_sc_hd__o22a_1)
     1    0.00                           _005_ (net)
                  0.03    0.00    0.29 ^ _184_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.29   data arrival time

                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.29   data arrival time
-----------------------------------------------------------------------------
                                  0.31   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.74   50.74 v _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.11    0.00   50.74 v _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.17   50.91 v _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.05    0.00   50.91 v _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                 50.91   data arrival time

                  0.00   60.00   60.00   clock core_clock_1 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                  8.80   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.10    0.73   50.73 v _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.10    0.00   50.73 v _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.18   50.91 v _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.05    0.00   50.91 v _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                 50.91   data arrival time

                  0.00   60.00   60.00   clock core_clock_2 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -50.91   data arrival time
-----------------------------------------------------------------------------
                                  8.80   slack (MET)


Startpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   40.00   40.00   clock core_clock_1 (rise edge)
                          0.00   40.00   clock network delay (ideal)
                  0.00    0.00   40.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.04    0.33   40.33 v _192_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           sync_idle_check_n.scl_data (net)
                  0.04    0.00   40.33 v _182_/D (sky130_fd_sc_hd__dfrtp_1)
                                 40.33   data arrival time

                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.28   49.72   library setup time
                                 49.72   data required time
-----------------------------------------------------------------------------
                                 49.72   data required time
                                -40.33   data arrival time
-----------------------------------------------------------------------------
                                  9.38   slack (MET)


No paths found.
wns 0.00
tns 0.00
Clock core_clock_1
No launch/capture paths found.

Clock core_clock_2
No launch/capture paths found.

Clock slow_clock
Latency      CRPR       Skew
_188_/CLK ^
   0.55
_195_/CLK ^
   0.27      0.00       0.28

[36m[INFO]: Clock Tree Synthesis was successful[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/placement/i3c_slow_counters.placement.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def[37m
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 14[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 225 components and 1281 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_cts.v[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 15[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Running Resizer Timing Optimizations...[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/resizer.lib line 32, default_operating_condition ss_100C_1v60 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 225 components and 1281 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
[INFO RSZ-0033] No hold violations found.
Design Stats
--------------------------------
total instances           225
multi row instances         0
fixed instances            84
nets                      164
design area            3002.9 u^2
fixed area              205.2 u^2
movable area           1291.2 u^2
utilization                46 %
utilization padded         77 %
rows                       20
row height                2.7 u

Placement Analysis
--------------------------------
total displacement       61.2 u
average displacement      0.3 u
max displacement         14.2 u
original HPWL          2538.0 u
legalized HPWL         2658.5 u
delta HPWL                  5 %

[INFO DPL-0020] Mirrored 62 instances
[INFO DPL-0021] HPWL before            2658.5 u
[INFO DPL-0022] HPWL after             2577.8 u
[INFO DPL-0023] HPWL delta               -3.0 %
[WARNING DPL-0005] Overlap check failed (11).
 PHY_43 overlaps PHY_1
 PHY_45 overlaps PHY_3
 PHY_49 overlaps PHY_7
 PHY_53 overlaps PHY_11
 PHY_57 overlaps PHY_15
 PHY_61 overlaps PHY_19
 PHY_65 overlaps PHY_23
 PHY_69 overlaps PHY_27
 PHY_73 overlaps PHY_31
 PHY_77 overlaps PHY_35
 PHY_83 overlaps PHY_39
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cts/i3c_slow_counters.cts.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def[37m
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 16[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 225 components and 1281 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_cts.v to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v[37m
[36m[INFO]: Running Static Timing Analysis...[37m
[36m[INFO]: current step index: 17[37m
OpenSTA 2.3.0 38b40303a8 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v line 494, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_40.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
tns 0.00
wns 0.00
[36m[INFO]: Routing...[37m
[36m[INFO]: Running Global Routing...[37m
[36m[INFO]: current step index: 18[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib line 31, default_operating_condition tt_025C_1v80 not found.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 225 components and 1281 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def
Min routing layer: 2
Max routing layer: 6
Global adjustment: 0.0
Unidirectional routing: true
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 6288
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 20
[INFO GRT-0018] Processing 4469 obstacles on layer 1
[INFO GRT-0019] Processing 891 obstacles on layer 2
[INFO GRT-0022] Processing 5 obstacles on layer 5
[INFO GRT-0023] Processing 5 obstacles on layer 6
[INFO GRT-0020] Reducing resources of layer 1 by 99%
[INFO] WIRELEN : 394, WIRELEN1 : 0
[INFO] NumSeg  : 272
[INFO] NumShift: 0
First L Route
[INFO] WIRELEN : 394, WIRELEN1 : 394
[INFO] NumSeg  : 269
[INFO] NumShift: 3
[Overflow Report] Total hCap    : 2462
[Overflow Report] Total vCap    : 2050
[Overflow Report] Total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Second L Route
[Overflow Report] Total hCap    : 2462
[Overflow Report] Total vCap    : 2050
[Overflow Report] Total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

First Z Route
[Overflow Report] Total hCap    : 2462
[Overflow Report] Total vCap    : 2050
[Overflow Report] Total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 0, enlarge 10 
[INFO] 10 threshold, 10 expand
[Overflow Report] total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 1, enlarge 15 
[INFO] 5 threshold, 15 expand
[Overflow Report] total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] LV routing round 2, enlarge 20 
[INFO] 1 threshold, 20 expand
[Overflow Report] total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Usage checked
Maze routing finished
[INFO] P3 runtime: 0.000000 sec
[INFO] Final 2D results: 
[Overflow Report] total Usage   : 394
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] Num Overflow e: 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

Layer Assignment Begins
Layer assignment finished
[INFO] 2D + Layer Assignment Runtime: 0.000000 sec
Post Processing Begins 
Post Processsing finished
 Starting via filling
[INFO] Via related to pin nodes 617
[INFO] Via related stiner nodes 15
Via filling finished

Final usage/overflow report: 
[INFO] Usage per layer: 
    Layer 1 usage: 0
    Layer 2 usage: 193
    Layer 3 usage: 201
    Layer 4 usage: 0
    Layer 5 usage: 0
    Layer 6 usage: 0

[INFO] Capacity per layer: 
    Layer 1 capacity: 0
    Layer 2 capacity: 1414
    Layer 3 capacity: 1420
    Layer 4 capacity: 880
    Layer 5 capacity: 630
    Layer 6 capacity: 168

[INFO] Use percentage per layer: 
    Layer 1 use percentage: 0.0%
    Layer 2 use percentage: 13.65%
    Layer 3 use percentage: 14.15%
    Layer 4 use percentage: 0.00%
    Layer 5 use percentage: 0.00%
    Layer 6 use percentage: 0.00%

[INFO] Overflow per layer: 
    Layer 1 overflow: 0
    Layer 2 overflow: 0
    Layer 3 overflow: 0
    Layer 4 overflow: 0
    Layer 5 overflow: 0
    Layer 6 overflow: 0

[Overflow Report] Total Usage   : 394
[Overflow Report] Total Capacity: 4512
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 394
[INFO] Final number of vias : 682
[INFO] Final usage 3D       : 2440
[INFO GRT-0018] Total wirelength: 5395 um
Repairing antennas...
[WARNING GRT-0025] No OR_DEFAULT vias defined
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 3 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 1 T shapes.
Notice 0: Split top of 2 T shapes.
Notice 0: Split top of 3 T shapes.
Notice 0: Split top of 3 T shapes.
Notice 0: Split top of 1 T shapes.
[INFO GRT-0012] #Antenna violations: 0
[INFO GRT-0014] Num routed nets: 153
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
[WARNING GRT-0009] missing route to pin _193_/RESET_B
[WARNING GRT-0009] missing route to pin _190_/RESET_B
No paths found.
Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.06    0.26    0.26 ^ _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.06    0.00    0.26 ^ _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.05    0.32 ^ _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.03    0.00    0.32 ^ _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.32   data arrival time

                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.32   data arrival time
-----------------------------------------------------------------------------
                                  0.34   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.05    0.25    0.25 ^ _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.05    0.00    0.26 ^ _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.03    0.06    0.31 ^ _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.03    0.00    0.31 ^ _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.31   data arrival time

                  0.00    0.00    0.00   clock core_clock_2 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.02   -0.02   library hold time
                                 -0.02   data required time
-----------------------------------------------------------------------------
                                 -0.02   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.33   slack (MET)


Startpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Endpoint: _182_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock_1 (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.03    0.19    0.19 ^ _192_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           sync_idle_check_n.scl_data (net)
                  0.03    0.00    0.19 ^ _182_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.19   data arrival time

                  0.00    0.00    0.00   clock slow_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _182_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)


Startpoint: _184_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _192_ (rising edge-triggered flip-flop clocked by core_clock_1)
Path Group: core_clock_1
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _184_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.12    0.96   50.96 v _184_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle_n (net)
                  0.12    0.00   50.96 v _137_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.18   51.14 v _137_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _013_ (net)
                  0.05    0.00   51.14 v _192_/D (sky130_fd_sc_hd__dfrtp_1)
                                 51.14   data arrival time

                  0.00   60.00   60.00   clock core_clock_1 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _192_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -51.14   data arrival time
-----------------------------------------------------------------------------
                                  8.58   slack (MET)


Startpoint: _185_ (rising edge-triggered flip-flop clocked by slow_clock)
Endpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Path Group: core_clock_2
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                  0.00    0.00   50.00 ^ _185_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.11    0.94   50.94 v _185_/Q (sky130_fd_sc_hd__dfrtp_1)
     3    0.01                           check_idle (net)
                  0.11    0.00   50.94 v _177_/A (sky130_fd_sc_hd__clkbuf_1)
                  0.05    0.18   51.12 v _177_/X (sky130_fd_sc_hd__clkbuf_1)
     1    0.00                           _021_ (net)
                  0.05    0.00   51.12 v _200_/D (sky130_fd_sc_hd__dfrtp_1)
                                 51.12   data arrival time

                  0.00   60.00   60.00   clock core_clock_2 (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.29   59.71   library setup time
                                 59.71   data required time
-----------------------------------------------------------------------------
                                 59.71   data required time
                                -51.12   data arrival time
-----------------------------------------------------------------------------
                                  8.59   slack (MET)


Startpoint: _200_ (rising edge-triggered flip-flop clocked by core_clock_2)
Endpoint: _181_ (rising edge-triggered flip-flop clocked by slow_clock)
Path Group: slow_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00   40.00   40.00   clock core_clock_2 (rise edge)
                          0.00   40.00   clock network delay (ideal)
                  0.00    0.00   40.00 ^ _200_/CLK (sky130_fd_sc_hd__dfrtp_1)
                  0.08    0.70   40.70 v _200_/Q (sky130_fd_sc_hd__dfrtp_1)
     1    0.00                           sync_idle_check.scl_data (net)
                  0.08    0.00   40.70 v _181_/D (sky130_fd_sc_hd__dfrtp_1)
                                 40.70   data arrival time

                  0.00   50.00   50.00   clock slow_clock (rise edge)
                          0.00   50.00   clock network delay (ideal)
                          0.00   50.00   clock reconvergence pessimism
                                 50.00 ^ _181_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.24   49.76   library setup time
                                 49.76   data required time
-----------------------------------------------------------------------------
                                 49.76   data required time
                                -40.70   data arrival time
-----------------------------------------------------------------------------
                                  9.06   slack (MET)


No paths found.
wns 0.00
tns 0.00
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/placement/15-resizer_timing.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def[37m
[36m[INFO]: Changing layout from 0 to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.guide[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.guide to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.guide[37m
[36m[INFO]: Current Def is /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def[37m
[36m[INFO]: Current Guide is /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.guide[37m
[36m[INFO]: Running Fill Insertion...[37m
[36m[INFO]: current step index: 19[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 225 components and 1281 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def
[INFO DPL-0001] Placed 263 filler instances.
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/18-fastroute.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/19-addspacers.def[37m
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 20[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/19-addspacers.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 488 components and 2333 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/19-addspacers.def
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_optimized.v to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_preroute.v[37m
[36m[INFO]: Running Detailed Routing...[37m
[36m[INFO]: current step index: 21[37m

reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      i3c_slow_counters
die area:    ( 0 0 ) ( 66350 77070 )
trackPts:    12
defvias:     4
#components: 488
#terminals:  36
#snets:      2
#nets:       162

reading guide ...

#guides:     975
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 83

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 5779
mcon shape region query size = 4989
met1 shape region query size = 1470
via shape region query size = 212
met2 shape region query size = 122
via2 shape region query size = 212
met3 shape region query size = 116
via3 shape region query size = 212
met4 shape region query size = 76
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 250 pins
  complete 77 unique inst patterns
  complete 141 groups
Expt1 runtime (pin-level access point gen): 0.883304
Expt2 runtime (design-level access pattern gen): 0.132361
#scanned instances     = 488
#unique  instances     = 83
#stdCellGenAp          = 1691
#stdCellValidPlanarAp  = 60
#stdCellValidViaAp     = 1083
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 468
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:03, elapsed time = 00:00:01, memory = 14.52 (MB), peak = 14.59 (MB)

post process guides ...
GCELLGRID X 0 DO 11 STEP 6900 ;
GCELLGRID Y 0 DO 9 STEP 6900 ;
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 349
mcon guide region query size = 0
met1 guide region query size = 294
via guide region query size = 0
met2 guide region query size = 156
via2 guide region query size = 0
met3 guide region query size = 10
via3 guide region query size = 0
met4 guide region query size = 0
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 505 vertical wires in 1 frboxes and 304 horizontal wires in 1 frboxes.
Done with 65 vertical wires in 1 frboxes and 77 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.11 (MB), peak = 16.29 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 16.29 (MB), peak = 16.29 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 28.27 (MB)
    completing 20% with 15 violations
    elapsed time = 00:00:00, memory = 26.57 (MB)
    completing 30% with 20 violations
    elapsed time = 00:00:00, memory = 25.20 (MB)
    completing 40% with 29 violations
    elapsed time = 00:00:00, memory = 25.35 (MB)
  number of violations = 59
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 371.80 (MB), peak = 388.61 (MB)
total wire length = 2929 um
total wire length on LAYER li1 = 2 um
total wire length on LAYER met1 = 1416 um
total wire length on LAYER met2 = 1440 um
total wire length on LAYER met3 = 70 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 927
up-via summary (total 927):

----------------------
 FR_MASTERSLICE      0
            li1    440
           met1    475
           met2     12
           met3      0
           met4      0
----------------------
                   927


start 1st optimization iteration ...
    completing 10% with 59 violations
    elapsed time = 00:00:00, memory = 371.80 (MB)
    completing 20% with 59 violations
    elapsed time = 00:00:00, memory = 375.14 (MB)
    completing 30% with 42 violations
    elapsed time = 00:00:00, memory = 375.34 (MB)
    completing 40% with 22 violations
    elapsed time = 00:00:00, memory = 376.36 (MB)
  number of violations = 5
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 366.82 (MB), peak = 388.61 (MB)
total wire length = 2909 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1423 um
total wire length on LAYER met2 = 1425 um
total wire length on LAYER met3 = 60 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 913
up-via summary (total 913):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    465
           met2     10
           met3      0
           met4      0
----------------------
                   913


start 2nd optimization iteration ...
    completing 10% with 5 violations
    elapsed time = 00:00:00, memory = 367.13 (MB)
    completing 20% with 5 violations
    elapsed time = 00:00:00, memory = 367.16 (MB)
    completing 30% with 5 violations
    elapsed time = 00:00:00, memory = 367.16 (MB)
    completing 40% with 5 violations
    elapsed time = 00:00:00, memory = 367.93 (MB)
    completing 50% with 5 violations
    elapsed time = 00:00:00, memory = 367.93 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:01, memory = 367.99 (MB)
  number of violations = 7
cpu time = 00:00:01, elapsed time = 00:00:01, memory = 367.99 (MB), peak = 388.61 (MB)
total wire length = 2899 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1436 um
total wire length on LAYER met2 = 1401 um
total wire length on LAYER met3 = 60 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 905
up-via summary (total 905):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    457
           met2     10
           met3      0
           met4      0
----------------------
                   905


start 3rd optimization iteration ...
    completing 10% with 7 violations
    elapsed time = 00:00:01, memory = 367.99 (MB)
    completing 20% with 4 violations
    elapsed time = 00:00:02, memory = 367.99 (MB)
    completing 30% with 4 violations
    elapsed time = 00:00:02, memory = 367.99 (MB)
    completing 40% with 1 violations
    elapsed time = 00:00:02, memory = 367.99 (MB)
  number of violations = 1
cpu time = 00:00:02, elapsed time = 00:00:02, memory = 367.99 (MB), peak = 388.61 (MB)
total wire length = 2888 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1409 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 913
up-via summary (total 913):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    463
           met2     12
           met3      0
           met4      0
----------------------
                   913


start 4th optimization iteration ...
    completing 10% with 1 violations
    elapsed time = 00:00:00, memory = 373.92 (MB)
    completing 20% with 1 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.10 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 374.10 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 374.10 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 374.36 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 374.36 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 374.42 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 374.42 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 374.68 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 374.88 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 375.64 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 375.64 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 375.90 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 375.90 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 375.90 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 376.41 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 378.99 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.15 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.15 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 379.15 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 379.15 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 379.16 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 379.16 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 379.67 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.67 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.67 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.67 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.93 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 379.93 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 379.93 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 380.19 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 380.25 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 380.25 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 380.25 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 380.37 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 380.37 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 380.37 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 380.37 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 380.37 (MB)
  number of violations = 0
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 380.37 (MB), peak = 388.61 (MB)
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914


complete detail routing
total wire length = 2880 um
total wire length on LAYER li1 = 0 um
total wire length on LAYER met1 = 1413 um
total wire length on LAYER met2 = 1399 um
total wire length on LAYER met3 = 66 um
total wire length on LAYER met4 = 0 um
total wire length on LAYER met5 = 0 um
total number of vias = 914
up-via summary (total 914):

----------------------
 FR_MASTERSLICE      0
            li1    438
           met1    464
           met2     12
           met3      0
           met4      0
----------------------
                   914

cpu time = 00:00:08, elapsed time = 00:00:07, memory = 380.37 (MB), peak = 388.61 (MB)

post processing ...

Runtime taken (hrt): 9.54491
[36m[INFO]: No DRC violations after detailed routing.[37m
[36m[INFO]: Changing layout from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/19-addspacers.def to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 22[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Running SPEF Extraction...[37m
[36m[INFO]: current step index: 23[37m
Start parsing LEF file...
Parsing LEF file done.
Start parsing DEF file...
Parsing DEF file done.

Parameters Used:
Edge Capacitance Factor: 1.0
Wire model: Pi 

RC Extraction is done
Start writing SPEF file
Writing SPEF is done
[36m[INFO]: Running Static Timing Analysis...[37m
[36m[INFO]: current step index: 24[37m
OpenSTA 2.3.0 38b40303a8 Copyright (c) 2019, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib line 31, default_operating_condition ff_n40C_1v95 not found.
Warning: /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib line 32, default_operating_condition ss_100C_1v60 not found.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_preroute.v line 494, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found.  Creating black box for PHY_40.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_preroute.v line 598, module sky130_fd_sc_hd__fill_1 not found.  Creating black box for FILLER_0_57.
Warning: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_preroute.v line 609, module sky130_fd_sc_hd__fill_2 not found.  Creating black box for FILLER_1_27.
set_units -time ns
set clk_period_scl 20
set clk_period_slow 50
create_clock [get_ports clk_SCL_n]  -name core_clock_1  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports clk_SCL]  -name core_clock_2  -period ${clk_period_scl}
set input_delay_value [expr ${clk_period_scl} * 0.4]
set output_delay_value [expr ${clk_period_scl} * 0.6]
create_clock [get_ports CLK_SLOW]  -name slow_clock  -period ${clk_period_slow}
set input_delay_value [expr ${clk_period_slow} * 0.4]
set output_delay_value [expr ${clk_period_slow} * 0.6]
tns 0.00
wns 0.00
[36m[INFO]: Calculating Runtime From the Start...[37m
[36m[INFO]: Routing completed for i3c_slow_counters/18-04_13-55 in 0h2m41s[37m
[36m[INFO]: Writing Powered Verilog...[37m
[36m[INFO]: current step index: 25[37m
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 36 pins.
Notice 0:     Created 488 components and 2333 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Top-level design name: i3c_slow_counters
Default power net:  VPWR
Default ground net: VGND
Found a total of 1 power ports.
Found a total of 1 ground ports.
Modified power connections of 488 cells (Remaining: 0 ).
[36m[INFO]: Writing Verilog...[37m
[36m[INFO]: current step index: 26[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/25-i3c_slow_counters.powered.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 28 pins.
Notice 0:     Created 488 components and 2333 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 164 nets and 2332 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/routing/25-i3c_slow_counters.powered.def
[36m[INFO]: Yosys won't attempt to rewrite verilog, and the OpenROAD output will be used as is.[37m
[36m[INFO]: Changing netlist from /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/synthesis/i3c_slow_counters.synthesis_preroute.v to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.powered.v[37m
[36m[INFO]: Running Magic to generate various views...[37m
[36m[INFO]: Streaming out GDS II...[37m
[36m[INFO]: current step index: 27[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/mag_gds.tcl" from command line.
Reading LEF data from file /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def.
This action cannot be undone.
  Processed 6 vias total.
  Processed 488 subcell instances total.
  Processed 36 pins total.
  Processed 2 special nets total.
  Processed 162 nets total.
DEF read: Processed 3150 lines.
Root cell box:
           width x height  (   llx,  lly  ), (   urx,  ury  )  area (units^2)

microns:   66.35 x 77.07   (  0.00,  0.00 ), ( 66.35,  77.07)  5113.59   
lambda:   6635.00 x 7707.00  (  0.00,  0.00 ), ( 6635.00,  7707.00)  51135944.00
internal:  13270 x 15414   (     0,  0    ), ( 13270,  15414)  204543780 
   Generating output for cell sky130_fd_sc_hd__decap_3
   Generating output for cell sky130_fd_sc_hd__buf_1
   Generating output for cell sky130_fd_sc_hd__decap_12
   Generating output for cell sky130_fd_sc_hd__decap_8
   Generating output for cell sky130_fd_sc_hd__dfrtp_1
   Generating output for cell sky130_fd_sc_hd__tapvpwrvgnd_1
   Generating output for cell sky130_fd_sc_hd__decap_6
   Generating output for cell sky130_fd_sc_hd__fill_2
   Generating output for cell sky130_fd_sc_hd__decap_4
   Generating output for cell sky130_fd_sc_hd__fill_1
   Generating output for cell sky130_fd_sc_hd__inv_2
   Generating output for cell sky130_fd_sc_hd__o2bb2a_1
   Generating output for cell sky130_fd_sc_hd__conb_1
   Generating output for cell sky130_fd_sc_hd__a22o_1
   Generating output for cell sky130_fd_sc_hd__clkbuf_1
   Generating output for cell sky130_fd_sc_hd__o21a_1
   Generating output for cell sky130_fd_sc_hd__or4_4
   Generating output for cell sky130_fd_sc_hd__o22ai_1
   Generating output for cell sky130_fd_sc_hd__o32a_1
   Generating output for cell sky130_fd_sc_hd__or3_1
   Generating output for cell sky130_fd_sc_hd__or2_2
   Generating output for cell sky130_fd_sc_hd__clkbuf_2
   Generating output for cell sky130_fd_sc_hd__buf_8
   Generating output for cell sky130_fd_sc_hd__o22a_1
   Generating output for cell sky130_fd_sc_hd__nor2_1
   Generating output for cell sky130_fd_sc_hd__and4b_1
   Generating output for cell sky130_fd_sc_hd__and3_1
   Generating output for cell sky130_fd_sc_hd__nor3_1
   Generating output for cell sky130_fd_sc_hd__a31o_1
   Generating output for cell sky130_fd_sc_hd__dfrtp_4
   Generating output for cell sky130_fd_sc_hd__clkbuf_16
   Generating output for cell sky130_fd_sc_hd__a2bb2o_1
   Generating output for cell sky130_fd_sc_hd__or2_1
   Generating output for cell sky130_fd_sc_hd__and2b_1
   Generating output for cell sky130_fd_sc_hd__mux2_1
   Generating output for cell sky130_fd_sc_hd__and2_1
   Generating output for cell sky130_fd_sc_hd__a32o_1
   Generating output for cell sky130_fd_sc_hd__or3_4
   Generating output for cell sky130_fd_sc_hd__a21oi_2
   Generating output for cell sky130_fd_sc_hd__nor3_2
   Generating output for cell sky130_fd_sc_hd__a41o_1
   Generating output for cell sky130_fd_sc_hd__or4b_4
   Generating output for cell sky130_fd_sc_hd__o211ai_1
   Generating output for cell sky130_fd_sc_hd__o2111a_1
   Generating output for cell sky130_fd_sc_hd__o211a_1
   Generating output for cell sky130_fd_sc_hd__o221a_1
   Generating output for cell sky130_fd_sc_hd__o221a_2
   Generating output for cell i3c_slow_counters
[INFO]: GDS Write Complete
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 28[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: current step index: 29[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/gds_pointers.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: i3c_slow_counters
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__buf_1".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__dfrtp_1".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__o22ai_1".
Reading "sky130_fd_sc_hd__o32a_1".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__buf_8".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__nor3_1".
Reading "sky130_fd_sc_hd__a31o_1".
Reading "sky130_fd_sc_hd__dfrtp_4".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__a2bb2o_1".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__and2b_1".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__nor3_2".
Reading "sky130_fd_sc_hd__a41o_1".
Reading "sky130_fd_sc_hd__or4b_4".
Reading "sky130_fd_sc_hd__o211ai_1".
Reading "sky130_fd_sc_hd__o2111a_1".
Reading "sky130_fd_sc_hd__o211a_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "i3c_slow_counters".
    100 uses
    200 uses
    300 uses
    400 uses
[INFO]: Wrote /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/magic/magic_gds_ptrs.mag including GDS pointers.
[36m[INFO]: current step index: 30[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/lef.tcl" from command line.
Reading LEF data from file /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
i3c_slow_counters: 10000 rects
[INFO]: Writing abstract LEF
Generating LEF output /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.lef for cell i3c_slow_counters:
Diagnostic:  Write LEF header for cell i3c_slow_counters
Diagnostic:  Writing LEF output for cell i3c_slow_counters
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_4" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__decap_4.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__fill_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__buf_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__clkbuf_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__tapvpwrvgnd_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__tapvpwrvgnd_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_3" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__decap_3.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_3.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_6" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__decap_6.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_6.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_12" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__decap_12.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_12.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__decap_8" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__decap_8.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__decap_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__fill_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__fill_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__fill_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and2_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__and2_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__inv_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__inv_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__inv_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor2_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__nor2_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and3_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__and3_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfrtp_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__dfrtp_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfrtp_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__dfrtp_4" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__dfrtp_4.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__dfrtp_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o21a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o21a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o21a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o221a_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o221a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o221a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o221a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o211a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o211a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4_4" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or4_4.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o22a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2111a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o2111a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2111a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o211ai_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o211ai_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o211ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a32o_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a32o_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a32o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or4b_4" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or4b_4.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or4b_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or3_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or2_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or2_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or2_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or2_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a41o_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a41o_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a41o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor3_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__nor3_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor3_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a21oi_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a21oi_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a21oi_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__or3_4" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__or3_4.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__or3_4.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a22o_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a22o_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a22o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__mux2_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__mux2_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__mux2_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and2b_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__and2b_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and2b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a2bb2o_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a2bb2o_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a2bb2o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_16" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__clkbuf_16.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_16.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__a31o_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__a31o_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__a31o_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__nor3_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__nor3_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__nor3_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__and4b_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__and4b_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__and4b_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o2bb2a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o2bb2a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o2bb2a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o32a_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o32a_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o32a_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__buf_8" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__buf_8.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__buf_8.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__clkbuf_2" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__clkbuf_2.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__clkbuf_2.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__o22ai_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__o22ai_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__o22ai_1.mag.
The discovered version will be used.
Warning:  Parent cell lists instance of "sky130_fd_sc_hd__conb_1" at bad file path /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/sky130_fd_sc_hd__conb_1.mag.
The cell exists in the search paths at /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/maglef/sky130_fd_sc_hd__conb_1.mag.
The discovered version will be used.
Diagnostic:  Scale value is 0.005000
Processing timestamp mismatches: sky130_fd_sc_hd__conb_1, sky130_fd_sc_hd__o22ai_1, sky130_fd_sc_hd__clkbuf_2, sky130_fd_sc_hd__buf_8, sky130_fd_sc_hd__o32a_1, sky130_fd_sc_hd__o2bb2a_1, sky130_fd_sc_hd__and4b_1, sky130_fd_sc_hd__nor3_1, sky130_fd_sc_hd__a31o_1, sky130_fd_sc_hd__clkbuf_16, sky130_fd_sc_hd__a2bb2o_1, sky130_fd_sc_hd__and2b_1, sky130_fd_sc_hd__mux2_1, sky130_fd_sc_hd__a22o_1, sky130_fd_sc_hd__or3_4, sky130_fd_sc_hd__a21oi_2, sky130_fd_sc_hd__nor3_2, sky130_fd_sc_hd__a41o_1, sky130_fd_sc_hd__or2_2, sky130_fd_sc_hd__or2_1, sky130_fd_sc_hd__or3_1, sky130_fd_sc_hd__or4b_4, sky130_fd_sc_hd__a32o_1, sky130_fd_sc_hd__o211ai_1, sky130_fd_sc_hd__o2111a_1, sky130_fd_sc_hd__o22a_1, sky130_fd_sc_hd__or4_4, sky130_fd_sc_hd__o211a_1, sky130_fd_sc_hd__o221a_1, sky130_fd_sc_hd__o221a_2, sky130_fd_sc_hd__o21a_1, sky130_fd_sc_hd__dfrtp_4, sky130_fd_sc_hd__dfrtp_1, sky130_fd_sc_hd__and3_1, sky130_fd_sc_hd__nor2_1, sky130_fd_sc_hd__inv_2, sky130_fd_sc_hd__and2_1, sky130_fd_sc_hd__fill_2, sky130_fd_sc_hd__decap_8, sky130_fd_sc_hd__decap_12, sky130_fd_sc_hd__decap_6, sky130_fd_sc_hd__decap_3, sky130_fd_sc_hd__tapvpwrvgnd_1, sky130_fd_sc_hd__clkbuf_1, sky130_fd_sc_hd__buf_1, sky130_fd_sc_hd__fill_1, sky130_fd_sc_hd__decap_4.
[INFO]: LEF Write Complete
Using technology "sky130A", version 1.0.141-0-gb9ffc1f
[36m[INFO]: current step index: 31[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/maglef.tcl" from command line.
Reading LEF data from file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.lef.
This action cannot be undone.
LEF read: Processed 347 lines.
[INFO]: DONE GENERATING MAGLEF VIEW
[36m[INFO]: Running Klayout to re-generate GDS-II...[37m
[36m[INFO]: Streaming out GDS II...[37m
[36m[INFO]: current step index: 32[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Design Name: i3c_slow_counters
Output GDS will be: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds
Extra GDSes:
/home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds
[INFO] Clearing cells...
[INFO] Merging GDS files...
	/home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_fd_sc_hd.gds
	/home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fakediode_2.gds
	/home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__decap_12.gds
	/home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/gds/sky130_ef_sc_hd__fill_12.gds
[INFO] Copying toplevel cell 'i3c_slow_counters'
WARNING: no fill config file specified
[INFO] Checking for missing GDS...
[INFO] All LEF cells have matching GDS cells
[INFO] Writing out GDS '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds'
Done
[36m[INFO]: Back-up GDS-II streamed out.[37m
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 33[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: Running XOR on the layouts using Klayout...[37m
[36m[INFO]: current step index: 34[37m
First Layout: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds
Second Layout: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds
Design Name: i3c_slow_counters
Output GDS will be: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.gds
Reading /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds ..
Reading /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds ..
--- Running XOR for 122/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 890
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 235/4 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 1
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 236/0 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 237/0 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 1
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 64/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 741
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 64/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 10
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 64/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 64/59 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 65/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.030s
XOR differences: 882
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 65/44 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 176
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 66/15 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 4
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 66/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.080s
XOR differences: 1175
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 66/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.070s
XOR differences: 6451
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 67/16 ---
"_input" in: xor.drc:38
Elapsed: 0.020s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1625
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 67/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.150s
XOR differences: 904
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 67/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.050s
XOR differences: 4432
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 67/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 68/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1420
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 68/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.060s
XOR differences: 487
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 68/44 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1352
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 68/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 69/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 32
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 69/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 509
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 69/44 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 448
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 69/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 70/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 20
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 70/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 128
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 70/44 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 424
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 70/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 71/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 10
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 71/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 76
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 71/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 26
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 71/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 72/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 10
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 72/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 23
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 72/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 78/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 10
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 81/4 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 83/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 93/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 57
"_output" in: xor.drc:41
Elapsed: 0.010s
--- Running XOR for 94/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 54
"_output" in: xor.drc:41
Elapsed: 0.000s
--- Running XOR for 95/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 112
"_output" in: xor.drc:41
Elapsed: 0.010s
Writing layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.gds ..
Total run time: 2.030s
[36m[INFO]: Taking a Screenshot of the Layout Using Klayout...[37m
[36m[INFO]: current step index: 35[37m
Using Techfile: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
Using layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.gds
[INFO] Reading tech file: /home/ubuntu/openlane/pdks/sky130A/libs.tech/klayout/sky130A.lyt
[INFO] Reading Layout file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.gds
Warning: Record length larger than 0x8000 encountered: interpreting as unsigned (position=545654, record number=36629, cell=XOR)
[INFO] Writing out PNG screenshot '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.gds.png'
Done
[36m[INFO]: Screenshot taken.[37m
[36m[INFO]: current step index: 36[37m
First Layout: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds
Second Layout: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds
Design Name: i3c_slow_counters
Output GDS will be: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.xml
Reading /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.gds ..
Reading /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.gds ..
--- Running XOR for 122/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.020s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 890
"_output" in: xor.drc:40
Elapsed: 0.020s
--- Running XOR for 235/4 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 1
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 236/0 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 237/0 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 1
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 64/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 741
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 64/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 10
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 64/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 64/59 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 65/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.030s
XOR differences: 882
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 65/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 176
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 66/15 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 4
"_output" in: xor.drc:40
Elapsed: 0.000s
--- Running XOR for 66/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.070s
XOR differences: 1175
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 66/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.070s
XOR differences: 6451
"_output" in: xor.drc:40
Elapsed: 0.030s
--- Running XOR for 67/16 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1625
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 67/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.160s
XOR differences: 904
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 67/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.050s
XOR differences: 4432
"_output" in: xor.drc:40
Elapsed: 0.020s
--- Running XOR for 67/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 68/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.030s
XOR differences: 1420
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 68/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.050s
XOR differences: 487
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 68/44 ---
"_input" in: xor.drc:38
Elapsed: 0.020s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 1352
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 68/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 69/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 32
"_output" in: xor.drc:40
Elapsed: 0.000s
--- Running XOR for 69/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 509
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 69/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 448
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 69/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 70/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 20
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 70/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 128
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 70/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 424
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 70/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 71/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 10
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 71/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 76
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 71/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 26
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 71/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 72/16 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 10
"_output" in: xor.drc:40
Elapsed: 0.000s
--- Running XOR for 72/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 23
"_output" in: xor.drc:40
Elapsed: 0.000s
--- Running XOR for 72/5 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.000s
--- Running XOR for 78/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 10
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 81/4 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.000s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 1
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 83/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.000s
XOR differences: 0
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 93/44 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.010s
XOR differences: 57
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 94/20 ---
"_input" in: xor.drc:38
Elapsed: 0.010s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 54
"_output" in: xor.drc:40
Elapsed: 0.010s
--- Running XOR for 95/20 ---
"_input" in: xor.drc:38
Elapsed: 0.000s
"_input" in: xor.drc:38
Elapsed: 0.010s
"^" in: xor.drc:38
Elapsed: 0.020s
XOR differences: 112
"_output" in: xor.drc:40
Elapsed: 0.010s
Writing report database: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/klayout/i3c_slow_counters.xor.xml ..
Total run time: 2.450s
[36m[INFO]: Klayout XOR Complete[37m
[36m[INFO]: Running Magic Spice Export from LEF...[37m
[36m[INFO]: current step index: 37[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/magic_spice.tcl" from command line.
Reading LEF data from file /home/ubuntu/openlane/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd.tlef.
This action cannot be undone.
LEF read, Line 77 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 78 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 110 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 112 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 113 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 119 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 120 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 121 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 153 (Message): Unknown keyword "MINENCLOSEDAREA" in LEF file; ignoring.
LEF read, Line 161 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 162 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 164 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 165 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 166 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 202 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 203 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 205 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 206 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 207 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 243 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 244 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read, Line 246 (Message): Unknown keyword "MAXIMUMDENSITY" in LEF file; ignoring.
LEF read, Line 247 (Message): Unknown keyword "DENSITYCHECKWINDOW" in LEF file; ignoring.
LEF read, Line 248 (Message): Unknown keyword "DENSITYCHECKSTEP" in LEF file; ignoring.
LEF read, Line 284 (Message): Unknown keyword "ANTENNAMODEL" in LEF file; ignoring.
LEF read, Line 285 (Message): Unknown keyword "ANTENNADIFFSIDEAREARATIO" in LEF file; ignoring.
LEF read: Processed 791 lines.
Reading DEF data from file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def.
This action cannot be undone.
  Processed 6 vias total.
  Processed 488 subcell instances total.
  Processed 36 pins total.
  Processed 2 special nets total.
  Processed 162 nets total.
DEF read: Processed 3150 lines.
Processing i3c_slow_counters
Extracting sky130_fd_sc_hd__o221a_2 into sky130_fd_sc_hd__o221a_2.ext:
Extracting sky130_fd_sc_hd__o221a_1 into sky130_fd_sc_hd__o221a_1.ext:
Extracting sky130_fd_sc_hd__o211a_1 into sky130_fd_sc_hd__o211a_1.ext:
Extracting sky130_fd_sc_hd__o2111a_1 into sky130_fd_sc_hd__o2111a_1.ext:
Extracting sky130_fd_sc_hd__o211ai_1 into sky130_fd_sc_hd__o211ai_1.ext:
Extracting sky130_fd_sc_hd__or4b_4 into sky130_fd_sc_hd__or4b_4.ext:
Extracting sky130_fd_sc_hd__a41o_1 into sky130_fd_sc_hd__a41o_1.ext:
Extracting sky130_fd_sc_hd__nor3_2 into sky130_fd_sc_hd__nor3_2.ext:
Extracting sky130_fd_sc_hd__a21oi_2 into sky130_fd_sc_hd__a21oi_2.ext:
Extracting sky130_fd_sc_hd__or3_4 into sky130_fd_sc_hd__or3_4.ext:
Extracting sky130_fd_sc_hd__a32o_1 into sky130_fd_sc_hd__a32o_1.ext:
Extracting sky130_fd_sc_hd__and2_1 into sky130_fd_sc_hd__and2_1.ext:
Extracting sky130_fd_sc_hd__mux2_1 into sky130_fd_sc_hd__mux2_1.ext:
Extracting sky130_fd_sc_hd__and2b_1 into sky130_fd_sc_hd__and2b_1.ext:
Extracting sky130_fd_sc_hd__or2_1 into sky130_fd_sc_hd__or2_1.ext:
Extracting sky130_fd_sc_hd__a2bb2o_1 into sky130_fd_sc_hd__a2bb2o_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_16 into sky130_fd_sc_hd__clkbuf_16.ext:
Extracting sky130_fd_sc_hd__dfrtp_4 into sky130_fd_sc_hd__dfrtp_4.ext:
Extracting sky130_fd_sc_hd__a31o_1 into sky130_fd_sc_hd__a31o_1.ext:
Extracting sky130_fd_sc_hd__nor3_1 into sky130_fd_sc_hd__nor3_1.ext:
Extracting sky130_fd_sc_hd__and3_1 into sky130_fd_sc_hd__and3_1.ext:
Extracting sky130_fd_sc_hd__and4b_1 into sky130_fd_sc_hd__and4b_1.ext:
Extracting sky130_fd_sc_hd__nor2_1 into sky130_fd_sc_hd__nor2_1.ext:
Extracting sky130_fd_sc_hd__o22a_1 into sky130_fd_sc_hd__o22a_1.ext:
Extracting sky130_fd_sc_hd__buf_8 into sky130_fd_sc_hd__buf_8.ext:
Extracting sky130_fd_sc_hd__clkbuf_2 into sky130_fd_sc_hd__clkbuf_2.ext:
Extracting sky130_fd_sc_hd__or2_2 into sky130_fd_sc_hd__or2_2.ext:
Extracting sky130_fd_sc_hd__or3_1 into sky130_fd_sc_hd__or3_1.ext:
Extracting sky130_fd_sc_hd__o32a_1 into sky130_fd_sc_hd__o32a_1.ext:
Extracting sky130_fd_sc_hd__o22ai_1 into sky130_fd_sc_hd__o22ai_1.ext:
Extracting sky130_fd_sc_hd__or4_4 into sky130_fd_sc_hd__or4_4.ext:
Extracting sky130_fd_sc_hd__o21a_1 into sky130_fd_sc_hd__o21a_1.ext:
Extracting sky130_fd_sc_hd__clkbuf_1 into sky130_fd_sc_hd__clkbuf_1.ext:
Extracting sky130_fd_sc_hd__a22o_1 into sky130_fd_sc_hd__a22o_1.ext:
Extracting sky130_fd_sc_hd__conb_1 into sky130_fd_sc_hd__conb_1.ext:
Extracting sky130_fd_sc_hd__o2bb2a_1 into sky130_fd_sc_hd__o2bb2a_1.ext:
Extracting sky130_fd_sc_hd__inv_2 into sky130_fd_sc_hd__inv_2.ext:
Extracting sky130_fd_sc_hd__fill_1 into sky130_fd_sc_hd__fill_1.ext:
Extracting sky130_fd_sc_hd__decap_4 into sky130_fd_sc_hd__decap_4.ext:
Extracting sky130_fd_sc_hd__fill_2 into sky130_fd_sc_hd__fill_2.ext:
Extracting sky130_fd_sc_hd__decap_6 into sky130_fd_sc_hd__decap_6.ext:
Extracting sky130_fd_sc_hd__tapvpwrvgnd_1 into sky130_fd_sc_hd__tapvpwrvgnd_1.ext:
Extracting sky130_fd_sc_hd__dfrtp_1 into sky130_fd_sc_hd__dfrtp_1.ext:
Extracting sky130_fd_sc_hd__decap_8 into sky130_fd_sc_hd__decap_8.ext:
Extracting sky130_fd_sc_hd__decap_12 into sky130_fd_sc_hd__decap_12.ext:
Extracting sky130_fd_sc_hd__buf_1 into sky130_fd_sc_hd__buf_1.ext:
Extracting sky130_fd_sc_hd__decap_3 into sky130_fd_sc_hd__decap_3.ext:
Extracting i3c_slow_counters into i3c_slow_counters.ext:
exttospice finished.
Using technology "sky130A", version 1.0.141-0-gb9ffc1f
[36m[INFO]: No Illegal overlaps detected during extraction.[37m
[36m[INFO]: Running LEF LVS...[37m
[36m[INFO]: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.spice against /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.powered.v[37m
[36m[INFO]: current step index: 38[37m
Netgen 1.5.167 compiled on Wed Feb 17 03:29:37 UTC 2021
Warning: netgen command 'format' use fully-qualified name '::netgen::format'
Warning: netgen command 'global' use fully-qualified name '::netgen::global'
Generating JSON file result
Reading netlist file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.spice
Reading netlist file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.powered.v
Warning:  A case-insensitive file has been read and so the	verilog file must be treated case-insensitive to match.
Creating placeholder cell definition for module sky130_fd_sc_hd__inv_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__or2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4b_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or4_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__and4b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a41o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a31o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a2bb2o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o21a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o32a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a22o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o22ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2bb2a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o211ai_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o211a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__or3_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__a21oi_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2b_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__a32o_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o2111a_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__o221a_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor3_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__and2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__nor3_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__conb_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__mux2_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfrtp_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__dfrtp_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_3.
Creating placeholder cell definition for module sky130_fd_sc_hd__tapvpwrvgnd_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_2.
Creating placeholder cell definition for module sky130_fd_sc_hd__buf_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__clkbuf_16.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_12.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_8.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_6.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_1.
Creating placeholder cell definition for module sky130_fd_sc_hd__decap_4.
Creating placeholder cell definition for module sky130_fd_sc_hd__fill_2.
Reading setup file /home/ubuntu/openlane/pdks/sky130A/libs.tech/netgen/sky130A_setup.tcl
Comparison output logged to file /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.lef.log
Logging to file "/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.lef.log" enabled
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_1'
Circuit sky130_fd_sc_hd__fill_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__fill_2'
Circuit sky130_fd_sc_hd__fill_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__fill_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_4'
Circuit sky130_fd_sc_hd__decap_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o21a_1'
Circuit sky130_fd_sc_hd__o21a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o21a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_1'
Circuit sky130_fd_sc_hd__dfrtp_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_1'
Circuit sky130_fd_sc_hd__dfrtp_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfrtp_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_8'
Circuit sky130_fd_sc_hd__decap_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a41o_1'
Circuit sky130_fd_sc_hd__a41o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a41o_1'
Circuit sky130_fd_sc_hd__a41o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a41o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_1'
Circuit sky130_fd_sc_hd__buf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_12'
Circuit sky130_fd_sc_hd__decap_12 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_12 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__inv_2'
Circuit sky130_fd_sc_hd__inv_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__inv_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and4b_1'
Circuit sky130_fd_sc_hd__and4b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and4b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_3'
Circuit sky130_fd_sc_hd__decap_3 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_3 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4_4'
Circuit sky130_fd_sc_hd__or4_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets, and 4 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__decap_6'
Circuit sky130_fd_sc_hd__decap_6 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__decap_6 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'
Circuit sky130_fd_sc_hd__dfrtp_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__dfrtp_4'
Circuit sky130_fd_sc_hd__dfrtp_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__dfrtp_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and3_1'
Circuit sky130_fd_sc_hd__and3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_1'
Circuit sky130_fd_sc_hd__or3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_2'
Circuit sky130_fd_sc_hd__or2_2 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_2'
Circuit sky130_fd_sc_hd__or2_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__buf_8'
Circuit sky130_fd_sc_hd__buf_8 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__buf_8'
Circuit sky130_fd_sc_hd__buf_8 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__buf_8 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22a_1'
Circuit sky130_fd_sc_hd__o22a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2b_1'
Circuit sky130_fd_sc_hd__and2b_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2b_1'
Circuit sky130_fd_sc_hd__and2b_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2b_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a21oi_2'
Circuit sky130_fd_sc_hd__a21oi_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a21oi_2'
Circuit sky130_fd_sc_hd__a21oi_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a21oi_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or3_4'
Circuit sky130_fd_sc_hd__or3_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or3_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o32a_1'
Circuit sky130_fd_sc_hd__o32a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o32a_1'
Circuit sky130_fd_sc_hd__o32a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o32a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_2'
Circuit sky130_fd_sc_hd__clkbuf_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor2_1'
Circuit sky130_fd_sc_hd__nor2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_2'
Circuit sky130_fd_sc_hd__o221a_2 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_2'
Circuit sky130_fd_sc_hd__o221a_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o22ai_1'
Circuit sky130_fd_sc_hd__o22ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o22ai_1'
Circuit sky130_fd_sc_hd__o22ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o22ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or2_1'
Circuit sky130_fd_sc_hd__or2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o221a_1'
Circuit sky130_fd_sc_hd__o221a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o221a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a22o_1'
Circuit sky130_fd_sc_hd__a22o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a22o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_1'
Circuit sky130_fd_sc_hd__clkbuf_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__or4b_4'
Circuit sky130_fd_sc_hd__or4b_4 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__or4b_4'
Circuit sky130_fd_sc_hd__or4b_4 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__or4b_4 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211a_1'
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211a_1'
Circuit sky130_fd_sc_hd__o211a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o211a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets, and 2 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__tapvpwrvgnd_1'
Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__tapvpwrvgnd_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__mux2_1'
Circuit sky130_fd_sc_hd__mux2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__mux2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__conb_1'
Circuit sky130_fd_sc_hd__conb_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__conb_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_1'
Circuit sky130_fd_sc_hd__nor3_1 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_1'
Circuit sky130_fd_sc_hd__nor3_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor3_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2111a_1'
Circuit sky130_fd_sc_hd__o2111a_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2111a_1'
Circuit sky130_fd_sc_hd__o2111a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2111a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o2bb2a_1'
Circuit sky130_fd_sc_hd__o2bb2a_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o2bb2a_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__o211ai_1'
Circuit sky130_fd_sc_hd__o211ai_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__o211ai_1'
Circuit sky130_fd_sc_hd__o211ai_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__o211ai_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets, and 7 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__and2_1'
Circuit sky130_fd_sc_hd__and2_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__and2_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__nor3_2'
Circuit sky130_fd_sc_hd__nor3_2 contains 0 device instances.
Circuit contains 0 nets, and 8 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__nor3_2'
Circuit sky130_fd_sc_hd__nor3_2 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__nor3_2 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a2bb2o_1'
Circuit sky130_fd_sc_hd__a2bb2o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a2bb2o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets, and 10 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a32o_1'
Circuit sky130_fd_sc_hd__a32o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a32o_1 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets, and 6 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__clkbuf_16'
Circuit sky130_fd_sc_hd__clkbuf_16 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__clkbuf_16 contains no devices.
Contents of circuit 1:  Circuit: 'sky130_fd_sc_hd__a31o_1'
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.
Circuit contains 0 nets, and 9 disconnected pins.
Contents of circuit 2:  Circuit: 'sky130_fd_sc_hd__a31o_1'
Circuit sky130_fd_sc_hd__a31o_1 contains 0 device instances.
Circuit contains 0 nets.

Circuit sky130_fd_sc_hd__a31o_1 contains no devices.
Contents of circuit 1:  Circuit: 'i3c_slow_counters'
Circuit i3c_slow_counters contains 488 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:   1
  Class: sky130_fd_sc_hd__a31o_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  20
  Class: sky130_fd_sc_hd__buf_8 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1
  Class: sky130_fd_sc_hd__dfrtp_1 instances:  17
  Class: sky130_fd_sc_hd__dfrtp_4 instances:   4
  Class: sky130_fd_sc_hd__inv_2 instances:  29
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   8
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__and2b_1 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:  45
  Class: sky130_fd_sc_hd__decap_4 instances: 106
  Class: sky130_fd_sc_hd__decap_6 instances:  38
  Class: sky130_fd_sc_hd__decap_8 instances:  29
  Class: sky130_fd_sc_hd__or2_1 instances:   4
  Class: sky130_fd_sc_hd__or2_2 instances:   3
  Class: sky130_fd_sc_hd__mux2_1 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   2
  Class: sky130_fd_sc_hd__or4b_4 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:   3
  Class: sky130_fd_sc_hd__o22a_1 instances:   5
  Class: sky130_fd_sc_hd__o221a_1 instances:   1
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o211a_1 instances:   1
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   2
  Class: sky130_fd_sc_hd__a22o_1 instances:   3
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   3
  Class: sky130_fd_sc_hd__o21a_1 instances:   3
  Class: sky130_fd_sc_hd__o22ai_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:  44
  Class: sky130_fd_sc_hd__a21oi_2 instances:   1
  Class: sky130_fd_sc_hd__fill_1 instances:  45
  Class: sky130_fd_sc_hd__fill_2 instances:  22
  Class: sky130_fd_sc_hd__o211ai_1 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:  18
  Class: sky130_fd_sc_hd__nor2_1 instances:   3
Circuit contains 165 nets.
Contents of circuit 2:  Circuit: 'i3c_slow_counters'
Circuit i3c_slow_counters contains 488 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:   1
  Class: sky130_fd_sc_hd__a31o_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  20
  Class: sky130_fd_sc_hd__buf_8 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1
  Class: sky130_fd_sc_hd__dfrtp_1 instances:  17
  Class: sky130_fd_sc_hd__dfrtp_4 instances:   4
  Class: sky130_fd_sc_hd__inv_2 instances:  29
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   8
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__and2b_1 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:  45
  Class: sky130_fd_sc_hd__decap_4 instances: 106
  Class: sky130_fd_sc_hd__decap_6 instances:  38
  Class: sky130_fd_sc_hd__decap_8 instances:  29
  Class: sky130_fd_sc_hd__or2_1 instances:   4
  Class: sky130_fd_sc_hd__or2_2 instances:   3
  Class: sky130_fd_sc_hd__mux2_1 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   2
  Class: sky130_fd_sc_hd__or4b_4 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:   3
  Class: sky130_fd_sc_hd__o22a_1 instances:   5
  Class: sky130_fd_sc_hd__o221a_1 instances:   1
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o211a_1 instances:   1
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   2
  Class: sky130_fd_sc_hd__a22o_1 instances:   3
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   3
  Class: sky130_fd_sc_hd__o21a_1 instances:   3
  Class: sky130_fd_sc_hd__o22ai_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:  44
  Class: sky130_fd_sc_hd__a21oi_2 instances:   1
  Class: sky130_fd_sc_hd__fill_1 instances:  45
  Class: sky130_fd_sc_hd__fill_2 instances:  22
  Class: sky130_fd_sc_hd__o211ai_1 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:  18
  Class: sky130_fd_sc_hd__nor2_1 instances:   3
Circuit contains 164 nets.

Circuit was modified by parallel/series device merging.
New circuit summary:

Contents of circuit 1:  Circuit: 'i3c_slow_counters'
Circuit i3c_slow_counters contains 149 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:   1
  Class: sky130_fd_sc_hd__a31o_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  20
  Class: sky130_fd_sc_hd__buf_8 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1
  Class: sky130_fd_sc_hd__dfrtp_1 instances:  17
  Class: sky130_fd_sc_hd__dfrtp_4 instances:   4
  Class: sky130_fd_sc_hd__inv_2 instances:  29
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   8
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__and2b_1 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances:   4
  Class: sky130_fd_sc_hd__or2_2 instances:   3
  Class: sky130_fd_sc_hd__mux2_1 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   2
  Class: sky130_fd_sc_hd__or4b_4 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:   3
  Class: sky130_fd_sc_hd__o22a_1 instances:   5
  Class: sky130_fd_sc_hd__o221a_1 instances:   1
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o211a_1 instances:   1
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   2
  Class: sky130_fd_sc_hd__a22o_1 instances:   3
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   3
  Class: sky130_fd_sc_hd__o21a_1 instances:   3
  Class: sky130_fd_sc_hd__o22ai_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_2 instances:   1
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__o211ai_1 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:   3
Circuit contains 165 nets.
Contents of circuit 2:  Circuit: 'i3c_slow_counters'
Circuit i3c_slow_counters contains 149 device instances.
  Class: sky130_fd_sc_hd__a41o_1 instances:   1
  Class: sky130_fd_sc_hd__a31o_1 instances:   1
  Class: sky130_fd_sc_hd__clkbuf_16 instances:   1
  Class: sky130_fd_sc_hd__or4_4 instances:   3
  Class: sky130_fd_sc_hd__buf_1 instances:  20
  Class: sky130_fd_sc_hd__buf_8 instances:   1
  Class: sky130_fd_sc_hd__a2bb2o_1 instances:   1
  Class: sky130_fd_sc_hd__dfrtp_1 instances:  17
  Class: sky130_fd_sc_hd__dfrtp_4 instances:   4
  Class: sky130_fd_sc_hd__inv_2 instances:  29
  Class: sky130_fd_sc_hd__clkbuf_1 instances:   8
  Class: sky130_fd_sc_hd__clkbuf_2 instances:   1
  Class: sky130_fd_sc_hd__or3_1 instances:   3
  Class: sky130_fd_sc_hd__or3_4 instances:   1
  Class: sky130_fd_sc_hd__and2b_1 instances:   1
  Class: sky130_fd_sc_hd__conb_1 instances:   1
  Class: sky130_fd_sc_hd__and3_1 instances:   4
  Class: sky130_fd_sc_hd__decap_3 instances:   1
  Class: sky130_fd_sc_hd__decap_4 instances:   1
  Class: sky130_fd_sc_hd__decap_6 instances:   1
  Class: sky130_fd_sc_hd__decap_8 instances:   1
  Class: sky130_fd_sc_hd__or2_1 instances:   4
  Class: sky130_fd_sc_hd__or2_2 instances:   3
  Class: sky130_fd_sc_hd__mux2_1 instances:   1
  Class: sky130_fd_sc_hd__and2_1 instances:   2
  Class: sky130_fd_sc_hd__or4b_4 instances:   1
  Class: sky130_fd_sc_hd__o32a_1 instances:   3
  Class: sky130_fd_sc_hd__o22a_1 instances:   5
  Class: sky130_fd_sc_hd__o221a_1 instances:   1
  Class: sky130_fd_sc_hd__o221a_2 instances:   1
  Class: sky130_fd_sc_hd__o211a_1 instances:   1
  Class: sky130_fd_sc_hd__o2111a_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_1 instances:   1
  Class: sky130_fd_sc_hd__nor3_2 instances:   1
  Class: sky130_fd_sc_hd__a32o_1 instances:   2
  Class: sky130_fd_sc_hd__a22o_1 instances:   3
  Class: sky130_fd_sc_hd__o2bb2a_1 instances:   3
  Class: sky130_fd_sc_hd__o21a_1 instances:   3
  Class: sky130_fd_sc_hd__o22ai_1 instances:   2
  Class: sky130_fd_sc_hd__and4b_1 instances:   1
  Class: sky130_fd_sc_hd__tapvpwrvgnd_1 instances:   1
  Class: sky130_fd_sc_hd__a21oi_2 instances:   1
  Class: sky130_fd_sc_hd__fill_1 instances:   1
  Class: sky130_fd_sc_hd__fill_2 instances:   1
  Class: sky130_fd_sc_hd__o211ai_1 instances:   1
  Class: sky130_fd_sc_hd__decap_12 instances:   1
  Class: sky130_fd_sc_hd__nor2_1 instances:   3
Circuit contains 164 nets.

Circuit 1 contains 149 devices, Circuit 2 contains 149 devices.
Circuit 1 contains 164 nets,    Circuit 2 contains 164 nets.

Circuits match with 3 symmetries.
Resolving automorphisms by property value.
Resolving automorphisms by pin name.
Netlists match uniquely.
Circuits match correctly.
Result: Circuits match uniquely.
Logging to file "/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs.lef.log" disabled
LVS Done.
LVS reports no net, device, pin, or property mismatches.

Total errors = 0
[36m[INFO]: No LVS mismatches.[37m
[36m[INFO]: Running Magic DRC...[37m
[36m[INFO]: current step index: 39[37m

Magic 8.3 revision 145 - Compiled on Mon Mar 22 04:21:56 UTC 2021.
Starting magic under Tcl interpreter
Using the terminal as the console.
Using NULL graphics device.
Processing system .magicrc file
Sourcing design .magicrc for technology sky130A ...
2 Magic internal units = 1 Lambda
Input style sky130(): scaleFactor=2, multiplier=2
Scaled tech values by 2 / 1 to match internal grid scaling
Loading sky130A Device Generator Menu ...
Loading "/openLANE_flow/scripts/magic/drc.tcl" from command line.
Warning: Calma reading is not undoable!  I hope that's OK.
Library written using GDS-II Release 3.0
Library name: i3c_slow_counters
Reading "sky130_fd_sc_hd__decap_3".
Reading "sky130_fd_sc_hd__buf_1".
Reading "sky130_fd_sc_hd__decap_12".
Reading "sky130_fd_sc_hd__decap_8".
Reading "sky130_fd_sc_hd__dfrtp_1".
Reading "sky130_fd_sc_hd__tapvpwrvgnd_1".
Reading "sky130_fd_sc_hd__decap_6".
Reading "sky130_fd_sc_hd__fill_2".
Reading "sky130_fd_sc_hd__decap_4".
Reading "sky130_fd_sc_hd__fill_1".
Reading "sky130_fd_sc_hd__inv_2".
Reading "sky130_fd_sc_hd__o2bb2a_1".
Reading "sky130_fd_sc_hd__conb_1".
Reading "sky130_fd_sc_hd__a22o_1".
Reading "sky130_fd_sc_hd__clkbuf_1".
Reading "sky130_fd_sc_hd__o21a_1".
Reading "sky130_fd_sc_hd__or4_4".
Reading "sky130_fd_sc_hd__o22ai_1".
Reading "sky130_fd_sc_hd__o32a_1".
Reading "sky130_fd_sc_hd__or3_1".
Reading "sky130_fd_sc_hd__or2_2".
Reading "sky130_fd_sc_hd__clkbuf_2".
Reading "sky130_fd_sc_hd__buf_8".
Reading "sky130_fd_sc_hd__o22a_1".
Reading "sky130_fd_sc_hd__nor2_1".
Reading "sky130_fd_sc_hd__and4b_1".
Reading "sky130_fd_sc_hd__and3_1".
Reading "sky130_fd_sc_hd__nor3_1".
Reading "sky130_fd_sc_hd__a31o_1".
Reading "sky130_fd_sc_hd__dfrtp_4".
Reading "sky130_fd_sc_hd__clkbuf_16".
Reading "sky130_fd_sc_hd__a2bb2o_1".
Reading "sky130_fd_sc_hd__or2_1".
Reading "sky130_fd_sc_hd__and2b_1".
Reading "sky130_fd_sc_hd__mux2_1".
Reading "sky130_fd_sc_hd__and2_1".
Reading "sky130_fd_sc_hd__a32o_1".
Reading "sky130_fd_sc_hd__or3_4".
Reading "sky130_fd_sc_hd__a21oi_2".
Reading "sky130_fd_sc_hd__nor3_2".
Reading "sky130_fd_sc_hd__a41o_1".
Reading "sky130_fd_sc_hd__or4b_4".
Reading "sky130_fd_sc_hd__o211ai_1".
Reading "sky130_fd_sc_hd__o2111a_1".
Reading "sky130_fd_sc_hd__o211a_1".
Reading "sky130_fd_sc_hd__o221a_1".
Reading "sky130_fd_sc_hd__o221a_2".
Reading "i3c_slow_counters".
    100 uses
    200 uses
    300 uses
    400 uses
[INFO]: Loading i3c_slow_counters

DRC style is now "drc(full)"
Loading DRC CIF style.
No errors found.
[INFO]: COUNT: 0
[INFO]: Should be divided by 3 or 4
[INFO]: DRC Checking DONE (/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/magic/39-magic.drc)
[INFO]: Saving mag view with DRC errors(/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/magic/i3c_slow_counters.drc.mag)
[INFO]: Saved
[36m[INFO]: Converting Magic DRC Violations to Magic Readable Format...[37m
[36m[INFO]: Converting Magic DRC Violations to Klayout XML Database...[37m
[36m[INFO]: Converting DRC Violations to RDB Format...[37m
[36m[INFO]: Converted DRC Violations to RDB Format[37m
[36m[INFO]: No DRC violations after GDS streaming out.[37m
[36m[INFO]: Running Antenna Checks...[37m
[36m[INFO]: Running OpenROAD Antenna Rule Checker...[37m
[36m[INFO]: current step index: 40[37m
OpenROAD 0.9.0 1415572a73
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Notice 0: Reading LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 440 library cells
Notice 0: Finished LEF file:  /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Notice 0: Design: i3c_slow_counters
Notice 0:     Created 36 pins.
Notice 0:     Created 488 components and 2333 component-terminals.
Notice 0:     Created 2 special nets and 0 connections.
Notice 0:     Created 162 nets and 468 connections.
Notice 0: Finished DEF file: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/routing/i3c_slow_counters.def
Notice 0: Split top of 42 T shapes.
Number of pins violated: 0
Number of nets violated: 0
Total number of nets: 162
[36m[INFO]: current step index: 41[37m
[36m[INFO]: Running CVC[37m
[36m[INFO]: current step index: 42[37m
CVC: Circuit Validation Check  Version 1.0.0
CVC: Log output to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/cvc_i3c_slow_counters.log
CVC: Error output to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/cvc_i3c_slow_counters.error.gz
CVC: Debug output to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/cvc_i3c_slow_counters.debug.gz
CVC: Start: Sun Apr 18 13:58:20 2021

Using the following parameters for CVC (Circuit Validation Check) from /openLANE_flow/scripts/cvc/sky130A/cvcrc.sky130A
CVC_TOP = 'i3c_slow_counters'
CVC_NETLIST = '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/i3c_slow_counters.cdl'
CVC_MODE = 'i3c_slow_counters'
CVC_MODEL_FILE = '/openLANE_flow/scripts/cvc/sky130A/cvc.sky130A.models'
CVC_POWER_FILE = '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/i3c_slow_counters.power'
CVC_FUSE_FILE = ''
CVC_REPORT_FILE = '/openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/cvc_i3c_slow_counters.log'
CVC_REPORT_TITLE = 'CVC $CVC_TOP'
CVC_CIRCUIT_ERROR_LIMIT = '100'
CVC_SEARCH_LIMIT = '100'
CVC_LEAK_LIMIT = '0.0002'
CVC_SOI = 'false'
CVC_SCRC = 'false'
CVC_VTH_GATES = 'false'
CVC_MIN_VTH_GATES = 'false'
CVC_IGNORE_VTH_FLOATING = 'false'
CVC_IGNORE_NO_LEAK_FLOATING = 'false'
CVC_LEAK_OVERVOLTAGE = 'true'
CVC_LOGIC_DIODES = 'false'
CVC_ANALOG_GATES = 'true'
CVC_BACKUP_RESULTS = 'false'
CVC_MOS_DIODE_ERROR_THRESHOLD = '0'
CVC_SHORT_ERROR_THRESHOLD = '0'
CVC_BIAS_ERROR_THRESHOLD = '0'
CVC_FORWARD_ERROR_THRESHOLD = '0'
CVC_FLOATING_ERROR_THRESHOLD = '0'
CVC_GATE_ERROR_THRESHOLD = '0'
CVC_LEAK?_ERROR_THRESHOLD = '0'
CVC_EXPECTED_ERROR_THRESHOLD = '0'
CVC_OVERVOLTAGE_ERROR_THRESHOLD = '0'
CVC_PARALLEL_CIRCUIT_PORT_LIMIT = '0'
CVC_CELL_ERROR_LIMIT_FILE = ''
CVC_CELL_CHECKSUM_FILE = ''
CVC_LARGE_CIRCUIT_SIZE = '10000000'
CVC_NET_CHECK_FILE = ''
End of parameters

CVC: Reading device model settings...
CVC: Reading power settings...
CVC: Parsing netlist /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/i3c_slow_counters.cdl

Cdl fixed data size 22942
Usage CDL: Time: 0  Memory: 7096  I/O: 8  Swap: 0
CVC: Counting and linking...
CVC: Assigning IDs ...
Usage DB: Time: 0  Memory: 7096  I/O: 8  Swap: 0
CVC: 489(489) instances, 674(674) nets, 1770(1770) devices.
Setting power for mode...
Setting models...
CVC: Setting models ...
Setting model tolerances...
CVC: Shorting switches...
 model short...
	Shorted 2 short
Setting instance power...
CVC: Linking devices...

Usage EQUIV: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 36
CVC: Shorting non conducting resistors...
CVC: Calculating resistor voltages...
Usage RES: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 36
CVC: Calculating min/max voltages...
Processing trivial nets found 208 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX1: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 254
! Checking forward bias diode errors: 

! Checking nmos source/drain vs bias errors: 

! Checking nmos gate vs source errors: 

! Checking pmos source/drain vs bias errors: 

! Checking pmos gate vs source errors: 

Usage ERROR: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Saving min/max voltages...
CVC: Propagating Simulation voltages 1...
Usage SIM1: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 254
Saving simulation voltages...
CVC: Propagating Simulation voltages 3...
Usage SIM2: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 254
Added 0 latch voltages
CVC: Calculating min/max voltages...
Processing trivial nets found 206 trivial nets
CVC: Ignoring invalid calculations...
CVC:   Removed 0 calculations
Copying master nets
CVC: Ignoring non-conducting devices...
CVC:   Ignored 0 devices
Usage MIN/MAX2: Time: 0  Memory: 7528  I/O: 16  Swap: 0
Power nets 472
! Checking overvoltage errors

! Checking nmos possible leak errors: 

! Checking pmos possible leak errors: 

! Checking mos floating input errors:

! Checking expected values:

CVC: Error Counts
CVC: Fuse Problems:         0
CVC: Min Voltage Conflicts: 0
CVC: Max Voltage Conflicts: 0
CVC: Leaks:                 0
CVC: LDD drain->source:     0
CVC: HI-Z Inputs:           0
CVC: Forward Bias Diodes:   0
CVC: NMOS Source vs Bulk:   0
CVC: NMOS Gate vs Source:   0
CVC: NMOS Possible Leaks:   0
CVC: PMOS Source vs Bulk:   0
CVC: PMOS Gate vs Source:   0
CVC: PMOS Possible Leaks:   0
CVC: Overvoltage-VBG:       0
CVC: Overvoltage-VBS:       0
CVC: Overvoltage-VDS:       0
CVC: Overvoltage-VGS:       0
CVC: Unexpected voltage :   0
CVC: Total:                 0
Usage Total: Time: 0  Memory: 8156  I/O: 48  Swap: 0
Virtual net update/access 6087/170069
CVC: Log output to /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/cvc/cvc_i3c_slow_counters.log
CVC: End: Sun Apr 18 13:58:20 2021

[36m[INFO]: Calculating Runtime From the Start...[37m
[36m[INFO]: Flow completed for i3c_slow_counters/18-04_13-55 in 0h3m19s[37m
[36m[INFO]: Generating Final Summary Report...[37m
[36m[INFO]: Design Name: i3c_slow_counters
Run Directory: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC
----------------------------------------

Magic DRC Summary:
Source: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/magic//39-magic.drc
Total Magic DRC violations is 0
----------------------------------------

LVS Summary:
Source: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/results/lvs/i3c_slow_counters.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0
----------------------------------------

Antenna Summary:
Source: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/routing//41-antenna.rpt
Number of pins violated: 0
Number of nets violated: 0[37m
[36m[INFO]: check full report here: /openLANE_flow/designs/i3c_slow_counters/runs/1st_run_fanout5_util40_tardens0.45_bothclkSCL20_clkSLOW50_noLEC/reports/final_summary_report.csv[37m
[32m[SUCCESS]: Flow Completed Without Fatal Errors.[37m
