
---------- Begin Simulation Statistics ----------
final_tick                                99260121000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 910701                       # Simulator instruction rate (inst/s)
host_mem_usage                                 698384                       # Number of bytes of host memory used
host_op_rate                                   914020                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    67.48                       # Real time elapsed on the host
host_tick_rate                             1470908317                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    61456032                       # Number of instructions simulated
sim_ops                                      61680039                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.099260                       # Number of seconds simulated
sim_ticks                                 99260121000                       # Number of ticks simulated
system.cpu.Branches                           2313777                       # Number of branches fetched
system.cpu.committedInsts                    61456032                       # Number of instructions committed
system.cpu.committedOps                      61680039                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        198520242                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               198520241.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads            261834000                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             7036365                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      2104314                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                      112570                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              59512698                       # Number of integer alu accesses
system.cpu.num_int_insts                     59512698                       # number of integer instructions
system.cpu.num_int_register_reads           119729109                       # number of times the integer registers were read
system.cpu.num_int_register_writes           45311196                       # number of times the integer registers were written
system.cpu.num_load_insts                    25597352                       # Number of load instructions
system.cpu.num_mem_refs                      37503510                       # number of memory refs
system.cpu.num_store_insts                   11906158                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                  16                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  20886613     33.85%     33.85% # Class of executed instruction
system.cpu.op_class::IntMult                  3313521      5.37%     39.22% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                738      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     39.22% # Class of executed instruction
system.cpu.op_class::MemRead                 25597352     41.48%     80.70% # Class of executed instruction
system.cpu.op_class::MemWrite                11906158     19.30%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   61704382                       # Class of executed instruction
system.cpu.workload.numSyscalls                    17                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          558                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7780                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         16226                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               7514                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          956                       # Transaction distribution
system.membus.trans_dist::WritebackClean         5405                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1410                       # Transaction distribution
system.membus.trans_dist::ReadExReq               941                       # Transaction distribution
system.membus.trans_dist::ReadExResp              941                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1681                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        17071                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7610                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  24681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       719232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       228992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  948224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8455                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.067061                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.250142                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7888     93.29%     93.29% # Request fanout histogram
system.membus.snoop_fanout::1                     567      6.71%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8455                       # Request fanout histogram
system.membus.reqLayer0.occupancy            41959000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           29575500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           13793250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         373312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         167808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             541120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       373312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        373312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        61184                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           61184                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            5833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8455                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          956                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                956                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           3760946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1690588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5451535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      3760946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3760946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         616401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               616401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         616401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          3760946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1690588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6067935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.184156142750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           54                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           54                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               37473                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                846                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        8455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5845                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8455                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5845                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5364                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4917                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               25                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.19                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     34012000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   15455000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                91968250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11003.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29753.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1872                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     733                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5845                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1384                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    184.092486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   121.057910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   222.381906                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          741     53.54%     53.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          365     26.37%     79.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          113      8.16%     88.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           49      3.54%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           33      2.38%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.65%     94.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      0.79%     95.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            9      0.65%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           54      3.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1384                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           54                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.907407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.002322                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.159584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              2      3.70%      3.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            26     48.15%     51.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47            11     20.37%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             3      5.56%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      5.56%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             3      5.56%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            2      3.70%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      1.85%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            2      3.70%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1      1.85%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            54                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           54                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.635793                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.046107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     68.52%     68.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.70%     72.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     20.37%     92.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      7.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            54                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 197824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  343296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   57600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  541120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               374080                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         1.99                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      3.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   99260049000                       # Total gap between requests
system.mem_ctrls.avgGap                    6941262.17                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       117440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        57600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 809831.775240330375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1183153.907297775615                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 580293.469519344973                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         5833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5845                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     36269500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     55698750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1874138005750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      6217.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21242.85                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 320639521.94                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               878220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               466785                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             2370480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             840420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     7835430720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1494892830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      36857029440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        46191908895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.362206                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  95806056000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3314480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    139585000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              9017820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              4785495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19699260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            3857580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     7835430720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       2973161040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      35612172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46458123915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        468.044200                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  92554549500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3314480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   3391091500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     61450419                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         61450419                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     61450419                       # number of overall hits
system.cpu.icache.overall_hits::total        61450419                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5833                       # number of overall misses
system.cpu.icache.overall_misses::total          5833                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    178439500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    178439500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    178439500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    178439500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     61456252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     61456252                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     61456252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     61456252                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30591.376650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30591.376650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30591.376650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30591.376650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         5405                       # number of writebacks
system.cpu.icache.writebacks::total              5405                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         5833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    172606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    172606500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    172606500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    172606500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29591.376650                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29591.376650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29591.376650                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29591.376650                       # average overall mshr miss latency
system.cpu.icache.replacements                   5405                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     61450419                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        61450419                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5833                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    178439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    178439500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     61456252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     61456252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30591.376650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30591.376650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    172606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    172606500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29591.376650                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29591.376650                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           382.664932                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            61456252                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5833                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10535.959541                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   382.664932                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.747392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.747392                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         122918337                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        122918337                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     37477408                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         37477408                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     37477408                       # number of overall hits
system.cpu.dcache.overall_hits::total        37477408                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2622                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2622                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2622                       # number of overall misses
system.cpu.dcache.overall_misses::total          2622                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    132574500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    132574500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    132574500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    132574500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     37480030                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     37480030                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     37480030                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     37480030                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000070                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000070                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000070                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000070                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 50562.356979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50562.356979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50562.356979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50562.356979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          956                       # number of writebacks
system.cpu.dcache.writebacks::total               956                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         2622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2622                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2622                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2622                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    129952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    129952500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    129952500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    129952500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000070                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000070                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 49562.356979                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 49562.356979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 49562.356979                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49562.356979                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2366                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25572537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25572537                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     91962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     91962500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25574218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25574218                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 54707.019631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54707.019631                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1681                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     90281500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     90281500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 53707.019631                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53707.019631                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11904871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11904871                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          941                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40612000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40612000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     11905812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11905812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000079                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43158.342189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43158.342189                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39671000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000079                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42158.342189                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42158.342189                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           46                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           46                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           46                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           46                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  99260121000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.915653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            37480122                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2622                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          14294.478261                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.915653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          176                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          74962866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         74962866                       # Number of data accesses

---------- End Simulation Statistics   ----------
