Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 05384665c1474fb6922fa54a1aefa6f9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serial_adder_tb_behav xil_defaultlib.serial_adder_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.D_ff
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.serial_adder
Compiling module xil_defaultlib.serial_adder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serial_adder_tb_behav
