// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/07/2024 03:05:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Counter (
	clk,
	reset,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3);
input 	clk;
input 	reset;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \clock_divider|Add0~5_sumout ;
wire \reset~input_o ;
wire \clock_divider|Equal0~0_combout ;
wire \clock_divider|Equal0~1_combout ;
wire \clock_divider|Add0~54 ;
wire \clock_divider|Add0~49_sumout ;
wire \clock_divider|Add0~50 ;
wire \clock_divider|Add0~45_sumout ;
wire \clock_divider|counter[10]~DUPLICATE_q ;
wire \clock_divider|Add0~46 ;
wire \clock_divider|Add0~41_sumout ;
wire \clock_divider|counter[11]~feeder_combout ;
wire \clock_divider|Add0~42 ;
wire \clock_divider|Add0~37_sumout ;
wire \clock_divider|counter[12]~DUPLICATE_q ;
wire \clock_divider|Add0~38 ;
wire \clock_divider|Add0~33_sumout ;
wire \clock_divider|counter[13]~feeder_combout ;
wire \clock_divider|counter[13]~DUPLICATE_q ;
wire \clock_divider|Add0~34 ;
wire \clock_divider|Add0~101_sumout ;
wire \clock_divider|Add0~102 ;
wire \clock_divider|Add0~97_sumout ;
wire \clock_divider|Add0~98 ;
wire \clock_divider|Add0~93_sumout ;
wire \clock_divider|Add0~94 ;
wire \clock_divider|Add0~89_sumout ;
wire \clock_divider|Add0~90 ;
wire \clock_divider|Add0~85_sumout ;
wire \clock_divider|Add0~86 ;
wire \clock_divider|Add0~81_sumout ;
wire \clock_divider|counter[19]~DUPLICATE_q ;
wire \clock_divider|Add0~82 ;
wire \clock_divider|Add0~77_sumout ;
wire \clock_divider|Add0~78 ;
wire \clock_divider|Add0~73_sumout ;
wire \clock_divider|Add0~74 ;
wire \clock_divider|Add0~69_sumout ;
wire \clock_divider|Add0~70 ;
wire \clock_divider|Add0~65_sumout ;
wire \clock_divider|Add0~66 ;
wire \clock_divider|Add0~61_sumout ;
wire \clock_divider|Add0~62 ;
wire \clock_divider|Add0~57_sumout ;
wire \clock_divider|Equal0~3_combout ;
wire \clock_divider|Equal0~4_combout ;
wire \clock_divider|Equal0~5_combout ;
wire \clock_divider|counter[0]~DUPLICATE_q ;
wire \clock_divider|Add0~6 ;
wire \clock_divider|Add0~1_sumout ;
wire \clock_divider|counter[1]~DUPLICATE_q ;
wire \clock_divider|Add0~2 ;
wire \clock_divider|Add0~29_sumout ;
wire \clock_divider|Add0~30 ;
wire \clock_divider|Add0~25_sumout ;
wire \clock_divider|Add0~26 ;
wire \clock_divider|Add0~21_sumout ;
wire \clock_divider|Add0~22 ;
wire \clock_divider|Add0~17_sumout ;
wire \clock_divider|Add0~18 ;
wire \clock_divider|Add0~13_sumout ;
wire \clock_divider|Add0~14 ;
wire \clock_divider|Add0~9_sumout ;
wire \clock_divider|counter[7]~DUPLICATE_q ;
wire \clock_divider|Add0~10 ;
wire \clock_divider|Add0~53_sumout ;
wire \clock_divider|Equal0~2_combout ;
wire \clock_divider|slow_clk~0_combout ;
wire \clock_divider|slow_clk~q ;
wire \main_counter[0]~0_combout ;
wire \main_counter[0]~DUPLICATE_q ;
wire \Add0~1_sumout ;
wire \main_counter[1]~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~5_sumout ;
wire \main_counter[3]~DUPLICATE_q ;
wire \Add0~6 ;
wire \Add0~9_sumout ;
wire \Add0~10 ;
wire \Add0~13_sumout ;
wire \Add0~14 ;
wire \Add0~17_sumout ;
wire \Add0~18 ;
wire \Add0~21_sumout ;
wire \main_counter[6]~DUPLICATE_q ;
wire \Add0~22 ;
wire \Add0~25_sumout ;
wire \Add0~26 ;
wire \Add0~29_sumout ;
wire \Add0~30 ;
wire \Add0~33_sumout ;
wire \seg0|seg[0]~0_combout ;
wire \seg0|WideOr5~0_combout ;
wire \seg0|WideOr4~0_combout ;
wire \seg0|WideOr3~0_combout ;
wire \seg0|WideOr2~0_combout ;
wire \seg0|WideOr1~0_combout ;
wire \seg0|WideOr0~0_combout ;
wire \seg1|seg[0]~0_combout ;
wire \seg1|WideOr5~0_combout ;
wire \seg1|WideOr4~0_combout ;
wire \seg1|WideOr3~0_combout ;
wire \seg1|WideOr2~0_combout ;
wire \seg1|WideOr1~0_combout ;
wire \seg1|WideOr0~0_combout ;
wire \Add0~34 ;
wire \Add0~37_sumout ;
wire \main_counter[11]~DUPLICATE_q ;
wire \Add0~38 ;
wire \Add0~41_sumout ;
wire \seg2|seg[0]~0_combout ;
wire \seg2|WideOr5~0_combout ;
wire \seg2|WideOr4~0_combout ;
wire \seg2|WideOr3~0_combout ;
wire \seg2|WideOr2~0_combout ;
wire \seg2|WideOr1~0_combout ;
wire \seg2|WideOr0~0_combout ;
wire \Add0~42 ;
wire \Add0~45_sumout ;
wire \Add0~46 ;
wire \Add0~49_sumout ;
wire \Add0~50 ;
wire \Add0~53_sumout ;
wire \main_counter[13]~DUPLICATE_q ;
wire \main_counter[15]~DUPLICATE_q ;
wire \Add0~54 ;
wire \Add0~57_sumout ;
wire \seg3|seg[0]~0_combout ;
wire \seg3|WideOr5~0_combout ;
wire \seg3|WideOr4~0_combout ;
wire \seg3|WideOr3~0_combout ;
wire \seg3|WideOr2~0_combout ;
wire \seg3|WideOr1~0_combout ;
wire \seg3|WideOr0~0_combout ;
wire [25:0] \clock_divider|counter ;
wire [15:0] main_counter;


// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \LEDR[0]~output (
	.i(\main_counter[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \LEDR[1]~output (
	.i(\main_counter[1]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \LEDR[2]~output (
	.i(main_counter[2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \LEDR[3]~output (
	.i(main_counter[3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(main_counter[4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \LEDR[5]~output (
	.i(main_counter[5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \LEDR[6]~output (
	.i(\main_counter[6]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \LEDR[7]~output (
	.i(main_counter[7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \LEDR[8]~output (
	.i(main_counter[8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \LEDR[9]~output (
	.i(main_counter[9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\seg0|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\seg0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\seg0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\seg0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\seg0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\seg0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\seg0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\seg1|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\seg1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\seg1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\seg1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\seg1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\seg1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\seg1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\seg2|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\seg2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\seg2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\seg2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\seg2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\seg2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\seg2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N5
cyclonev_io_obuf \HEX3[0]~output (
	.i(\seg3|seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N22
cyclonev_io_obuf \HEX3[1]~output (
	.i(\seg3|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \HEX3[2]~output (
	.i(\seg3|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \HEX3[3]~output (
	.i(\seg3|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N39
cyclonev_io_obuf \HEX3[4]~output (
	.i(\seg3|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \HEX3[5]~output (
	.i(\seg3|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\seg3|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N30
cyclonev_lcell_comb \clock_divider|Add0~5 (
// Equation(s):
// \clock_divider|Add0~5_sumout  = SUM(( \clock_divider|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \clock_divider|Add0~6  = CARRY(( \clock_divider|counter[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~5_sumout ),
	.cout(\clock_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~5 .extended_lut = "off";
defparam \clock_divider|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \clock_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y4_N32
dffeas \clock_divider|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[0] .is_wysiwyg = "true";
defparam \clock_divider|counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N34
dffeas \clock_divider|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[1] .is_wysiwyg = "true";
defparam \clock_divider|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N21
cyclonev_lcell_comb \clock_divider|Equal0~0 (
// Equation(s):
// \clock_divider|Equal0~0_combout  = ( !\clock_divider|counter [1] & ( !\clock_divider|counter [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_divider|counter [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~0 .extended_lut = "off";
defparam \clock_divider|Equal0~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \clock_divider|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N53
dffeas \clock_divider|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[7] .is_wysiwyg = "true";
defparam \clock_divider|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N12
cyclonev_lcell_comb \clock_divider|Equal0~1 (
// Equation(s):
// \clock_divider|Equal0~1_combout  = ( \clock_divider|counter [5] & ( !\clock_divider|counter [6] & ( (!\clock_divider|counter [2] & (!\clock_divider|counter [4] & (\clock_divider|counter [7] & !\clock_divider|counter [3]))) ) ) )

	.dataa(!\clock_divider|counter [2]),
	.datab(!\clock_divider|counter [4]),
	.datac(!\clock_divider|counter [7]),
	.datad(!\clock_divider|counter [3]),
	.datae(!\clock_divider|counter [5]),
	.dataf(!\clock_divider|counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~1 .extended_lut = "off";
defparam \clock_divider|Equal0~1 .lut_mask = 64'h0000080000000000;
defparam \clock_divider|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N54
cyclonev_lcell_comb \clock_divider|Add0~53 (
// Equation(s):
// \clock_divider|Add0~53_sumout  = SUM(( \clock_divider|counter [8] ) + ( GND ) + ( \clock_divider|Add0~10  ))
// \clock_divider|Add0~54  = CARRY(( \clock_divider|counter [8] ) + ( GND ) + ( \clock_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~53_sumout ),
	.cout(\clock_divider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~53 .extended_lut = "off";
defparam \clock_divider|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N57
cyclonev_lcell_comb \clock_divider|Add0~49 (
// Equation(s):
// \clock_divider|Add0~49_sumout  = SUM(( \clock_divider|counter [9] ) + ( GND ) + ( \clock_divider|Add0~54  ))
// \clock_divider|Add0~50  = CARRY(( \clock_divider|counter [9] ) + ( GND ) + ( \clock_divider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~49_sumout ),
	.cout(\clock_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~49 .extended_lut = "off";
defparam \clock_divider|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N59
dffeas \clock_divider|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[9] .is_wysiwyg = "true";
defparam \clock_divider|counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N0
cyclonev_lcell_comb \clock_divider|Add0~45 (
// Equation(s):
// \clock_divider|Add0~45_sumout  = SUM(( \clock_divider|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~50  ))
// \clock_divider|Add0~46  = CARRY(( \clock_divider|counter[10]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~45_sumout ),
	.cout(\clock_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~45 .extended_lut = "off";
defparam \clock_divider|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N2
dffeas \clock_divider|counter[10]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[10]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N3
cyclonev_lcell_comb \clock_divider|Add0~41 (
// Equation(s):
// \clock_divider|Add0~41_sumout  = SUM(( \clock_divider|counter [11] ) + ( GND ) + ( \clock_divider|Add0~46  ))
// \clock_divider|Add0~42  = CARRY(( \clock_divider|counter [11] ) + ( GND ) + ( \clock_divider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~41_sumout ),
	.cout(\clock_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~41 .extended_lut = "off";
defparam \clock_divider|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N9
cyclonev_lcell_comb \clock_divider|counter[11]~feeder (
// Equation(s):
// \clock_divider|counter[11]~feeder_combout  = ( \clock_divider|Add0~41_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_divider|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|counter[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|counter[11]~feeder .extended_lut = "off";
defparam \clock_divider|counter[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clock_divider|counter[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N10
dffeas \clock_divider|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|counter[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[11] .is_wysiwyg = "true";
defparam \clock_divider|counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N6
cyclonev_lcell_comb \clock_divider|Add0~37 (
// Equation(s):
// \clock_divider|Add0~37_sumout  = SUM(( \clock_divider|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~42  ))
// \clock_divider|Add0~38  = CARRY(( \clock_divider|counter[12]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~37_sumout ),
	.cout(\clock_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~37 .extended_lut = "off";
defparam \clock_divider|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N7
dffeas \clock_divider|counter[12]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[12]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N9
cyclonev_lcell_comb \clock_divider|Add0~33 (
// Equation(s):
// \clock_divider|Add0~33_sumout  = SUM(( \clock_divider|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~38  ))
// \clock_divider|Add0~34  = CARRY(( \clock_divider|counter[13]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~33_sumout ),
	.cout(\clock_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~33 .extended_lut = "off";
defparam \clock_divider|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N6
cyclonev_lcell_comb \clock_divider|counter[13]~feeder (
// Equation(s):
// \clock_divider|counter[13]~feeder_combout  = ( \clock_divider|Add0~33_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clock_divider|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|counter[13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|counter[13]~feeder .extended_lut = "off";
defparam \clock_divider|counter[13]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clock_divider|counter[13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N7
dffeas \clock_divider|counter[13]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|counter[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N12
cyclonev_lcell_comb \clock_divider|Add0~101 (
// Equation(s):
// \clock_divider|Add0~101_sumout  = SUM(( \clock_divider|counter [14] ) + ( GND ) + ( \clock_divider|Add0~34  ))
// \clock_divider|Add0~102  = CARRY(( \clock_divider|counter [14] ) + ( GND ) + ( \clock_divider|Add0~34  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~101_sumout ),
	.cout(\clock_divider|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~101 .extended_lut = "off";
defparam \clock_divider|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N14
dffeas \clock_divider|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[14] .is_wysiwyg = "true";
defparam \clock_divider|counter[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N15
cyclonev_lcell_comb \clock_divider|Add0~97 (
// Equation(s):
// \clock_divider|Add0~97_sumout  = SUM(( \clock_divider|counter [15] ) + ( GND ) + ( \clock_divider|Add0~102  ))
// \clock_divider|Add0~98  = CARRY(( \clock_divider|counter [15] ) + ( GND ) + ( \clock_divider|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~97_sumout ),
	.cout(\clock_divider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~97 .extended_lut = "off";
defparam \clock_divider|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N17
dffeas \clock_divider|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[15] .is_wysiwyg = "true";
defparam \clock_divider|counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N18
cyclonev_lcell_comb \clock_divider|Add0~93 (
// Equation(s):
// \clock_divider|Add0~93_sumout  = SUM(( \clock_divider|counter [16] ) + ( GND ) + ( \clock_divider|Add0~98  ))
// \clock_divider|Add0~94  = CARRY(( \clock_divider|counter [16] ) + ( GND ) + ( \clock_divider|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~93_sumout ),
	.cout(\clock_divider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~93 .extended_lut = "off";
defparam \clock_divider|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N20
dffeas \clock_divider|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[16] .is_wysiwyg = "true";
defparam \clock_divider|counter[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N21
cyclonev_lcell_comb \clock_divider|Add0~89 (
// Equation(s):
// \clock_divider|Add0~89_sumout  = SUM(( \clock_divider|counter [17] ) + ( GND ) + ( \clock_divider|Add0~94  ))
// \clock_divider|Add0~90  = CARRY(( \clock_divider|counter [17] ) + ( GND ) + ( \clock_divider|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~89_sumout ),
	.cout(\clock_divider|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~89 .extended_lut = "off";
defparam \clock_divider|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N23
dffeas \clock_divider|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[17] .is_wysiwyg = "true";
defparam \clock_divider|counter[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N24
cyclonev_lcell_comb \clock_divider|Add0~85 (
// Equation(s):
// \clock_divider|Add0~85_sumout  = SUM(( \clock_divider|counter [18] ) + ( GND ) + ( \clock_divider|Add0~90  ))
// \clock_divider|Add0~86  = CARRY(( \clock_divider|counter [18] ) + ( GND ) + ( \clock_divider|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~85_sumout ),
	.cout(\clock_divider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~85 .extended_lut = "off";
defparam \clock_divider|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N26
dffeas \clock_divider|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[18] .is_wysiwyg = "true";
defparam \clock_divider|counter[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N27
cyclonev_lcell_comb \clock_divider|Add0~81 (
// Equation(s):
// \clock_divider|Add0~81_sumout  = SUM(( \clock_divider|counter[19]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~86  ))
// \clock_divider|Add0~82  = CARRY(( \clock_divider|counter[19]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter[19]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~81_sumout ),
	.cout(\clock_divider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~81 .extended_lut = "off";
defparam \clock_divider|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N29
dffeas \clock_divider|counter[19]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[19]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[19]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[19]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N30
cyclonev_lcell_comb \clock_divider|Add0~77 (
// Equation(s):
// \clock_divider|Add0~77_sumout  = SUM(( \clock_divider|counter [20] ) + ( GND ) + ( \clock_divider|Add0~82  ))
// \clock_divider|Add0~78  = CARRY(( \clock_divider|counter [20] ) + ( GND ) + ( \clock_divider|Add0~82  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~77_sumout ),
	.cout(\clock_divider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~77 .extended_lut = "off";
defparam \clock_divider|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N32
dffeas \clock_divider|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[20] .is_wysiwyg = "true";
defparam \clock_divider|counter[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N33
cyclonev_lcell_comb \clock_divider|Add0~73 (
// Equation(s):
// \clock_divider|Add0~73_sumout  = SUM(( \clock_divider|counter [21] ) + ( GND ) + ( \clock_divider|Add0~78  ))
// \clock_divider|Add0~74  = CARRY(( \clock_divider|counter [21] ) + ( GND ) + ( \clock_divider|Add0~78  ))

	.dataa(!\clock_divider|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~73_sumout ),
	.cout(\clock_divider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~73 .extended_lut = "off";
defparam \clock_divider|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N35
dffeas \clock_divider|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[21] .is_wysiwyg = "true";
defparam \clock_divider|counter[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N36
cyclonev_lcell_comb \clock_divider|Add0~69 (
// Equation(s):
// \clock_divider|Add0~69_sumout  = SUM(( \clock_divider|counter [22] ) + ( GND ) + ( \clock_divider|Add0~74  ))
// \clock_divider|Add0~70  = CARRY(( \clock_divider|counter [22] ) + ( GND ) + ( \clock_divider|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~69_sumout ),
	.cout(\clock_divider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~69 .extended_lut = "off";
defparam \clock_divider|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N38
dffeas \clock_divider|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[22] .is_wysiwyg = "true";
defparam \clock_divider|counter[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N39
cyclonev_lcell_comb \clock_divider|Add0~65 (
// Equation(s):
// \clock_divider|Add0~65_sumout  = SUM(( \clock_divider|counter [23] ) + ( GND ) + ( \clock_divider|Add0~70  ))
// \clock_divider|Add0~66  = CARRY(( \clock_divider|counter [23] ) + ( GND ) + ( \clock_divider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~65_sumout ),
	.cout(\clock_divider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~65 .extended_lut = "off";
defparam \clock_divider|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N41
dffeas \clock_divider|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[23] .is_wysiwyg = "true";
defparam \clock_divider|counter[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N42
cyclonev_lcell_comb \clock_divider|Add0~61 (
// Equation(s):
// \clock_divider|Add0~61_sumout  = SUM(( \clock_divider|counter [24] ) + ( GND ) + ( \clock_divider|Add0~66  ))
// \clock_divider|Add0~62  = CARRY(( \clock_divider|counter [24] ) + ( GND ) + ( \clock_divider|Add0~66  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~61_sumout ),
	.cout(\clock_divider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~61 .extended_lut = "off";
defparam \clock_divider|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N44
dffeas \clock_divider|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[24] .is_wysiwyg = "true";
defparam \clock_divider|counter[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N45
cyclonev_lcell_comb \clock_divider|Add0~57 (
// Equation(s):
// \clock_divider|Add0~57_sumout  = SUM(( \clock_divider|counter [25] ) + ( GND ) + ( \clock_divider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~57 .extended_lut = "off";
defparam \clock_divider|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N47
dffeas \clock_divider|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[25] .is_wysiwyg = "true";
defparam \clock_divider|counter[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N48
cyclonev_lcell_comb \clock_divider|Equal0~3 (
// Equation(s):
// \clock_divider|Equal0~3_combout  = ( !\clock_divider|counter [25] & ( !\clock_divider|counter [20] & ( (\clock_divider|counter [21] & (!\clock_divider|counter [23] & (!\clock_divider|counter [22] & !\clock_divider|counter [24]))) ) ) )

	.dataa(!\clock_divider|counter [21]),
	.datab(!\clock_divider|counter [23]),
	.datac(!\clock_divider|counter [22]),
	.datad(!\clock_divider|counter [24]),
	.datae(!\clock_divider|counter [25]),
	.dataf(!\clock_divider|counter [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~3 .extended_lut = "off";
defparam \clock_divider|Equal0~3 .lut_mask = 64'h4000000000000000;
defparam \clock_divider|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y3_N28
dffeas \clock_divider|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[19] .is_wysiwyg = "true";
defparam \clock_divider|counter[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y3_N54
cyclonev_lcell_comb \clock_divider|Equal0~4 (
// Equation(s):
// \clock_divider|Equal0~4_combout  = ( \clock_divider|counter [17] & ( !\clock_divider|counter [14] & ( (!\clock_divider|counter [16] & (!\clock_divider|counter [15] & (\clock_divider|counter [18] & !\clock_divider|counter [19]))) ) ) )

	.dataa(!\clock_divider|counter [16]),
	.datab(!\clock_divider|counter [15]),
	.datac(!\clock_divider|counter [18]),
	.datad(!\clock_divider|counter [19]),
	.datae(!\clock_divider|counter [17]),
	.dataf(!\clock_divider|counter [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~4 .extended_lut = "off";
defparam \clock_divider|Equal0~4 .lut_mask = 64'h0000080000000000;
defparam \clock_divider|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N18
cyclonev_lcell_comb \clock_divider|Equal0~5 (
// Equation(s):
// \clock_divider|Equal0~5_combout  = ( \clock_divider|Equal0~4_combout  & ( (\clock_divider|Equal0~0_combout  & (\clock_divider|Equal0~1_combout  & (\clock_divider|Equal0~2_combout  & \clock_divider|Equal0~3_combout ))) ) )

	.dataa(!\clock_divider|Equal0~0_combout ),
	.datab(!\clock_divider|Equal0~1_combout ),
	.datac(!\clock_divider|Equal0~2_combout ),
	.datad(!\clock_divider|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\clock_divider|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~5 .extended_lut = "off";
defparam \clock_divider|Equal0~5 .lut_mask = 64'h0000000000010001;
defparam \clock_divider|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N31
dffeas \clock_divider|counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N33
cyclonev_lcell_comb \clock_divider|Add0~1 (
// Equation(s):
// \clock_divider|Add0~1_sumout  = SUM(( \clock_divider|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~6  ))
// \clock_divider|Add0~2  = CARRY(( \clock_divider|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~6  ))

	.dataa(!\clock_divider|counter[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~1_sumout ),
	.cout(\clock_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~1 .extended_lut = "off";
defparam \clock_divider|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \clock_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N35
dffeas \clock_divider|counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N36
cyclonev_lcell_comb \clock_divider|Add0~29 (
// Equation(s):
// \clock_divider|Add0~29_sumout  = SUM(( \clock_divider|counter [2] ) + ( GND ) + ( \clock_divider|Add0~2  ))
// \clock_divider|Add0~30  = CARRY(( \clock_divider|counter [2] ) + ( GND ) + ( \clock_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~29_sumout ),
	.cout(\clock_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~29 .extended_lut = "off";
defparam \clock_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N38
dffeas \clock_divider|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[2] .is_wysiwyg = "true";
defparam \clock_divider|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N39
cyclonev_lcell_comb \clock_divider|Add0~25 (
// Equation(s):
// \clock_divider|Add0~25_sumout  = SUM(( \clock_divider|counter [3] ) + ( GND ) + ( \clock_divider|Add0~30  ))
// \clock_divider|Add0~26  = CARRY(( \clock_divider|counter [3] ) + ( GND ) + ( \clock_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~25_sumout ),
	.cout(\clock_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~25 .extended_lut = "off";
defparam \clock_divider|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N41
dffeas \clock_divider|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[3] .is_wysiwyg = "true";
defparam \clock_divider|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N42
cyclonev_lcell_comb \clock_divider|Add0~21 (
// Equation(s):
// \clock_divider|Add0~21_sumout  = SUM(( \clock_divider|counter [4] ) + ( GND ) + ( \clock_divider|Add0~26  ))
// \clock_divider|Add0~22  = CARRY(( \clock_divider|counter [4] ) + ( GND ) + ( \clock_divider|Add0~26  ))

	.dataa(gnd),
	.datab(!\clock_divider|counter [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~21_sumout ),
	.cout(\clock_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~21 .extended_lut = "off";
defparam \clock_divider|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \clock_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N44
dffeas \clock_divider|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[4] .is_wysiwyg = "true";
defparam \clock_divider|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N45
cyclonev_lcell_comb \clock_divider|Add0~17 (
// Equation(s):
// \clock_divider|Add0~17_sumout  = SUM(( \clock_divider|counter [5] ) + ( GND ) + ( \clock_divider|Add0~22  ))
// \clock_divider|Add0~18  = CARRY(( \clock_divider|counter [5] ) + ( GND ) + ( \clock_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~17_sumout ),
	.cout(\clock_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~17 .extended_lut = "off";
defparam \clock_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N47
dffeas \clock_divider|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[5] .is_wysiwyg = "true";
defparam \clock_divider|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N48
cyclonev_lcell_comb \clock_divider|Add0~13 (
// Equation(s):
// \clock_divider|Add0~13_sumout  = SUM(( \clock_divider|counter [6] ) + ( GND ) + ( \clock_divider|Add0~18  ))
// \clock_divider|Add0~14  = CARRY(( \clock_divider|counter [6] ) + ( GND ) + ( \clock_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clock_divider|counter [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~13_sumout ),
	.cout(\clock_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~13 .extended_lut = "off";
defparam \clock_divider|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \clock_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N50
dffeas \clock_divider|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[6] .is_wysiwyg = "true";
defparam \clock_divider|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N51
cyclonev_lcell_comb \clock_divider|Add0~9 (
// Equation(s):
// \clock_divider|Add0~9_sumout  = SUM(( \clock_divider|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~14  ))
// \clock_divider|Add0~10  = CARRY(( \clock_divider|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \clock_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clock_divider|counter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clock_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clock_divider|Add0~9_sumout ),
	.cout(\clock_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Add0~9 .extended_lut = "off";
defparam \clock_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clock_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N52
dffeas \clock_divider|counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \clock_divider|counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N56
dffeas \clock_divider|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[8] .is_wysiwyg = "true";
defparam \clock_divider|counter[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y4_N8
dffeas \clock_divider|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|counter[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[13] .is_wysiwyg = "true";
defparam \clock_divider|counter[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N1
dffeas \clock_divider|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[10] .is_wysiwyg = "true";
defparam \clock_divider|counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y3_N8
dffeas \clock_divider|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\clock_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(\clock_divider|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|counter[12] .is_wysiwyg = "true";
defparam \clock_divider|counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N0
cyclonev_lcell_comb \clock_divider|Equal0~2 (
// Equation(s):
// \clock_divider|Equal0~2_combout  = ( \clock_divider|counter [10] & ( !\clock_divider|counter [12] & ( (\clock_divider|counter [8] & (!\clock_divider|counter [9] & (!\clock_divider|counter [11] & \clock_divider|counter [13]))) ) ) )

	.dataa(!\clock_divider|counter [8]),
	.datab(!\clock_divider|counter [9]),
	.datac(!\clock_divider|counter [11]),
	.datad(!\clock_divider|counter [13]),
	.datae(!\clock_divider|counter [10]),
	.dataf(!\clock_divider|counter [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|Equal0~2 .extended_lut = "off";
defparam \clock_divider|Equal0~2 .lut_mask = 64'h0000004000000000;
defparam \clock_divider|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y4_N24
cyclonev_lcell_comb \clock_divider|slow_clk~0 (
// Equation(s):
// \clock_divider|slow_clk~0_combout  = ( \clock_divider|Equal0~4_combout  & ( \clock_divider|slow_clk~q  & ( (!\clock_divider|Equal0~2_combout ) # ((!\clock_divider|Equal0~0_combout ) # ((!\clock_divider|Equal0~3_combout ) # 
// (!\clock_divider|Equal0~1_combout ))) ) ) ) # ( !\clock_divider|Equal0~4_combout  & ( \clock_divider|slow_clk~q  ) ) # ( \clock_divider|Equal0~4_combout  & ( !\clock_divider|slow_clk~q  & ( (\clock_divider|Equal0~2_combout  & 
// (\clock_divider|Equal0~0_combout  & (\clock_divider|Equal0~3_combout  & \clock_divider|Equal0~1_combout ))) ) ) )

	.dataa(!\clock_divider|Equal0~2_combout ),
	.datab(!\clock_divider|Equal0~0_combout ),
	.datac(!\clock_divider|Equal0~3_combout ),
	.datad(!\clock_divider|Equal0~1_combout ),
	.datae(!\clock_divider|Equal0~4_combout ),
	.dataf(!\clock_divider|slow_clk~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clock_divider|slow_clk~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clock_divider|slow_clk~0 .extended_lut = "off";
defparam \clock_divider|slow_clk~0 .lut_mask = 64'h00000001FFFFFFFE;
defparam \clock_divider|slow_clk~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y4_N17
dffeas \clock_divider|slow_clk (
	.clk(\clk~input_o ),
	.d(gnd),
	.asdata(\clock_divider|slow_clk~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clock_divider|slow_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clock_divider|slow_clk .is_wysiwyg = "true";
defparam \clock_divider|slow_clk .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N54
cyclonev_lcell_comb \main_counter[0]~0 (
// Equation(s):
// \main_counter[0]~0_combout  = ( !\main_counter[0]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_counter[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\main_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \main_counter[0]~0 .extended_lut = "off";
defparam \main_counter[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \main_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N53
dffeas \main_counter[0]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(gnd),
	.asdata(\main_counter[0]~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N52
dffeas \main_counter[0] (
	.clk(\clock_divider|slow_clk~q ),
	.d(gnd),
	.asdata(\main_counter[0]~0_combout ),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[0]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[0] .is_wysiwyg = "true";
defparam \main_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N1
dffeas \main_counter[1] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[1]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[1] .is_wysiwyg = "true";
defparam \main_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( main_counter[1] ) + ( main_counter[0] ) + ( !VCC ))
// \Add0~2  = CARRY(( main_counter[1] ) + ( main_counter[0] ) + ( !VCC ))

	.dataa(!main_counter[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(!main_counter[1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N2
dffeas \main_counter[1]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~1_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( main_counter[2] ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( main_counter[2] ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!main_counter[2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N4
dffeas \main_counter[2] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~5_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[2]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[2] .is_wysiwyg = "true";
defparam \main_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N8
dffeas \main_counter[3]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N6
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( \main_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))
// \Add0~10  = CARRY(( \main_counter[3]~DUPLICATE_q  ) + ( GND ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\main_counter[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N7
dffeas \main_counter[3] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~9_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[3]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[3] .is_wysiwyg = "true";
defparam \main_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N9
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( main_counter[4] ) + ( GND ) + ( \Add0~10  ))
// \Add0~14  = CARRY(( main_counter[4] ) + ( GND ) + ( \Add0~10  ))

	.dataa(!main_counter[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N10
dffeas \main_counter[4] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~13_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[4]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[4] .is_wysiwyg = "true";
defparam \main_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N12
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( main_counter[5] ) + ( GND ) + ( \Add0~14  ))
// \Add0~18  = CARRY(( main_counter[5] ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!main_counter[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(\Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N14
dffeas \main_counter[5] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~17_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[5]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[5] .is_wysiwyg = "true";
defparam \main_counter[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N17
dffeas \main_counter[6] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[6]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[6] .is_wysiwyg = "true";
defparam \main_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N15
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( main_counter[6] ) + ( GND ) + ( \Add0~18  ))
// \Add0~22  = CARRY(( main_counter[6] ) + ( GND ) + ( \Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!main_counter[6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N16
dffeas \main_counter[6]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~21_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( main_counter[7] ) + ( GND ) + ( \Add0~22  ))
// \Add0~26  = CARRY(( main_counter[7] ) + ( GND ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!main_counter[7]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N19
dffeas \main_counter[7] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~25_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[7]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[7] .is_wysiwyg = "true";
defparam \main_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N21
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( main_counter[8] ) + ( GND ) + ( \Add0~26  ))
// \Add0~30  = CARRY(( main_counter[8] ) + ( GND ) + ( \Add0~26  ))

	.dataa(!main_counter[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N23
dffeas \main_counter[8] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~29_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[8]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[8] .is_wysiwyg = "true";
defparam \main_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N24
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( main_counter[9] ) + ( GND ) + ( \Add0~30  ))
// \Add0~34  = CARRY(( main_counter[9] ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(!main_counter[9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N25
dffeas \main_counter[9] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~33_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[9]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[9] .is_wysiwyg = "true";
defparam \main_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \seg0|seg[0]~0 (
// Equation(s):
// \seg0|seg[0]~0_combout  = ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (!main_counter[3] & !\main_counter[0]~DUPLICATE_q ) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( (!main_counter[3] & \main_counter[0]~DUPLICATE_q ) ) ) 
// )

	.dataa(!main_counter[3]),
	.datab(gnd),
	.datac(!\main_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|seg[0]~0 .extended_lut = "off";
defparam \seg0|seg[0]~0 .lut_mask = 64'h0A0A0000A0A00000;
defparam \seg0|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \seg0|WideOr5~0 (
// Equation(s):
// \seg0|WideOr5~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (!\main_counter[0]~DUPLICATE_q ) # (main_counter[3]) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( !\main_counter[0]~DUPLICATE_q  $ (!main_counter[3]) ) 
// ) )

	.dataa(gnd),
	.datab(!\main_counter[0]~DUPLICATE_q ),
	.datac(!main_counter[3]),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr5~0 .extended_lut = "off";
defparam \seg0|WideOr5~0 .lut_mask = 64'h000000003C3CCFCF;
defparam \seg0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \seg0|WideOr4~0 (
// Equation(s):
// \seg0|WideOr4~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( main_counter[3] ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (main_counter[3] & !\main_counter[0]~DUPLICATE_q ) ) ) ) # ( \main_counter[1]~DUPLICATE_q  
// & ( !main_counter[2] & ( (!main_counter[3] & !\main_counter[0]~DUPLICATE_q ) ) ) )

	.dataa(!main_counter[3]),
	.datab(gnd),
	.datac(!\main_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr4~0 .extended_lut = "off";
defparam \seg0|WideOr4~0 .lut_mask = 64'h0000A0A050505555;
defparam \seg0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \seg0|WideOr3~0 (
// Equation(s):
// \seg0|WideOr3~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( \main_counter[0]~DUPLICATE_q  ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (!main_counter[3] & !\main_counter[0]~DUPLICATE_q ) ) ) ) # ( 
// \main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( (main_counter[3] & !\main_counter[0]~DUPLICATE_q ) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( (!main_counter[3] & \main_counter[0]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!main_counter[3]),
	.datac(!\main_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr3~0 .extended_lut = "off";
defparam \seg0|WideOr3~0 .lut_mask = 64'h0C0C3030C0C00F0F;
defparam \seg0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \seg0|WideOr2~0 (
// Equation(s):
// \seg0|WideOr2~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (\main_counter[0]~DUPLICATE_q  & !main_counter[3]) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( !main_counter[3] ) ) ) # ( \main_counter[1]~DUPLICATE_q  
// & ( !main_counter[2] & ( (\main_counter[0]~DUPLICATE_q  & !main_counter[3]) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( \main_counter[0]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\main_counter[0]~DUPLICATE_q ),
	.datac(!main_counter[3]),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr2~0 .extended_lut = "off";
defparam \seg0|WideOr2~0 .lut_mask = 64'h33333030F0F03030;
defparam \seg0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \seg0|WideOr1~0 (
// Equation(s):
// \seg0|WideOr1~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (!main_counter[3] & \main_counter[0]~DUPLICATE_q ) ) ) ) # ( \main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( !main_counter[3] ) ) ) # ( !\main_counter[1]~DUPLICATE_q 
//  & ( !main_counter[2] & ( (!main_counter[3] & \main_counter[0]~DUPLICATE_q ) ) ) )

	.dataa(!main_counter[3]),
	.datab(gnd),
	.datac(!\main_counter[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr1~0 .extended_lut = "off";
defparam \seg0|WideOr1~0 .lut_mask = 64'h0A0AAAAA00000A0A;
defparam \seg0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \seg0|WideOr0~0 (
// Equation(s):
// \seg0|WideOr0~0_combout  = ( \main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( (!\main_counter[0]~DUPLICATE_q ) # (main_counter[3]) ) ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( main_counter[2] & ( !main_counter[3] ) ) ) # ( 
// \main_counter[1]~DUPLICATE_q  & ( !main_counter[2] ) ) # ( !\main_counter[1]~DUPLICATE_q  & ( !main_counter[2] & ( main_counter[3] ) ) )

	.dataa(gnd),
	.datab(!\main_counter[0]~DUPLICATE_q ),
	.datac(!main_counter[3]),
	.datad(gnd),
	.datae(!\main_counter[1]~DUPLICATE_q ),
	.dataf(!main_counter[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg0|WideOr0~0 .extended_lut = "off";
defparam \seg0|WideOr0~0 .lut_mask = 64'h0F0FFFFFF0F0CFCF;
defparam \seg0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \seg1|seg[0]~0 (
// Equation(s):
// \seg1|seg[0]~0_combout  = ( !main_counter[7] & ( (!main_counter[5] & (!\main_counter[6]~DUPLICATE_q  $ (!main_counter[4]))) ) )

	.dataa(!\main_counter[6]~DUPLICATE_q ),
	.datab(!main_counter[4]),
	.datac(!main_counter[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|seg[0]~0 .extended_lut = "off";
defparam \seg1|seg[0]~0 .lut_mask = 64'h6060606000000000;
defparam \seg1|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N21
cyclonev_lcell_comb \seg1|WideOr5~0 (
// Equation(s):
// \seg1|WideOr5~0_combout  = ( main_counter[5] & ( (\main_counter[6]~DUPLICATE_q  & ((!main_counter[4]) # (main_counter[7]))) ) ) # ( !main_counter[5] & ( (\main_counter[6]~DUPLICATE_q  & (!main_counter[7] $ (!main_counter[4]))) ) )

	.dataa(!\main_counter[6]~DUPLICATE_q ),
	.datab(!main_counter[7]),
	.datac(!main_counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr5~0 .extended_lut = "off";
defparam \seg1|WideOr5~0 .lut_mask = 64'h1414141451515151;
defparam \seg1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \seg1|WideOr4~0 (
// Equation(s):
// \seg1|WideOr4~0_combout  = ( main_counter[4] & ( (main_counter[5] & (main_counter[7] & \main_counter[6]~DUPLICATE_q )) ) ) # ( !main_counter[4] & ( (!main_counter[7] & (main_counter[5] & !\main_counter[6]~DUPLICATE_q )) # (main_counter[7] & 
// ((\main_counter[6]~DUPLICATE_q ))) ) )

	.dataa(!main_counter[5]),
	.datab(!main_counter[7]),
	.datac(!\main_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr4~0 .extended_lut = "off";
defparam \seg1|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \seg1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \seg1|WideOr3~0 (
// Equation(s):
// \seg1|WideOr3~0_combout  = ( main_counter[4] & ( (!main_counter[5] & (!main_counter[7] & !\main_counter[6]~DUPLICATE_q )) # (main_counter[5] & ((\main_counter[6]~DUPLICATE_q ))) ) ) # ( !main_counter[4] & ( (!main_counter[5] & (!main_counter[7] & 
// \main_counter[6]~DUPLICATE_q )) # (main_counter[5] & (main_counter[7] & !\main_counter[6]~DUPLICATE_q )) ) )

	.dataa(!main_counter[5]),
	.datab(!main_counter[7]),
	.datac(!\main_counter[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr3~0 .extended_lut = "off";
defparam \seg1|WideOr3~0 .lut_mask = 64'h1818181885858585;
defparam \seg1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N45
cyclonev_lcell_comb \seg1|WideOr2~0 (
// Equation(s):
// \seg1|WideOr2~0_combout  = ( \main_counter[6]~DUPLICATE_q  & ( (!main_counter[7] & ((!main_counter[5]) # (main_counter[4]))) ) ) # ( !\main_counter[6]~DUPLICATE_q  & ( (main_counter[4] & ((!main_counter[5]) # (!main_counter[7]))) ) )

	.dataa(!main_counter[5]),
	.datab(!main_counter[7]),
	.datac(!main_counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr2~0 .extended_lut = "off";
defparam \seg1|WideOr2~0 .lut_mask = 64'h0E0E0E0E8C8C8C8C;
defparam \seg1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \seg1|WideOr1~0 (
// Equation(s):
// \seg1|WideOr1~0_combout  = ( !main_counter[7] & ( (!main_counter[4] & (!\main_counter[6]~DUPLICATE_q  & main_counter[5])) # (main_counter[4] & ((!\main_counter[6]~DUPLICATE_q ) # (main_counter[5]))) ) )

	.dataa(gnd),
	.datab(!main_counter[4]),
	.datac(!\main_counter[6]~DUPLICATE_q ),
	.datad(!main_counter[5]),
	.datae(gnd),
	.dataf(!main_counter[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr1~0 .extended_lut = "off";
defparam \seg1|WideOr1~0 .lut_mask = 64'h30F330F300000000;
defparam \seg1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N51
cyclonev_lcell_comb \seg1|WideOr0~0 (
// Equation(s):
// \seg1|WideOr0~0_combout  = ( \main_counter[6]~DUPLICATE_q  & ( (!main_counter[5] & (!main_counter[7])) # (main_counter[5] & ((!main_counter[4]) # (main_counter[7]))) ) ) # ( !\main_counter[6]~DUPLICATE_q  & ( (main_counter[7]) # (main_counter[5]) ) )

	.dataa(!main_counter[5]),
	.datab(!main_counter[7]),
	.datac(!main_counter[4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\main_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg1|WideOr0~0 .extended_lut = "off";
defparam \seg1|WideOr0~0 .lut_mask = 64'h77777777D9D9D9D9;
defparam \seg1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N27
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( main_counter[10] ) + ( GND ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( main_counter[10] ) + ( GND ) + ( \Add0~34  ))

	.dataa(!main_counter[10]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N29
dffeas \main_counter[10] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~37_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[10]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[10] .is_wysiwyg = "true";
defparam \main_counter[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N32
dffeas \main_counter[11]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[11]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N30
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( \main_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( \main_counter[11]~DUPLICATE_q  ) + ( GND ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\main_counter[11]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N31
dffeas \main_counter[11] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~41_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[11]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[11] .is_wysiwyg = "true";
defparam \main_counter[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \seg2|seg[0]~0 (
// Equation(s):
// \seg2|seg[0]~0_combout  = ( main_counter[8] & ( (!main_counter[10] & (!main_counter[9] & !main_counter[11])) ) ) # ( !main_counter[8] & ( (main_counter[10] & (!main_counter[9] & !main_counter[11])) ) )

	.dataa(!main_counter[10]),
	.datab(gnd),
	.datac(!main_counter[9]),
	.datad(!main_counter[11]),
	.datae(gnd),
	.dataf(!main_counter[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|seg[0]~0 .extended_lut = "off";
defparam \seg2|seg[0]~0 .lut_mask = 64'h50005000A000A000;
defparam \seg2|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N24
cyclonev_lcell_comb \seg2|WideOr5~0 (
// Equation(s):
// \seg2|WideOr5~0_combout  = ( main_counter[9] & ( (main_counter[10] & ((!main_counter[8]) # (main_counter[11]))) ) ) # ( !main_counter[9] & ( (main_counter[10] & (!main_counter[8] $ (!main_counter[11]))) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(gnd),
	.datad(!main_counter[11]),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr5~0 .extended_lut = "off";
defparam \seg2|WideOr5~0 .lut_mask = 64'h1144114444554455;
defparam \seg2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \seg2|WideOr4~0 (
// Equation(s):
// \seg2|WideOr4~0_combout  = ( main_counter[9] & ( (!main_counter[10] & (!main_counter[8] & !main_counter[11])) # (main_counter[10] & ((main_counter[11]))) ) ) # ( !main_counter[9] & ( (main_counter[10] & (!main_counter[8] & main_counter[11])) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(!main_counter[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr4~0 .extended_lut = "off";
defparam \seg2|WideOr4~0 .lut_mask = 64'h0404040485858585;
defparam \seg2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \seg2|WideOr3~0 (
// Equation(s):
// \seg2|WideOr3~0_combout  = ( main_counter[9] & ( (!main_counter[10] & (!main_counter[8] & main_counter[11])) # (main_counter[10] & (main_counter[8])) ) ) # ( !main_counter[9] & ( (!main_counter[11] & (!main_counter[10] $ (!main_counter[8]))) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(gnd),
	.datad(!main_counter[11]),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr3~0 .extended_lut = "off";
defparam \seg2|WideOr3~0 .lut_mask = 64'h6600660011991199;
defparam \seg2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \seg2|WideOr2~0 (
// Equation(s):
// \seg2|WideOr2~0_combout  = ( main_counter[9] & ( (main_counter[8] & !main_counter[11]) ) ) # ( !main_counter[9] & ( (!main_counter[10] & (main_counter[8])) # (main_counter[10] & ((!main_counter[11]))) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(!main_counter[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr2~0 .extended_lut = "off";
defparam \seg2|WideOr2~0 .lut_mask = 64'h7272727230303030;
defparam \seg2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \seg2|WideOr1~0 (
// Equation(s):
// \seg2|WideOr1~0_combout  = ( main_counter[9] & ( (!main_counter[11] & ((!main_counter[10]) # (main_counter[8]))) ) ) # ( !main_counter[9] & ( (!main_counter[10] & (main_counter[8] & !main_counter[11])) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(gnd),
	.datad(!main_counter[11]),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr1~0 .extended_lut = "off";
defparam \seg2|WideOr1~0 .lut_mask = 64'h22002200BB00BB00;
defparam \seg2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N15
cyclonev_lcell_comb \seg2|WideOr0~0 (
// Equation(s):
// \seg2|WideOr0~0_combout  = ( main_counter[9] & ( (!main_counter[10]) # ((!main_counter[8]) # (main_counter[11])) ) ) # ( !main_counter[9] & ( !main_counter[10] $ (!main_counter[11]) ) )

	.dataa(!main_counter[10]),
	.datab(!main_counter[8]),
	.datac(!main_counter[11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!main_counter[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg2|WideOr0~0 .extended_lut = "off";
defparam \seg2|WideOr0~0 .lut_mask = 64'h5A5A5A5AEFEFEFEF;
defparam \seg2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N33
cyclonev_lcell_comb \Add0~45 (
// Equation(s):
// \Add0~45_sumout  = SUM(( main_counter[12] ) + ( GND ) + ( \Add0~42  ))
// \Add0~46  = CARRY(( main_counter[12] ) + ( GND ) + ( \Add0~42  ))

	.dataa(!main_counter[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~45_sumout ),
	.cout(\Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \Add0~45 .extended_lut = "off";
defparam \Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N35
dffeas \main_counter[12] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~45_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[12]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[12] .is_wysiwyg = "true";
defparam \main_counter[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N36
cyclonev_lcell_comb \Add0~49 (
// Equation(s):
// \Add0~49_sumout  = SUM(( main_counter[13] ) + ( GND ) + ( \Add0~46  ))
// \Add0~50  = CARRY(( main_counter[13] ) + ( GND ) + ( \Add0~46  ))

	.dataa(!main_counter[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~49_sumout ),
	.cout(\Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \Add0~49 .extended_lut = "off";
defparam \Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N38
dffeas \main_counter[13] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[13]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[13] .is_wysiwyg = "true";
defparam \main_counter[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N39
cyclonev_lcell_comb \Add0~53 (
// Equation(s):
// \Add0~53_sumout  = SUM(( main_counter[14] ) + ( GND ) + ( \Add0~50  ))
// \Add0~54  = CARRY(( main_counter[14] ) + ( GND ) + ( \Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!main_counter[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~53_sumout ),
	.cout(\Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \Add0~53 .extended_lut = "off";
defparam \Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N41
dffeas \main_counter[14] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~53_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[14]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[14] .is_wysiwyg = "true";
defparam \main_counter[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N37
dffeas \main_counter[13]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~49_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[13]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y4_N44
dffeas \main_counter[15]~DUPLICATE (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\main_counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \main_counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y4_N42
cyclonev_lcell_comb \Add0~57 (
// Equation(s):
// \Add0~57_sumout  = SUM(( \main_counter[15]~DUPLICATE_q  ) + ( GND ) + ( \Add0~54  ))

	.dataa(gnd),
	.datab(!\main_counter[15]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~57 .extended_lut = "off";
defparam \Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y4_N43
dffeas \main_counter[15] (
	.clk(\clock_divider|slow_clk~q ),
	.d(\Add0~57_sumout ),
	.asdata(vcc),
	.clrn(!\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(main_counter[15]),
	.prn(vcc));
// synopsys translate_off
defparam \main_counter[15] .is_wysiwyg = "true";
defparam \main_counter[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N15
cyclonev_lcell_comb \seg3|seg[0]~0 (
// Equation(s):
// \seg3|seg[0]~0_combout  = ( !\main_counter[13]~DUPLICATE_q  & ( !main_counter[15] & ( !main_counter[12] $ (!main_counter[14]) ) ) )

	.dataa(!main_counter[12]),
	.datab(gnd),
	.datac(!main_counter[14]),
	.datad(gnd),
	.datae(!\main_counter[13]~DUPLICATE_q ),
	.dataf(!main_counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|seg[0]~0 .extended_lut = "off";
defparam \seg3|seg[0]~0 .lut_mask = 64'h5A5A000000000000;
defparam \seg3|seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N42
cyclonev_lcell_comb \seg3|WideOr5~0 (
// Equation(s):
// \seg3|WideOr5~0_combout  = ( \main_counter[13]~DUPLICATE_q  & ( main_counter[12] & ( (main_counter[14] & main_counter[15]) ) ) ) # ( !\main_counter[13]~DUPLICATE_q  & ( main_counter[12] & ( (main_counter[14] & !main_counter[15]) ) ) ) # ( 
// \main_counter[13]~DUPLICATE_q  & ( !main_counter[12] & ( main_counter[14] ) ) ) # ( !\main_counter[13]~DUPLICATE_q  & ( !main_counter[12] & ( (main_counter[14] & main_counter[15]) ) ) )

	.dataa(gnd),
	.datab(!main_counter[14]),
	.datac(!main_counter[15]),
	.datad(gnd),
	.datae(!\main_counter[13]~DUPLICATE_q ),
	.dataf(!main_counter[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr5~0 .extended_lut = "off";
defparam \seg3|WideOr5~0 .lut_mask = 64'h0303333330300303;
defparam \seg3|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N48
cyclonev_lcell_comb \seg3|WideOr4~0 (
// Equation(s):
// \seg3|WideOr4~0_combout  = ( \main_counter[13]~DUPLICATE_q  & ( main_counter[12] & ( (main_counter[14] & main_counter[15]) ) ) ) # ( \main_counter[13]~DUPLICATE_q  & ( !main_counter[12] & ( !main_counter[14] $ (main_counter[15]) ) ) ) # ( 
// !\main_counter[13]~DUPLICATE_q  & ( !main_counter[12] & ( (main_counter[14] & main_counter[15]) ) ) )

	.dataa(gnd),
	.datab(!main_counter[14]),
	.datac(!main_counter[15]),
	.datad(gnd),
	.datae(!\main_counter[13]~DUPLICATE_q ),
	.dataf(!main_counter[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr4~0 .extended_lut = "off";
defparam \seg3|WideOr4~0 .lut_mask = 64'h0303C3C300000303;
defparam \seg3|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y6_N18
cyclonev_lcell_comb \seg3|WideOr3~0 (
// Equation(s):
// \seg3|WideOr3~0_combout  = ( \main_counter[13]~DUPLICATE_q  & ( main_counter[12] & ( main_counter[14] ) ) ) # ( !\main_counter[13]~DUPLICATE_q  & ( main_counter[12] & ( (!main_counter[14] & !main_counter[15]) ) ) ) # ( \main_counter[13]~DUPLICATE_q  & ( 
// !main_counter[12] & ( (!main_counter[14] & main_counter[15]) ) ) ) # ( !\main_counter[13]~DUPLICATE_q  & ( !main_counter[12] & ( (main_counter[14] & !main_counter[15]) ) ) )

	.dataa(gnd),
	.datab(!main_counter[14]),
	.datac(!main_counter[15]),
	.datad(gnd),
	.datae(!\main_counter[13]~DUPLICATE_q ),
	.dataf(!main_counter[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr3~0 .extended_lut = "off";
defparam \seg3|WideOr3~0 .lut_mask = 64'h30300C0CC0C03333;
defparam \seg3|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \seg3|WideOr2~0 (
// Equation(s):
// \seg3|WideOr2~0_combout  = ( main_counter[15] & ( (main_counter[12] & (!main_counter[14] & !\main_counter[13]~DUPLICATE_q )) ) ) # ( !main_counter[15] & ( ((main_counter[14] & !\main_counter[13]~DUPLICATE_q )) # (main_counter[12]) ) )

	.dataa(!main_counter[12]),
	.datab(gnd),
	.datac(!main_counter[14]),
	.datad(!\main_counter[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!main_counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr2~0 .extended_lut = "off";
defparam \seg3|WideOr2~0 .lut_mask = 64'h5F555F5550005000;
defparam \seg3|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \seg3|WideOr1~0 (
// Equation(s):
// \seg3|WideOr1~0_combout  = ( \main_counter[13]~DUPLICATE_q  & ( !main_counter[15] & ( (!main_counter[14]) # (main_counter[12]) ) ) ) # ( !\main_counter[13]~DUPLICATE_q  & ( !main_counter[15] & ( (main_counter[12] & !main_counter[14]) ) ) )

	.dataa(!main_counter[12]),
	.datab(gnd),
	.datac(!main_counter[14]),
	.datad(gnd),
	.datae(!\main_counter[13]~DUPLICATE_q ),
	.dataf(!main_counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr1~0 .extended_lut = "off";
defparam \seg3|WideOr1~0 .lut_mask = 64'h5050F5F500000000;
defparam \seg3|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \seg3|WideOr0~0 (
// Equation(s):
// \seg3|WideOr0~0_combout  = ( main_counter[15] & ( (!main_counter[14]) # (\main_counter[13]~DUPLICATE_q ) ) ) # ( !main_counter[15] & ( (!main_counter[14] & ((\main_counter[13]~DUPLICATE_q ))) # (main_counter[14] & ((!main_counter[12]) # 
// (!\main_counter[13]~DUPLICATE_q ))) ) )

	.dataa(gnd),
	.datab(!main_counter[14]),
	.datac(!main_counter[12]),
	.datad(!\main_counter[13]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!main_counter[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\seg3|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \seg3|WideOr0~0 .extended_lut = "off";
defparam \seg3|WideOr0~0 .lut_mask = 64'h33FC33FCCCFFCCFF;
defparam \seg3|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y26_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
