
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version 'AlmaLinux release 8.10 (Cerulean Leopard)' is not supported 
  on 'x86_64' officially, assuming linux compatibility by default. Set 
  VCS_ARCH_OVERRIDE to linux or suse32 to override.
  Please refer to release notes for information on supported platforms.


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all+dmptf -debug_region+cell+encrypt' instead.

Command: vcs -full64 -sverilog -debug_all -f filelist.f -l compile.log -timescale=1ns/10ps \

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Sat Jun 28 22:44:44 2025

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)


Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug_all' will be deprecated in a future release.  Please use 
  '-debug_acc+all -debug_region+cell+encrypt' instead.

Parsing design file '../../../../cgra_core/ldst_unit/temporal_coalescing_unit.sv'
Parsing design file '../../../../cgra_core/ldst_unit/memory_cmd_coalesce_buffer.sv'
Parsing design file '../../../../cgra_core/dispatcher/sync_fifo_read_unreg.sv'
Parsing design file './tb_tcu.sv'
Top Level Modules:
       temporal_coalescing_unit_testbench
TimeScale is 1 ns / 10 ps
Starting vcs inline pass...

1 module and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic --no-relax  -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o \

rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir \
-Wl,-rpath=/data/eda_tools/synopsys/tools/vcs/T-2022.06/linux64/lib -L/data/eda_tools/synopsys/tools/vcs/T-2022.06/linux64/lib \
-Wl,-rpath-link=./  /usr/lib64/libnuma.so.1     _3221073_archive_1.so _prev_archive_1.so \
_cuarc0.so  SIM_l.o      rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o           -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile \
-luclinative /data/eda_tools/synopsys/tools/vcs/T-2022.06/linux64/lib/vcs_tls.o  \
-Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /data/eda_tools/synopsys/tools/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .327 seconds to compile + .318 seconds to elab + .277 seconds to link
