INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/BCDcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDcounter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/BCDcounter.v:35]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'borrow' is not allowed [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/BCDcounter.v:36]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/clockDiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clockDiv
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clkDiv' is not allowed [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/clockDiv.v:28]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/clockDiv.v:32]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/hexTo7segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hexTo7segment
WARNING: [VRFC 10-3676] redeclaration of ansi port 'segments' is not allowed [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/hexTo7segment.v:15]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/quadSevenSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module quadSevenSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/singlePulser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module singlePulser
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/singlePulser.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-2458] undeclared symbol sw0, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:62]
INFO: [VRFC 10-2458] undeclared symbol sw1, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:63]
INFO: [VRFC 10-2458] undeclared symbol sw2, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:64]
INFO: [VRFC 10-2458] undeclared symbol sw3, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:65]
INFO: [VRFC 10-2458] undeclared symbol sw4, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:66]
INFO: [VRFC 10-2458] undeclared symbol sw5, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:67]
INFO: [VRFC 10-2458] undeclared symbol sw6, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:68]
INFO: [VRFC 10-2458] undeclared symbol sw7, assumed default net type wire [D:/Vivado/Workspace/LAB3/Problem3/Problem3.srcs/sources_1/new/system.v:69]
