# mips-5-stage-pipeline
5-stage pipeline based on mips. implemented using verilog

# variables
![variable png](1.png)
