Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jan 11 15:10:57 2020
| Host         : DESKTOP-78H6746 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    71 |
| Unused register locations in slices containing registers |   108 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      2 |            1 |
|      3 |            4 |
|      6 |            3 |
|      7 |            3 |
|      8 |            4 |
|      9 |            1 |
|     11 |            2 |
|     15 |            2 |
|    16+ |           48 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             815 |          749 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              89 |           26 |
| Yes          | No                    | No                     |            1233 |          260 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             827 |          196 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                               Enable Signal                               |                                                                 Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clk_IBUF_BUFG | UC_2/c2                                                                   |                                                                                                                                                  |                1 |              1 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/i_nd_to_rdy/ce_internal_core                               | MUL/U0/i_synth/MULT.OP/EXP/FLOW_UP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]                                                              |                1 |              1 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[5]_i_1_n_0                                                 |                                                                                                                                                  |                1 |              1 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[7]_i_1_n_0                                                 |                                                                                                                                                  |                1 |              2 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[3]_i_1_n_0                                                 |                                                                                                                                                  |                2 |              3 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[1]_i_1_n_0                                                 |                                                                                                                                                  |                3 |              3 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[4]_i_1_n_0                                                 |                                                                                                                                                  |                1 |              3 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[2]_i_1_n_0                                                 |                                                                                                                                                  |                3 |              3 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[0]_i_1_n_0                                                 |                                                                                                                                                  |                4 |              6 |
|  Clk_IBUF_BUFG | RX_FSM/RX_DATA[6]_i_1_n_0                                                 |                                                                                                                                                  |                6 |              6 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/i_nd_to_rdy/ce_internal_core                               | MUL/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/p_1_in12_out                                                                                   |                1 |              6 |
|  Clk_IBUF_BUFG |                                                                           | MUL/U0/i_synth/sclr_i                                                                                                                            |                2 |              7 |
|  Clk_IBUF_BUFG |                                                                           | FP_ADD_2/U0/i_synth/sclr_i                                                                                                                       |                2 |              7 |
|  Clk_IBUF_BUFG |                                                                           | FP_ADD/U0/i_synth/sclr_i                                                                                                                         |                2 |              7 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/i_nd_to_rdy/ce_internal_core                               | MUL/U0/i_synth/sclr_i                                                                                                                            |                2 |              8 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                          | FP_ADD_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                        |                1 |              8 |
|  Clk_IBUF_BUFG | CMP/U0/i_synth/i_nd_to_rdy/ce_internal_core                               |                                                                                                                                                  |                7 |              8 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/i_nd_to_rdy/ce_internal_core                            | FP_ADD/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/SR[0]                                          |                1 |              8 |
|  Clk_IBUF_BUFG |                                                                           | CMP/U0/i_synth/sclr_i                                                                                                                            |                3 |              9 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/i_nd_to_rdy/ce_internal_core                            | FP_ADD/U0/i_synth/sclr_i                                                                                                                         |                3 |             11 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                          | FP_ADD_2/U0/i_synth/sclr_i                                                                                                                       |                2 |             11 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/i_nd_to_rdy/ce_internal_core                            | FP_ADD/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0   |                2 |             15 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                          | FP_ADD_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q[15]_i_1_n_0 |                2 |             15 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/i_nd_to_rdy/ce_internal_core                            | FP_ADD/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                  |                3 |             22 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                          | FP_ADD_2/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                |                3 |             22 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/i_nd_to_rdy/ce_internal_core                               | MUL/U0/i_synth/MULT.OP/EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                  |                4 |             22 |
|  Clk_IBUF_BUFG |                                                                           | Rst_IBUF                                                                                                                                         |                9 |             28 |
|  Clk_IBUF_BUFG | UC/c2[31]_i_2_n_0                                                         | UC/c2[31]_i_1_n_0                                                                                                                                |                8 |             29 |
|  Clk_IBUF_BUFG | UC_2/c2                                                                   | UC_2/c2[31]_i_1__0_n_0                                                                                                                           |                8 |             30 |
|  Clk_IBUF_BUFG | RX_FSM/counter[31]_i_2_n_0                                                | RX_FSM/counter[31]_i_1_n_0                                                                                                                       |                8 |             30 |
|  Clk_IBUF_BUFG | UC_2/c1                                                                   | UC_2/c1[31]_i_1__0_n_0                                                                                                                           |                8 |             30 |
|  Clk_IBUF_BUFG |                                                                           | GEN/counter[31]_i_1__0_n_0                                                                                                                       |                8 |             31 |
|  Clk_IBUF_BUFG | UC/c1                                                                     | UC/c1[31]_i_1_n_0                                                                                                                                |                9 |             31 |
|  Clk_IBUF_BUFG | UC_2/State_reg[0]_3[0]                                                    | Rst_IBUF                                                                                                                                         |                9 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_11[0]                                                   | Rst_IBUF                                                                                                                                         |                8 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_5[0]                                                    | Rst_IBUF                                                                                                                                         |                8 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_6[0]                                                    | Rst_IBUF                                                                                                                                         |                6 |             32 |
|  Clk_IBUF_BUFG | RX_FSM/Bit_Cnt                                                            |                                                                                                                                                  |                8 |             32 |
|  Clk_IBUF_BUFG | RX_FSM/Baud_Cnt[31]_i_2_n_0                                               | RX_FSM/Baud_Cnt[31]_i_1_n_0                                                                                                                      |                6 |             32 |
|  Clk_IBUF_BUFG | UC/za                                                                     | UC/za[31]_i_1_n_0                                                                                                                                |                8 |             32 |
|  Clk_IBUF_BUFG | CMP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in        |                                                                                                                                                  |                5 |             32 |
|  Clk_IBUF_BUFG | CMP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in        |                                                                                                                                                  |                5 |             32 |
|  Clk_IBUF_BUFG | CMP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr      |                                                                                                                                                  |                6 |             32 |
|  Clk_IBUF_BUFG | CMP/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr      |                                                                                                                                                  |                5 |             32 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr   |                                                                                                                                                  |                7 |             32 |
|  Clk_IBUF_BUFG | UC/L_WD                                                                   |                                                                                                                                                  |                8 |             32 |
|  Clk_IBUF_BUFG | UC/E[0]                                                                   | Rst_IBUF                                                                                                                                         |               14 |             32 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in     |                                                                                                                                                  |                6 |             32 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in     |                                                                                                                                                  |                6 |             32 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr   |                                                                                                                                                  |                9 |             32 |
|  Clk_IBUF_BUFG | UC_2/E[0]                                                                 | Rst_IBUF                                                                                                                                         |                9 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_10[0]                                                   | Rst_IBUF                                                                                                                                         |                7 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_12[0]                                                   | Rst_IBUF                                                                                                                                         |               12 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_8[0]                                                    | Rst_IBUF                                                                                                                                         |                8 |             32 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr |                                                                                                                                                  |                7 |             32 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr |                                                                                                                                                  |                4 |             32 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in   |                                                                                                                                                  |                5 |             32 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in   |                                                                                                                                                  |                6 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_7[0]                                                    | Rst_IBUF                                                                                                                                         |                7 |             32 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_b_wr      |                                                                                                                                                  |                4 |             32 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/reg1_a_wr      |                                                                                                                                                  |                8 |             32 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_16_in        |                                                                                                                                                  |                5 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_9[0]                                                    | Rst_IBUF                                                                                                                                         |                7 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[0]_2[0]                                                    | Rst_IBUF                                                                                                                                         |                5 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[0]_4[0]                                                    | Rst_IBUF                                                                                                                                         |                5 |             32 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/need_combiner.use_2to1.skid_buffer_combiner/p_30_in        |                                                                                                                                                  |                8 |             32 |
|  Clk_IBUF_BUFG | UC_2/State_reg[2]_4[0]                                                    | Rst_IBUF                                                                                                                                         |               11 |             48 |
|  Clk_IBUF_BUFG | MUL/U0/i_synth/i_nd_to_rdy/ce_internal_core                               |                                                                                                                                                  |               26 |            146 |
|  Clk_IBUF_BUFG | FP_ADD/U0/i_synth/i_nd_to_rdy/ce_internal_core                            |                                                                                                                                                  |               52 |            273 |
|  Clk_IBUF_BUFG | FP_ADD_2/U0/i_synth/i_nd_to_rdy/ce_internal_core                          |                                                                                                                                                  |               49 |            273 |
|  Clk_IBUF_BUFG |                                                                           |                                                                                                                                                  |             3941 |          13583 |
+----------------+---------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


