{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716917418268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716917418268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 28 13:30:18 2024 " "Processing started: Tue May 28 13:30:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716917418268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917418268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LogicalStep_Lab1 -c LogicalStep_Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917418268 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716917418644 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716917418644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "schem_gates.bdf 1 1 " "Found 1 design units, including 1 entities, in source file schem_gates.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 schem_gates " "Found entity 1: schem_gates" {  } { { "schem_gates.bdf" "" { Schematic "C:/Users/s2rajago/ECE124/Lab1/schem_gates.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917428030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_gates.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_gates.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_gates-simple_gates " "Found design unit 1: VHDL_gates-simple_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab1/VHDL_gates.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428410 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_gates " "Found entity 1: VHDL_gates" {  } { { "VHDL_gates.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab1/VHDL_gates.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917428410 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "polarity_controller.vhd " "Can't analyze file -- file polarity_controller.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716917428410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "polarity_controller.bdf 1 1 " "Found 1 design units, including 1 entities, in source file polarity_controller.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 polarity_controller " "Found entity 1: polarity_controller" {  } { { "polarity_controller.bdf" "" { Schematic "C:/Users/s2rajago/ECE124/Lab1/polarity_controller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917428410 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logicalstep_lab1_top.bdf 1 1 " "Using design file logicalstep_lab1_top.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LogicalStep_Lab1_top " "Found entity 1: LogicalStep_Lab1_top" {  } { { "logicalstep_lab1_top.bdf" "" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428460 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716917428460 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LogicalStep_Lab1_top " "Elaborating entity \"LogicalStep_Lab1_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716917428460 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vhdl_polarity_controller.vhd 2 1 " "Using design file vhdl_polarity_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_polarity_controller-simple_gates " "Found design unit 1: VHDL_polarity_controller-simple_gates" {  } { { "vhdl_polarity_controller.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab1/vhdl_polarity_controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428490 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_polarity_controller " "Found entity 1: VHDL_polarity_controller" {  } { { "vhdl_polarity_controller.vhd" "" { Text "C:/Users/s2rajago/ECE124/Lab1/vhdl_polarity_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716917428490 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716917428490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_polarity_controller VHDL_polarity_controller:inst12 " "Elaborating entity \"VHDL_polarity_controller\" for hierarchy \"VHDL_polarity_controller:inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VHDL_gates VHDL_gates:inst2 " "Elaborating entity \"VHDL_gates\" for hierarchy \"VHDL_gates:inst2\"" {  } { { "logicalstep_lab1_top.bdf" "inst2" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 552 760 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "polarity_controller polarity_controller:inst8 " "Elaborating entity \"polarity_controller\" for hierarchy \"polarity_controller:inst8\"" {  } { { "logicalstep_lab1_top.bdf" "inst8" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 24 912 1120 152 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "schem_gates schem_gates:inst " "Elaborating entity \"schem_gates\" for hierarchy \"schem_gates:inst\"" {  } { { "logicalstep_lab1_top.bdf" "inst" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 40 560 752 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428510 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IN1 inst12 " "Port \"IN1\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IN2 inst12 " "Port \"IN2\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IN3 inst12 " "Port \"IN3\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "IN4 inst12 " "Port \"IN4\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT1 inst12 " "Port \"OUT1\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT2 inst12 " "Port \"OUT2\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT3 inst12 " "Port \"OUT3\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "OUT4 inst12 " "Port \"OUT4\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "POLARITY_CNTRL inst12 " "Port \"POLARITY_CNTRL\" does not exist in macrofunction \"inst12\"" {  } { { "logicalstep_lab1_top.bdf" "inst12" { Schematic "C:/Users/s2rajago/ECE124/Lab1/logicalstep_lab1_top.bdf" { { 296 912 1128 440 "inst12" "" } } } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716917428530 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716917428650 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue May 28 13:30:28 2024 " "Processing ended: Tue May 28 13:30:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716917428650 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716917428650 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716917428650 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917428650 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716917429240 ""}
