{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619669763101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619669763105 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:16:03 2021 " "Processing started: Thu Apr 29 00:16:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619669763105 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669763105 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669763105 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1619669763380 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1619669763380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768975 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tiny_risc_v.v(127) " "Verilog HDL information at tiny_risc_v.v(127): always construct contains both blocking and non-blocking assignments" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 127 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1619669768977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiny_risc_v.v(4) " "Verilog HDL Declaration information at tiny_risc_v.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619669768977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tiny_risc_v.v(5) " "Verilog HDL Declaration information at tiny_risc_v.v(5): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1619669768977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tiny_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_risc_v " "Found entity 1: tiny_risc_v" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669768983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669768983 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tiny_risc_v " "Elaborating entity \"tiny_risc_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1619669769026 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "tiny_risc_v.v(92) " "Verilog HDL Case Statement warning at tiny_risc_v.v(92): incomplete case statement has no default case item" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619669769028 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NS tiny_risc_v.v(92) " "Verilog HDL Always Construct warning at tiny_risc_v.v(92): inferring latch(es) for variable \"NS\", which holds its previous value in one or more paths through the always construct" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769028 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(168) " "Verilog HDL assignment warning at tiny_risc_v.v(168): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619669769029 "|tiny_risc_v"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tiny_risc_v.v(329) " "Verilog HDL assignment warning at tiny_risc_v.v(329): truncated value with size 32 to match size of target (1)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619669769029 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[0\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[0\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769037 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[1\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[1\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769037 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[2\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[2\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769037 "|tiny_risc_v"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NS\[3\] tiny_risc_v.v(92) " "Inferred latch for \"NS\[3\]\" at tiny_risc_v.v(92)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769037 "|tiny_risc_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions instructions:instruction_from_memory " "Elaborating entity \"instructions\" for hierarchy \"instructions:instruction_from_memory\"" {  } { { "tiny_risc_v.v" "instruction_from_memory" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\"" {  } { { "instructions.v" "altsyncram_component" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\"" {  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instructions:instruction_from_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instructions_init.mif " "Parameter \"init_file\" = \"instructions_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669769094 ""}  } { { "instructions.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instructions.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619669769094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qej1 " "Found entity 1: altsyncram_qej1" {  } { { "db/altsyncram_qej1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/altsyncram_qej1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669769138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qej1 instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated " "Elaborating entity \"altsyncram_qej1\" for hierarchy \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser instruction_parser:iparse " "Elaborating entity \"instruction_parser\" for hierarchy \"instruction_parser:iparse\"" {  } { { "tiny_risc_v.v" "iparse" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769141 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "de instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"de\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i5 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i5\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i12 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i12\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[0\] instruction_parser.v(47) " "Inferred latch for \"de\[0\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[1\] instruction_parser.v(47) " "Inferred latch for \"de\[1\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[2\] instruction_parser.v(47) " "Inferred latch for \"de\[2\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[3\] instruction_parser.v(47) " "Inferred latch for \"de\[3\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[4\] instruction_parser.v(47) " "Inferred latch for \"de\[4\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] instruction_parser.v(47) " "Inferred latch for \"address\[0\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] instruction_parser.v(47) " "Inferred latch for \"address\[1\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] instruction_parser.v(47) " "Inferred latch for \"address\[2\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] instruction_parser.v(47) " "Inferred latch for \"address\[3\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] instruction_parser.v(47) " "Inferred latch for \"address\[4\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] instruction_parser.v(47) " "Inferred latch for \"address\[5\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] instruction_parser.v(47) " "Inferred latch for \"address\[6\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] instruction_parser.v(47) " "Inferred latch for \"address\[7\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] instruction_parser.v(47) " "Inferred latch for \"address\[8\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] instruction_parser.v(47) " "Inferred latch for \"address\[9\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] instruction_parser.v(47) " "Inferred latch for \"address\[10\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] instruction_parser.v(47) " "Inferred latch for \"address\[11\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] instruction_parser.v(47) " "Inferred latch for \"address\[12\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] instruction_parser.v(47) " "Inferred latch for \"address\[13\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] instruction_parser.v(47) " "Inferred latch for \"address\[14\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] instruction_parser.v(47) " "Inferred latch for \"address\[15\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] instruction_parser.v(47) " "Inferred latch for \"address\[16\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769142 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] instruction_parser.v(47) " "Inferred latch for \"address\[17\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] instruction_parser.v(47) " "Inferred latch for \"address\[18\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] instruction_parser.v(47) " "Inferred latch for \"address\[19\]\" at instruction_parser.v(47)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[0\] instruction_parser.v(40) " "Inferred latch for \"i5\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[1\] instruction_parser.v(40) " "Inferred latch for \"i5\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[2\] instruction_parser.v(40) " "Inferred latch for \"i5\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[3\] instruction_parser.v(40) " "Inferred latch for \"i5\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[4\] instruction_parser.v(40) " "Inferred latch for \"i5\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] instruction_parser.v(40) " "Inferred latch for \"s1\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] instruction_parser.v(40) " "Inferred latch for \"s1\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] instruction_parser.v(40) " "Inferred latch for \"s1\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] instruction_parser.v(40) " "Inferred latch for \"s1\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] instruction_parser.v(40) " "Inferred latch for \"s1\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] instruction_parser.v(40) " "Inferred latch for \"s2\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] instruction_parser.v(40) " "Inferred latch for \"s2\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] instruction_parser.v(40) " "Inferred latch for \"s2\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] instruction_parser.v(40) " "Inferred latch for \"s2\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] instruction_parser.v(40) " "Inferred latch for \"s2\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[0\] instruction_parser.v(40) " "Inferred latch for \"i7\[0\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[1\] instruction_parser.v(40) " "Inferred latch for \"i7\[1\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[2\] instruction_parser.v(40) " "Inferred latch for \"i7\[2\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[3\] instruction_parser.v(40) " "Inferred latch for \"i7\[3\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[4\] instruction_parser.v(40) " "Inferred latch for \"i7\[4\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[5\] instruction_parser.v(40) " "Inferred latch for \"i7\[5\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[6\] instruction_parser.v(40) " "Inferred latch for \"i7\[6\]\" at instruction_parser.v(40)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[0\] instruction_parser.v(34) " "Inferred latch for \"i12\[0\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[1\] instruction_parser.v(34) " "Inferred latch for \"i12\[1\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[2\] instruction_parser.v(34) " "Inferred latch for \"i12\[2\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[3\] instruction_parser.v(34) " "Inferred latch for \"i12\[3\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[4\] instruction_parser.v(34) " "Inferred latch for \"i12\[4\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[5\] instruction_parser.v(34) " "Inferred latch for \"i12\[5\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[6\] instruction_parser.v(34) " "Inferred latch for \"i12\[6\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[7\] instruction_parser.v(34) " "Inferred latch for \"i12\[7\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[8\] instruction_parser.v(34) " "Inferred latch for \"i12\[8\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[9\] instruction_parser.v(34) " "Inferred latch for \"i12\[9\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[10\] instruction_parser.v(34) " "Inferred latch for \"i12\[10\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769143 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[11\] instruction_parser.v(34) " "Inferred latch for \"i12\[11\]\" at instruction_parser.v(34)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] instruction_parser.v(20) " "Inferred latch for \"funct7\[0\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] instruction_parser.v(20) " "Inferred latch for \"funct7\[1\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] instruction_parser.v(20) " "Inferred latch for \"funct7\[2\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] instruction_parser.v(20) " "Inferred latch for \"funct7\[3\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] instruction_parser.v(20) " "Inferred latch for \"funct7\[4\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] instruction_parser.v(20) " "Inferred latch for \"funct7\[5\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] instruction_parser.v(20) " "Inferred latch for \"funct7\[6\]\" at instruction_parser.v(20)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 "|tiny_risc_v|instruction_parser:iparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:my_alu " "Elaborating entity \"alu\" for hierarchy \"alu:my_alu\"" {  } { { "tiny_risc_v.v" "my_alu" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769144 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(47) " "Verilog HDL Case Statement warning at alu.v(47): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AUIPCim alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"AUIPCim\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669769146 "|tiny_risc_v|alu:my_alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:register " "Elaborating entity \"register_file\" for hierarchy \"register_file:register\"" {  } { { "tiny_risc_v.v" "register" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669769147 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(41) " "Verilog HDL assignment warning at register_file.v(41): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619669769152 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 32 register_file.v(76) " "Verilog HDL assignment warning at register_file.v(76): truncated value with size 39 to match size of target (32)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619669769152 "|tiny_risc_v|register_file:register"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 register_file.v(119) " "Verilog HDL assignment warning at register_file.v(119): truncated value with size 32 to match size of target (26)" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/register_file.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1619669769152 "|tiny_risc_v|register_file:register"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "alu:my_alu\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"alu:my_alu\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1619669770145 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1619669770145 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:my_alu\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"alu:my_alu\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669770176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:my_alu\|lpm_mult:Mult0 " "Instantiated megafunction \"alu:my_alu\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1619669770176 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1619669770176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619669770216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669770216 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619669770251 "|tiny_risc_v|alu:my_alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"alu:my_alu\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 155 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 71 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1619669770251 "|tiny_risc_v|alu:my_alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1619669770251 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1619669770251 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1619669770540 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1619669770540 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[0\]\$latch " "Latch NS\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[1\]\$latch " "Latch NS\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "NS\[2\]\$latch " "Latch NS\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[0\] " "Latch alu:my_alu\|result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[1\] " "Latch alu:my_alu\|result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[2\] " "Latch alu:my_alu\|result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[3\] " "Latch alu:my_alu\|result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770545 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770545 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[4\] " "Latch alu:my_alu\|result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[5\] " "Latch alu:my_alu\|result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[6\] " "Latch alu:my_alu\|result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[7\] " "Latch alu:my_alu\|result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[8\] " "Latch alu:my_alu\|result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[9\] " "Latch alu:my_alu\|result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[10\] " "Latch alu:my_alu\|result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[11\] " "Latch alu:my_alu\|result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[12\] " "Latch alu:my_alu\|result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[13\] " "Latch alu:my_alu\|result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[14\] " "Latch alu:my_alu\|result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[15\] " "Latch alu:my_alu\|result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[0\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[16\] " "Latch alu:my_alu\|result\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[17\] " "Latch alu:my_alu\|result\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[18\] " "Latch alu:my_alu\|result\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770546 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[19\] " "Latch alu:my_alu\|result\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[20\] " "Latch alu:my_alu\|result\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[21\] " "Latch alu:my_alu\|result\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[22\] " "Latch alu:my_alu\|result\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[23\] " "Latch alu:my_alu\|result\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[24\] " "Latch alu:my_alu\|result\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[25\] " "Latch alu:my_alu\|result\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[26\] " "Latch alu:my_alu\|result\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[27\] " "Latch alu:my_alu\|result\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[28\] " "Latch alu:my_alu\|result\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[29\] " "Latch alu:my_alu\|result\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[30\] " "Latch alu:my_alu\|result\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[2\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:my_alu\|result\[31\] " "Latch alu:my_alu\|result\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA alu_control\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770547 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 36 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[0\] " "Latch instruction_parser:iparse\|i5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770548 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[1\] " "Latch instruction_parser:iparse\|i5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770548 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[2\] " "Latch instruction_parser:iparse\|i5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770548 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[3\] " "Latch instruction_parser:iparse\|i5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770548 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770548 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "instruction_parser:iparse\|i5\[4\] " "Latch instruction_parser:iparse\|i5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1619669770548 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1619669770548 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S\[3\] GND " "Pin \"S\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|S[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NS\[3\] GND " "Pin \"NS\[3\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|NS[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control\[4\] GND " "Pin \"alu_control\[4\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|alu_control[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control\[5\] GND " "Pin \"alu_control\[5\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|alu_control[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control\[6\] GND " "Pin \"alu_control\[6\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|alu_control[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "alu_control\[7\] GND " "Pin \"alu_control\[7\]\" is stuck at GND" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1619669771196 "|tiny_risc_v|alu_control[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1619669771196 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1619669771329 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669776098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1619669776269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1619669776269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3747 " "Implemented 3747 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1619669776455 ""} { "Info" "ICUT_CUT_TM_OPINS" "231 " "Implemented 231 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1619669776455 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3475 " "Implemented 3475 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1619669776455 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1619669776455 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1619669776455 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1619669776455 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619669776482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:16:16 2021 " "Processing ended: Thu Apr 29 00:16:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619669776482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619669776482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619669776482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1619669776482 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1619669777556 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619669777560 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:16:17 2021 " "Processing started: Thu Apr 29 00:16:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619669777560 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1619669777560 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1619669777560 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1619669777645 ""}
{ "Info" "0" "" "Project  = tiny_risc_v" {  } {  } 0 0 "Project  = tiny_risc_v" 0 0 "Fitter" 0 0 1619669777645 ""}
{ "Info" "0" "" "Revision = tiny_risc_v" {  } {  } 0 0 "Revision = tiny_risc_v" 0 0 "Fitter" 0 0 1619669777645 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1619669777719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1619669777719 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tiny_risc_v EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tiny_risc_v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1619669777742 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619669777789 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1619669777789 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated\|ram_block1a0 " "Atom \"instructions:instruction_from_memory\|altsyncram:altsyncram_component\|altsyncram_qej1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1619669777838 "|tiny_risc_v|instructions:instruction_from_memory|altsyncram:altsyncram_component|altsyncram_qej1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1619669777838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1619669778078 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1619669778082 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1619669778193 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1619669778193 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619669778199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619669778199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619669778199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5259 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619669778199 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5261 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1619669778199 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1619669778199 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1619669778202 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1619669778699 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "234 234 " "No exact pin location assignment(s) for 234 pins of 234 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1619669779454 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "The Timing Analyzer is analyzing 74 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1619669779982 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tiny_risc_v.sdc " "Synopsys Design Constraints File file not found: 'tiny_risc_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1619669779988 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1619669779988 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1619669780018 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1619669780018 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1619669780020 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[1\] " "Destination node instruction\[1\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[2\] " "Destination node instruction\[2\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[3\] " "Destination node instruction\[3\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[4\] " "Destination node instruction\[4\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[5\] " "Destination node instruction\[5\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction\[6\] " "Destination node instruction\[6\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "S\[2\]~reg0 " "Destination node S\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu_control\[1\]~reg0 " "Destination node alu_control\[1\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu_control\[2\]~reg0 " "Destination node alu_control\[2\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "alu_control\[3\]~reg0 " "Destination node alu_control\[3\]~reg0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1619669780332 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619669780332 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "alu:my_alu\|WideOr0~0  " "Automatically promoted node alu:my_alu\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780332 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/alu.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:iparse\|i12\[11\]~2  " "Automatically promoted node instruction_parser:iparse\|i12\[11\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780332 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 4630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal2~0  " "Automatically promoted node Equal2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rr2\[2\]~0 " "Destination node rr2\[2\]~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 148 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector19~0 " "Destination node Selector19~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector18~0 " "Destination node Selector18~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector17~0 " "Destination node Selector17~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector16~0 " "Destination node Selector16~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector15~0 " "Destination node Selector15~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector14~0 " "Destination node Selector14~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector13~0 " "Destination node Selector13~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector12~0 " "Destination node Selector12~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector11~0 " "Destination node Selector11~0" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 172 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1619669780332 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1619669780332 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1619669780332 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 173 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780332 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:iparse\|de\[4\]~2  " "Automatically promoted node instruction_parser:iparse\|de\[4\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 47 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:iparse\|i5\[4\]~12  " "Automatically promoted node instruction_parser:iparse\|i5\[4\]~12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 4631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:iparse\|s1\[4\]~0  " "Automatically promoted node instruction_parser:iparse\|s1\[4\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 4579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "instruction_parser:iparse\|s1\[4\]~1  " "Automatically promoted node instruction_parser:iparse\|s1\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/instruction_parser.v" 40 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux9~0  " "Automatically promoted node Mux9~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 3429 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node rst~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1619669780333 ""}  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/tiny_risc_v.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 0 { 0 ""} 0 5249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1619669780333 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1619669780793 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619669780796 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1619669780796 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619669780800 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1619669780807 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1619669780812 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1619669780945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "50 Embedded multiplier block " "Packed 50 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1619669780949 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "50 " "Created 50 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1619669780949 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1619669780949 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "232 unused 2.5V 1 231 0 " "Number of I/O pins in group: 232 (unused VREF, 2.5V VCCIO, 1 input, 231 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1619669780967 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1619669780967 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1619669780967 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1619669780968 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1619669780968 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1619669780968 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619669781676 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1619669781682 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1619669783455 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619669783926 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1619669783978 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1619669799603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619669799603 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1619669800300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1619669805216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1619669805216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1619669832393 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1619669832393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619669832397 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.30 " "Total time spent on timing analysis during the Fitter is 2.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1619669832547 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619669832574 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619669833020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1619669833021 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1619669833444 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1619669834234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.fit.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/output_files/tiny_risc_v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1619669835399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6367 " "Peak virtual memory: 6367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619669835972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:17:15 2021 " "Processing ended: Thu Apr 29 00:17:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619669835972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619669835972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619669835972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1619669835972 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1619669836917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619669836921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:17:16 2021 " "Processing started: Thu Apr 29 00:17:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619669836921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1619669836921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1619669836921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1619669837208 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1619669839317 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1619669839402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619669839663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:17:19 2021 " "Processing ended: Thu Apr 29 00:17:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619669839663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619669839663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619669839663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1619669839663 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1619669840259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1619669840728 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619669840732 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:17:20 2021 " "Processing started: Thu Apr 29 00:17:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619669840732 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1619669840732 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tiny_risc_v -c tiny_risc_v " "Command: quartus_sta tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1619669840732 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1619669840822 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1619669840985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1619669840985 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841029 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841029 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "74 " "The Timing Analyzer is analyzing 74 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1619669841447 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "tiny_risc_v.sdc " "Synopsys Design Constraints File file not found: 'tiny_risc_v.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1619669841518 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841518 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619669841524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name S\[1\]~reg0 S\[1\]~reg0 " "create_clock -period 1.000 -name S\[1\]~reg0 S\[1\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619669841524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name alu_control\[0\]~reg0 alu_control\[0\]~reg0 " "create_clock -period 1.000 -name alu_control\[0\]~reg0 alu_control\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619669841524 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction\[0\] instruction\[0\] " "create_clock -period 1.000 -name instruction\[0\] instruction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1619669841524 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619669841524 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1619669841540 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619669841541 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1619669841543 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1619669841553 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619669841673 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619669841673 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.047 " "Worst-case setup slack is -11.047" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.047            -313.233 alu_control\[0\]~reg0  " "  -11.047            -313.233 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.563           -5360.589 clk  " "   -7.563           -5360.589 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.254             -65.410 instruction\[0\]  " "   -6.254             -65.410 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.462              -9.405 S\[1\]~reg0  " "   -3.462              -9.405 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841675 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.721 " "Worst-case hold slack is -0.721" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -7.388 instruction\[0\]  " "   -0.721              -7.388 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.399              -0.399 alu_control\[0\]~reg0  " "   -0.399              -0.399 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 clk  " "    0.259               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.834               0.000 S\[1\]~reg0  " "    0.834               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841690 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669841694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669841698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1684.049 clk  " "   -3.000           -1684.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.723             -27.018 instruction\[0\]  " "   -0.723             -27.018 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405               0.000 S\[1\]~reg0  " "    0.405               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 alu_control\[0\]~reg0  " "    0.445               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669841707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669841707 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619669841819 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1619669841842 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1619669842330 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619669842459 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619669842492 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619669842492 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.062 " "Worst-case setup slack is -10.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.062            -284.931 alu_control\[0\]~reg0  " "  -10.062            -284.931 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.932           -4883.217 clk  " "   -6.932           -4883.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.030             -63.003 instruction\[0\]  " "   -6.030             -63.003 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.123              -8.479 S\[1\]~reg0  " "   -3.123              -8.479 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842496 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.538 " "Worst-case hold slack is -0.538" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -4.514 instruction\[0\]  " "   -0.538              -4.514 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.400              -0.400 alu_control\[0\]~reg0  " "   -0.400              -0.400 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 clk  " "    0.220               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.767               0.000 S\[1\]~reg0  " "    0.767               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669842518 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669842563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1683.751 clk  " "   -3.000           -1683.751 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.573             -21.943 instruction\[0\]  " "   -0.573             -21.943 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 alu_control\[0\]~reg0  " "    0.418               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 S\[1\]~reg0  " "    0.477               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842570 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842570 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1619669842689 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1619669842804 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1619669842817 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1619669842817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.253 " "Worst-case setup slack is -5.253" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.253            -144.038 alu_control\[0\]~reg0  " "   -5.253            -144.038 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.425           -2131.024 clk  " "   -3.425           -2131.024 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.106             -27.244 instruction\[0\]  " "   -3.106             -27.244 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.382              -3.755 S\[1\]~reg0  " "   -1.382              -3.755 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842821 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.291 " "Worst-case hold slack is -0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291              -2.072 instruction\[0\]  " "   -0.291              -2.072 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.265              -0.492 alu_control\[0\]~reg0  " "   -0.265              -0.492 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005              -0.015 clk  " "   -0.005              -0.015 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 S\[1\]~reg0  " "    0.397               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669842844 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1619669842849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1317.211 clk  " "   -3.000           -1317.211 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.270              -5.632 instruction\[0\]  " "   -0.270              -5.632 instruction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 alu_control\[0\]~reg0  " "    0.272               0.000 alu_control\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.316               0.000 S\[1\]~reg0  " "    0.316               0.000 S\[1\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1619669842854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1619669842854 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619669843510 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1619669843524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4985 " "Peak virtual memory: 4985 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619669843648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:17:23 2021 " "Processing ended: Thu Apr 29 00:17:23 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619669843648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619669843648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619669843648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1619669843648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1619669844661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619669844666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 29 00:17:24 2021 " "Processing started: Thu Apr 29 00:17:24 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619669844666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619669844666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tiny_risc_v -c tiny_risc_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1619669844666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1619669845099 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tiny_risc_v.vo C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/simulation/modelsim/ simulation " "Generated file tiny_risc_v.vo in folder \"C:/Users/haln/Desktop/ECE289/tiny_risc_v/tiny_risc_v/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1619669845548 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619669845593 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 29 00:17:25 2021 " "Processing ended: Thu Apr 29 00:17:25 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619669845593 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619669845593 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619669845593 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619669845593 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 125 s " "Quartus Prime Full Compilation was successful. 0 errors, 125 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1619669846217 ""}
