{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587502221310 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587502221321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 04:50:21 2020 " "Processing started: Wed Apr 22 04:50:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587502221321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502221321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off my8051 -c my8051 " "Command: quartus_map --read_settings_files=on --write_settings_files=off my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502221321 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587502222440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587502222441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/xdata.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/xdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 xdata " "Found entity 1: xdata" {  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/my8051.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/my8051.v" { { "Info" "ISGN_ENTITY_NAME" "1 my8051 " "Found entity 1: my8051" {  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/instruction.sv 0 0 " "Found 0 design units, including 0 entities, in source file rtl/instruction.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/data.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/data.v" { { "Info" "ISGN_ENTITY_NAME" "1 data " "Found entity 1: data" {  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/core.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sfr.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sfr " "Found entity 1: sfr" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "my8051 " "Elaborating entity \"my8051\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1587502241713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core " "Elaborating entity \"core\" for hierarchy \"core:core\"" {  } { { "rtl/my8051.v" "core" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241717 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pipeline2 core.v(222) " "Verilog HDL Always Construct warning at core.v(222): inferring latch(es) for variable \"pipeline2\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[0\] core.v(222) " "Inferred latch for \"pipeline2\[0\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[1\] core.v(222) " "Inferred latch for \"pipeline2\[1\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[2\] core.v(222) " "Inferred latch for \"pipeline2\[2\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[3\] core.v(222) " "Inferred latch for \"pipeline2\[3\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[4\] core.v(222) " "Inferred latch for \"pipeline2\[4\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[5\] core.v(222) " "Inferred latch for \"pipeline2\[5\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[6\] core.v(222) " "Inferred latch for \"pipeline2\[6\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipeline2\[7\] core.v(222) " "Inferred latch for \"pipeline2\[7\]\" at core.v(222)" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241723 "|my8051|core:core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "rtl/my8051.v" "rom" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/rom.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../software/rom.mif " "Parameter \"init_file\" = \"../software/rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241840 ""}  } { { "rtl/rom.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587502241840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6lc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6lc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6lc1 " "Found entity 1: altsyncram_6lc1" {  } { { "db/altsyncram_6lc1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_6lc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502241924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6lc1 rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated " "Elaborating entity \"altsyncram_6lc1\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_6lc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "rtl/my8051.v" "ram" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241948 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address ram.v(63) " "Verilog HDL Always Construct warning at ram.v(63): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 63 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data ram.v(124) " "Verilog HDL Always Construct warning at ram.v(124): inferring latch(es) for variable \"rd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 124 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[0\] ram.v(126) " "Inferred latch for \"rd_data\[0\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[1\] ram.v(126) " "Inferred latch for \"rd_data\[1\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[2\] ram.v(126) " "Inferred latch for \"rd_data\[2\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[3\] ram.v(126) " "Inferred latch for \"rd_data\[3\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[4\] ram.v(126) " "Inferred latch for \"rd_data\[4\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[5\] ram.v(126) " "Inferred latch for \"rd_data\[5\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[6\] ram.v(126) " "Inferred latch for \"rd_data\[6\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data\[7\] ram.v(126) " "Inferred latch for \"rd_data\[7\]\" at ram.v(126)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] ram.v(65) " "Inferred latch for \"address\[0\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] ram.v(65) " "Inferred latch for \"address\[1\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] ram.v(65) " "Inferred latch for \"address\[2\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] ram.v(65) " "Inferred latch for \"address\[3\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] ram.v(65) " "Inferred latch for \"address\[4\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] ram.v(65) " "Inferred latch for \"address\[5\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] ram.v(65) " "Inferred latch for \"address\[6\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] ram.v(65) " "Inferred latch for \"address\[7\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] ram.v(65) " "Inferred latch for \"address\[8\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] ram.v(65) " "Inferred latch for \"address\[9\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] ram.v(65) " "Inferred latch for \"address\[10\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] ram.v(65) " "Inferred latch for \"address\[11\]\" at ram.v(65)" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502241950 "|my8051|ram:ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data ram:ram\|data:data " "Elaborating entity \"data\" for hierarchy \"ram:ram\|data:data\"" {  } { { "rtl/ram.v" "data" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|data:data\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|data:data\|altsyncram:altsyncram_component\"" {  } { { "rtl/data.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|data:data\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|data:data\|altsyncram:altsyncram_component\"" {  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502241977 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|data:data\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|data:data\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502241978 ""}  } { { "rtl/data.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/data.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587502241978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ali1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ali1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ali1 " "Found entity 1: altsyncram_ali1" {  } { { "db/altsyncram_ali1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_ali1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502242059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ali1 ram:ram\|data:data\|altsyncram:altsyncram_component\|altsyncram_ali1:auto_generated " "Elaborating entity \"altsyncram_ali1\" for hierarchy \"ram:ram\|data:data\|altsyncram:altsyncram_component\|altsyncram_ali1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sfr ram:ram\|sfr:sfr " "Elaborating entity \"sfr\" for hierarchy \"ram:ram\|sfr:sfr\"" {  } { { "rtl/ram.v" "sfr" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242073 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p3_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p3_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p2_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p2_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p1_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p1_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "p0_out_en sfr.v(37) " "Verilog HDL Always Construct warning at sfr.v(37): inferring latch(es) for variable \"p0_out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q sfr.v(69) " "Verilog HDL Always Construct warning at sfr.v(69): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[0\] sfr.v(69) " "Inferred latch for \"q\[0\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[1\] sfr.v(69) " "Inferred latch for \"q\[1\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[2\] sfr.v(69) " "Inferred latch for \"q\[2\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[3\] sfr.v(69) " "Inferred latch for \"q\[3\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[4\] sfr.v(69) " "Inferred latch for \"q\[4\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[5\] sfr.v(69) " "Inferred latch for \"q\[5\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[6\] sfr.v(69) " "Inferred latch for \"q\[6\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q\[7\] sfr.v(69) " "Inferred latch for \"q\[7\]\" at sfr.v(69)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p0_out_en sfr.v(45) " "Inferred latch for \"p0_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_out_en sfr.v(45) " "Inferred latch for \"p1_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p2_out_en sfr.v(45) " "Inferred latch for \"p2_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p3_out_en sfr.v(45) " "Inferred latch for \"p3_out_en\" at sfr.v(45)" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242076 "|my8051|ram:ram|sfr:sfr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xdata ram:ram\|xdata:xdata " "Elaborating entity \"xdata\" for hierarchy \"ram:ram\|xdata:xdata\"" {  } { { "rtl/ram.v" "xdata" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\"" {  } { { "rtl/xdata.v" "altsyncram_component" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\"" {  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|xdata:xdata\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502242100 ""}  } { { "rtl/xdata.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/xdata.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587502242100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eoi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eoi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eoi1 " "Found entity 1: altsyncram_eoi1" {  } { { "db/altsyncram_eoi1.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/altsyncram_eoi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502242206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502242206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eoi1 ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\|altsyncram_eoi1:auto_generated " "Elaborating entity \"altsyncram_eoi1\" for hierarchy \"ram:ram\|xdata:xdata\|altsyncram:altsyncram_component\|altsyncram_eoi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502242210 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core\|Mult0\"" {  } { { "rtl/core.v" "Mult0" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 682 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502245739 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1587502245739 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core\|lpm_mult:Mult0\"" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502245860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1587502245860 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1587502245860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587502245941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502245941 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1587502246434 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[7\] ram:ram\|sfr:sfr\|Selector0 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[7\]\" to the node \"ram:ram\|sfr:sfr\|Selector0\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[6\] ram:ram\|sfr:sfr\|Selector1 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[6\]\" to the node \"ram:ram\|sfr:sfr\|Selector1\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[1\] ram:ram\|sfr:sfr\|Selector6 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[1\]\" to the node \"ram:ram\|sfr:sfr\|Selector6\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[0\] ram:ram\|sfr:sfr\|Selector7 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[0\]\" to the node \"ram:ram\|sfr:sfr\|Selector7\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[5\] ram:ram\|sfr:sfr\|Selector2 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[5\]\" to the node \"ram:ram\|sfr:sfr\|Selector2\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[4\] ram:ram\|sfr:sfr\|Selector3 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[4\]\" to the node \"ram:ram\|sfr:sfr\|Selector3\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[3\] ram:ram\|sfr:sfr\|Selector4 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[3\]\" to the node \"ram:ram\|sfr:sfr\|Selector4\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p2\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p2\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 23 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p1\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p1\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 22 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram:ram\|sfr:sfr\|p3\[2\] ram:ram\|sfr:sfr\|Selector5 " "Converted the fan-out from the tri-state buffer \"ram:ram\|sfr:sfr\|p3\[2\]\" to the node \"ram:ram\|sfr:sfr\|Selector5\" into an OR gate" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1587502246467 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1587502246467 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p0_out_en " "Latch ram:ram\|sfr:sfr\|p0_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246472 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246472 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[7\] " "Latch ram:ram\|rd_data\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246473 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[6\] " "Latch ram:ram\|rd_data\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246473 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[1\] " "Latch ram:ram\|rd_data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246473 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[0\] " "Latch ram:ram\|rd_data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246473 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[5\] " "Latch ram:ram\|rd_data\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246473 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246473 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[4\] " "Latch ram:ram\|rd_data\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246474 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[3\] " "Latch ram:ram\|rd_data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246474 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|rd_data\[2\] " "Latch ram:ram\|rd_data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|main_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|main_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 52 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246474 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[0\] " "Latch ram:ram\|address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pipeline1\[0\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pipeline1\[0\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246474 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246474 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[1\] " "Latch ram:ram\|address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pipeline1\[1\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pipeline1\[1\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246475 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[2\] " "Latch ram:ram\|address\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|pipeline1\[2\] " "Ports D and ENA on the latch are fed by the same signal core:core\|pipeline1\[2\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 227 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246475 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[3\] " "Latch ram:ram\|address\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246475 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[4\] " "Latch ram:ram\|address\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246475 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[5\] " "Latch ram:ram\|address\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246475 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246475 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[6\] " "Latch ram:ram\|address\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246476 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[7\] " "Latch ram:ram\|address\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246476 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246476 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[8\] " "Latch ram:ram\|address\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246477 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[9\] " "Latch ram:ram\|address\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246477 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[10\] " "Latch ram:ram\|address\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246477 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|address\[11\] " "Latch ram:ram\|address\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core\|xdata_wr_en " "Ports D and ENA on the latch are fed by the same signal core:core\|xdata_wr_en" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246477 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p2_out_en " "Latch ram:ram\|sfr:sfr\|p2_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246477 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p1_out_en " "Latch ram:ram\|sfr:sfr\|p1_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246478 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ram:ram\|sfr:sfr\|p3_out_en " "Latch ram:ram\|sfr:sfr\|p3_out_en has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ram:ram\|sfr_rd_en " "Ports D and ENA on the latch are fed by the same signal ram:ram\|sfr_rd_en" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1587502246479 ""}  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1587502246479 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 237 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1587502246486 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1587502246486 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1587502247895 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1587502250799 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1587502251093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587502251093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1149 " "Implemented 1149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1587502251271 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1587502251271 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1587502251271 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1114 " "Implemented 1114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1587502251271 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1587502251271 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1587502251271 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1587502251271 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4751 " "Peak virtual memory: 4751 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587502251314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 04:50:51 2020 " "Processing ended: Wed Apr 22 04:50:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587502251314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587502251314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587502251314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587502251314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1587502252957 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587502252967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 04:50:52 2020 " "Processing started: Wed Apr 22 04:50:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587502252967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1587502252967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off my8051 -c my8051 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1587502252967 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1587502253224 ""}
{ "Info" "0" "" "Project  = my8051" {  } {  } 0 0 "Project  = my8051" 0 0 "Fitter" 0 0 1587502253224 ""}
{ "Info" "0" "" "Revision = my8051" {  } {  } 0 0 "Revision = my8051" 0 0 "Fitter" 0 0 1587502253224 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1587502253334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1587502253335 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "my8051 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"my8051\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1587502253351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587502253614 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1587502253614 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1587502253854 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1587502253876 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587502254665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587502254665 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1587502254665 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1587502254665 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587502254670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587502254670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2044 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587502254670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587502254670 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2048 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1587502254670 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1587502254670 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1587502254673 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1587502254783 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1587502255557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my8051.sdc " "Synopsys Design Constraints File file not found: 'my8051.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1587502255558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1587502255559 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|combout " "Node \"core\|data_rd_en~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~1\|datab " "Node \"core\|data_rd_en~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~1\|combout " "Node \"core\|data_rd_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|dataa " "Node \"core\|data_rd_en~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|combout " "Node \"core\|data_rd_en~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|dataa " "Node \"core\|data_rd_en~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~0\|dataa " "Node \"core\|data_rd_internal~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~0\|combout " "Node \"core\|data_rd_internal~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|datac " "Node \"core\|data_rd_en~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~1\|dataa " "Node \"core\|data_rd_internal~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~1\|combout " "Node \"core\|data_rd_internal~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|datad " "Node \"core\|data_rd_en~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_same\|dataa " "Node \"core\|data_same\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_same\|combout " "Node \"core\|data_same\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datab " "Node \"core\|data_rd_en~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~2\|dataa " "Node \"core\|data_rd_internal~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~2\|combout " "Node \"core\|data_rd_internal~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datac " "Node \"core\|data_rd_en~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~3\|dataa " "Node \"core\|data_rd_internal~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~3\|combout " "Node \"core\|data_rd_internal~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datad " "Node \"core\|data_rd_en~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255565 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 128 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1587502255565 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|combout " "Node \"core\|xdata_rd_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|datab " "Node \"core\|xdata_same~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|combout " "Node \"core\|xdata_same~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~4\|datab " "Node \"core\|xdata_same~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~4\|combout " "Node \"core\|xdata_same~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|datad " "Node \"core\|xdata_rd_en~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255566 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 29 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 124 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1587502255566 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|wr_acc~8\|combout " "Node \"core\|wr_acc~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datac " "Node \"core\|data_wr_en~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|combout " "Node \"core\|data_wr_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|dataa " "Node \"core\|data_wr_en~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|combout " "Node \"core\|data_wr_en~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|dp\[15\]~18\|datab " "Node \"core\|dp\[15\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|dp\[15\]~18\|combout " "Node \"core\|dp\[15\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|dataa " "Node \"core\|data_wr_en~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_sp\|dataa " "Node \"core\|wr_sp\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_sp\|combout " "Node \"core\|wr_sp\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|datad " "Node \"core\|data_wr_en~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_acc~8\|dataa " "Node \"core\|wr_acc~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_psw\|dataa " "Node \"core\|wr_psw\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_psw\|combout " "Node \"core\|wr_psw\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|datac " "Node \"core\|data_wr_en~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|always23~1\|dataa " "Node \"core\|always23~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|always23~1\|combout " "Node \"core\|always23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datad " "Node \"core\|data_wr_en~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_internal~0\|dataa " "Node \"core\|data_wr_internal~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_internal~0\|combout " "Node \"core\|data_wr_internal~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~0\|datad " "Node \"core\|data_wr_en~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~0\|combout " "Node \"core\|data_wr_en~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datab " "Node \"core\|data_wr_en~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502255567 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 136 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 35 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 800 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 138 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 132 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1587502255567 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0  from: datad  to: combout " "Cell: core\|WideXor0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0~1  from: dataa  to: combout " "Cell: core\|WideXor0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: datac  to: combout " "Cell: core\|data_same~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: datad  to: combout " "Cell: core\|data_same~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout " "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datad  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: datad  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502255571 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1587502255571 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1587502255575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1587502255576 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1587502255576 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[0\] " "Destination node core:core\|b\[0\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[1\] " "Destination node core:core\|b\[1\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[2\] " "Destination node core:core\|b\[2\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[3\] " "Destination node core:core\|b\[3\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[4\] " "Destination node core:core\|b\[4\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[5\] " "Destination node core:core\|b\[5\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[6\] " "Destination node core:core\|b\[6\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|b\[7\] " "Destination node core:core\|b\[7\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 841 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|dp\[0\] " "Destination node core:core\|dp\[0\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "core:core\|dp\[1\] " "Destination node core:core\|dp\[1\]" {  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 800 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255656 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1587502255656 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587502255656 ""}  } { { "rtl/my8051.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/my8051.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 2034 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587502255656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:ram\|sfr_rd_en  " "Automatically promoted node ram:ram\|sfr_rd_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|sfr:sfr\|p0_out_en~3 " "Destination node ram:ram\|sfr:sfr\|p0_out_en~3" {  } { { "rtl/sfr.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/sfr.v" 28 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 782 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[0\]~0 " "Destination node ram:ram\|rd_data\[0\]~0" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[7\]~2 " "Destination node ram:ram\|rd_data\[7\]~2" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[7\]~3 " "Destination node ram:ram\|rd_data\[7\]~3" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[6\]~5 " "Destination node ram:ram\|rd_data\[6\]~5" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[1\]~7 " "Destination node ram:ram\|rd_data\[1\]~7" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[5\]~9 " "Destination node ram:ram\|rd_data\[5\]~9" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[4\]~11 " "Destination node ram:ram\|rd_data\[4\]~11" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[3\]~13 " "Destination node ram:ram\|rd_data\[3\]~13" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[2\]~15 " "Destination node ram:ram\|rd_data\[2\]~15" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255657 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1587502255657 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587502255657 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587502255657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:ram\|rd_data\[7\]~2  " "Automatically promoted node ram:ram\|rd_data\[7\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[0\] " "Destination node ram:ram\|rd_data\[0\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|rd_data\[7\] " "Destination node ram:ram\|rd_data\[7\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587502255658 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1446 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587502255658 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram:ram\|address\[0\]~4  " "Automatically promoted node ram:ram\|address\[0\]~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[4\] " "Destination node ram:ram\|address\[4\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[5\] " "Destination node ram:ram\|address\[5\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[0\] " "Destination node ram:ram\|address\[0\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[1\] " "Destination node ram:ram\|address\[1\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[2\] " "Destination node ram:ram\|address\[2\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[3\] " "Destination node ram:ram\|address\[3\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ram:ram\|address\[6\] " "Destination node ram:ram\|address\[6\]" {  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1587502255658 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1587502255658 ""}  } { { "rtl/ram.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/ram.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 0 { 0 ""} 0 1541 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1587502255658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1587502255947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587502255948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1587502255948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587502255949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1587502255950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1587502255951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1587502256055 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1587502256056 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1587502256056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587502256120 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1587502256129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1587502257433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587502257961 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1587502257982 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1587502261617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587502261617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1587502262236 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.1% " "5e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1587502265452 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1587502266220 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1587502266220 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1587502279460 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1587502279460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587502279465 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.91 " "Total time spent on timing analysis during the Fitter is 2.91 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1587502279689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587502279707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587502280235 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1587502280237 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1587502280716 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1587502281309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/output_files/my8051.fit.smsg " "Generated suppressed messages file C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/output_files/my8051.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1587502281773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 58 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5273 " "Peak virtual memory: 5273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587502282566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 04:51:22 2020 " "Processing ended: Wed Apr 22 04:51:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587502282566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587502282566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587502282566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1587502282566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1587502284123 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587502284135 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 04:51:23 2020 " "Processing started: Wed Apr 22 04:51:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587502284135 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1587502284135 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off my8051 -c my8051 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1587502284136 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1587502284867 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1587502285603 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1587502285636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587502286041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 04:51:26 2020 " "Processing ended: Wed Apr 22 04:51:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587502286041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587502286041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587502286041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1587502286041 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1587502286749 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1587502288023 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587502288034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 04:51:27 2020 " "Processing started: Wed Apr 22 04:51:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587502288034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1587502288034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta my8051 -c my8051 " "Command: quartus_sta my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1587502288035 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1587502288378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1587502289277 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1587502289277 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502289369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502289369 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1587502289760 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "my8051.sdc " "Synopsys Design Constraints File file not found: 'my8051.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1587502289828 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502289829 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587502289841 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name core:core\|acc\[0\] core:core\|acc\[0\] " "create_clock -period 1.000 -name core:core\|acc\[0\] core:core\|acc\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1587502289841 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587502289841 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|combout " "Node \"core\|xdata_rd_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|dataa " "Node \"core\|xdata_same~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~3\|combout " "Node \"core\|xdata_same~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~4\|datac " "Node \"core\|xdata_same~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_same~4\|combout " "Node \"core\|xdata_same~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|xdata_rd_en~1\|dataa " "Node \"core\|xdata_rd_en~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 29 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 124 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1587502289851 ""}
{ "Warning" "WSTA_SCC_LOOP" "21 " "Found combinational loop of 21 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|combout " "Node \"core\|data_rd_en~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~2\|datac " "Node \"core\|data_rd_internal~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~2\|combout " "Node \"core\|data_rd_internal~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|dataa " "Node \"core\|data_rd_en~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_same\|dataa " "Node \"core\|data_same\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_same\|combout " "Node \"core\|data_same\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datab " "Node \"core\|data_rd_en~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~3\|dataa " "Node \"core\|data_rd_internal~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~3\|combout " "Node \"core\|data_rd_internal~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datac " "Node \"core\|data_rd_en~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~1\|datac " "Node \"core\|data_rd_internal~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~1\|combout " "Node \"core\|data_rd_internal~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|dataa " "Node \"core\|data_rd_en~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|combout " "Node \"core\|data_rd_en~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~4\|datad " "Node \"core\|data_rd_en~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~0\|datac " "Node \"core\|data_rd_internal~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_internal~0\|combout " "Node \"core\|data_rd_internal~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|datab " "Node \"core\|data_rd_en~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~1\|datab " "Node \"core\|data_rd_en~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~1\|combout " "Node \"core\|data_rd_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_rd_en~3\|datac " "Node \"core\|data_rd_en~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289851 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 28 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 128 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 123 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1587502289851 ""}
{ "Warning" "WSTA_SCC_LOOP" "23 " "Found combinational loop of 23 nodes" { { "Warning" "WSTA_SCC_NODE" "core\|wr_acc~8\|combout " "Node \"core\|wr_acc~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datab " "Node \"core\|data_wr_en~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|combout " "Node \"core\|data_wr_en~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|datad " "Node \"core\|data_wr_en~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|combout " "Node \"core\|data_wr_en~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_psw\|datab " "Node \"core\|wr_psw\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_psw\|combout " "Node \"core\|wr_psw\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|datac " "Node \"core\|data_wr_en~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|always23~1\|datab " "Node \"core\|always23~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|always23~1\|combout " "Node \"core\|always23~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datad " "Node \"core\|data_wr_en~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_acc~8\|dataa " "Node \"core\|wr_acc~8\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_sp\|dataa " "Node \"core\|wr_sp\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|wr_sp\|combout " "Node \"core\|wr_sp\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~2\|datab " "Node \"core\|data_wr_en~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|dp\[15\]~18\|dataa " "Node \"core\|dp\[15\]~18\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|dp\[15\]~18\|combout " "Node \"core\|dp\[15\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|datac " "Node \"core\|data_wr_en~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_internal~0\|dataa " "Node \"core\|data_wr_internal~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_internal~0\|combout " "Node \"core\|data_wr_internal~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~0\|dataa " "Node \"core\|data_wr_en~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~0\|combout " "Node \"core\|data_wr_en~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""} { "Warning" "WSTA_SCC_NODE" "core\|data_wr_en~1\|dataa " "Node \"core\|data_wr_en~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1587502289853 ""}  } { { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 136 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 35 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 132 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 138 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 800 -1 0 } } { "rtl/core.v" "" { Text "C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/rtl/core.v" 129 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1587502289853 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0  from: datac  to: combout " "Cell: core\|WideXor0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0~1  from: datab  to: combout " "Cell: core\|WideXor0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: dataa  to: combout " "Cell: core\|data_same~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: datad  to: combout " "Cell: core\|data_same~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout " "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502289863 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587502289863 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1587502289870 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587502289871 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1587502289873 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1587502289893 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587502290408 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587502290408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -31.777 " "Worst-case setup slack is -31.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.777            -805.651 core:core\|acc\[0\]  " "  -31.777            -805.651 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290415 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.851           -3330.143 clk  " "  -29.851           -3330.143 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290415 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502290415 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.332 " "Worst-case hold slack is -6.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.332            -143.361 core:core\|acc\[0\]  " "   -6.332            -143.361 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.548               0.000 clk  " "    0.548               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502290531 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502290549 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502290573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -8.872 " "Worst-case minimum pulse width slack is -8.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.872           -2885.947 core:core\|acc\[0\]  " "   -8.872           -2885.947 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290582 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.176 clk  " "   -3.000            -169.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502290582 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502290582 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587502290937 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1587502290969 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1587502291574 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0  from: datac  to: combout " "Cell: core\|WideXor0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0~1  from: datab  to: combout " "Cell: core\|WideXor0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: dataa  to: combout " "Cell: core\|data_same~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: datad  to: combout " "Cell: core\|data_same~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout " "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502291734 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587502291734 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587502291735 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587502291850 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587502291850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -28.546 " "Worst-case setup slack is -28.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -28.546            -723.519 core:core\|acc\[0\]  " "  -28.546            -723.519 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.736           -2985.623 clk  " "  -26.736           -2985.623 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502291857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.605 " "Worst-case hold slack is -5.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.605            -124.250 core:core\|acc\[0\]  " "   -5.605            -124.250 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291917 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 clk  " "    0.492               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291917 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502291917 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502291924 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502291934 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -7.938 " "Worst-case minimum pulse width slack is -7.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.938           -2576.960 core:core\|acc\[0\]  " "   -7.938           -2576.960 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -169.176 clk  " "   -3.000            -169.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502291941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502291941 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1587502292443 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0  from: datac  to: combout " "Cell: core\|WideXor0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|WideXor0~1  from: datab  to: combout " "Cell: core\|WideXor0~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: dataa  to: combout " "Cell: core\|data_same~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|data_same~4  from: datad  to: combout " "Cell: core\|data_same~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout " "Cell: core\|ram_wr_addr_buf\[0\]~8  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout " "Cell: ram\|sfr\|p0_out_en~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout " "Cell: ram\|sfr\|p1_out_en~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1587502292612 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1587502292612 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1587502292613 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1587502292644 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1587502292644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -18.220 " "Worst-case setup slack is -18.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.220            -456.155 core:core\|acc\[0\]  " "  -18.220            -456.155 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292655 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.470           -1816.565 clk  " "  -16.470           -1816.565 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292655 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502292655 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.674 " "Worst-case hold slack is -3.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.674             -80.270 core:core\|acc\[0\]  " "   -3.674             -80.270 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.285               0.000 clk  " "    0.285               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502292713 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502292721 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1587502292731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.845 " "Worst-case minimum pulse width slack is -4.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845           -1484.559 core:core\|acc\[0\]  " "   -4.845           -1484.559 core:core\|acc\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -146.578 clk  " "   -3.000            -146.578 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1587502292740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1587502292740 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587502293505 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1587502293506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 59 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4764 " "Peak virtual memory: 4764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587502293698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 04:51:33 2020 " "Processing ended: Wed Apr 22 04:51:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587502293698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587502293698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587502293698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1587502293698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1587502295606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587502295618 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 04:51:35 2020 " "Processing started: Wed Apr 22 04:51:35 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587502295618 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587502295618 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off my8051 -c my8051 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off my8051 -c my8051" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1587502295619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1587502297050 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_6_1200mv_85c_slow.vo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_6_1200mv_85c_slow.vo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502297703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_6_1200mv_0c_slow.vo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_6_1200mv_0c_slow.vo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502297988 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_min_1200mv_0c_fast.vo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_min_1200mv_0c_fast.vo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502298233 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051.vo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051.vo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502298486 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_6_1200mv_85c_v_slow.sdo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_6_1200mv_85c_v_slow.sdo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502298672 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_6_1200mv_0c_v_slow.sdo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_6_1200mv_0c_v_slow.sdo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502298856 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_min_1200mv_0c_v_fast.sdo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502299005 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "my8051_v.sdo C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/ simulation " "Generated file my8051_v.sdo in folder \"C:/Users/jinha/OneDrive/Hardware/Processor/8051/my8051/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1587502299163 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4654 " "Peak virtual memory: 4654 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587502299241 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 04:51:39 2020 " "Processing ended: Wed Apr 22 04:51:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587502299241 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587502299241 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587502299241 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587502299241 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1587502300033 ""}
