INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module FullAdder
INFO: [VRFC 10-2458] undeclared symbol inter1, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:19]
INFO: [VRFC 10-2458] undeclared symbol inter2, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:20]
INFO: [VRFC 10-2458] undeclared symbol inter3, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:21]
INFO: [VRFC 10-311] analyzing module FourBitAdder
INFO: [VRFC 10-2458] undeclared symbol wire_1, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:27]
INFO: [VRFC 10-2458] undeclared symbol wire_2, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:28]
INFO: [VRFC 10-2458] undeclared symbol wire_3, assumed default net type wire [C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/adder.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/arithmetic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extender
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sources_1/new/logical.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logical
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Yann/digitec/report5/report5.srcs/sim_1/imports/lab6_files/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
