Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue Dec 13 23:15:40 2022
| Host         : DESKTOP-UQRQIBB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    56 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              50 |           16 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              15 |            8 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              19 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------+------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |       Enable Signal       |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+---------------------------+------------------------------------+------------------+----------------+--------------+
|  PS2_CLK_IBUF_BUFG | keyboard/reset_i_1_n_0    | keyboard/reset0                    |                1 |              1 |         1.00 |
|  PS2_CLK_IBUF_BUFG | keyboard/set_i_1_n_0      | keyboard/reset0                    |                1 |              1 |         1.00 |
|  div/clk           | set/d_trig2/E[0]          | reset/d_trig2/SR[0]                |                1 |              4 |         4.00 |
|  clkNew            |                           |                                    |                3 |              4 |         1.33 |
|  clkNew            |                           | vgaaaa/hvsync_gen/hpos_reg[10]_0   |                4 |              4 |         1.00 |
|  clkNew            | vgaaaa/hvsync_gen/hmaxxed |                                    |                2 |              4 |         2.00 |
|  PS2_CLK_IBUF_BUFG | keyboard/code             | keyboard/code[6]_i_1_n_0           |                1 |              6 |         6.00 |
|  clkNew            | vgaaaa/hvsync_gen/hmaxxed | vgaaaa/hvsync_gen/vpos[10]_i_1_n_0 |                3 |              7 |         2.33 |
|  PS2_CLK_IBUF_BUFG |                           |                                    |                2 |              9 |         4.50 |
|  clkNew            |                           | vgaaaa/hvsync_gen/hmaxxed          |                4 |             11 |         2.75 |
|  div/clk           |                           |                                    |                3 |             17 |         5.67 |
|  clk_old_IBUF_BUFG |                           |                                    |                8 |             20 |         2.50 |
+--------------------+---------------------------+------------------------------------+------------------+----------------+--------------+


