{
  "module_name": "phy-exynos5250-usb2.c",
  "hash_id": "2195c154e1cec7bbd52e8d72705ac9659bc27f63b02193337d4ded58a76e2663",
  "original_prompt": "Ingested from linux-6.6.14/drivers/phy/samsung/phy-exynos5250-usb2.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/io.h>\n#include <linux/phy/phy.h>\n#include <linux/regmap.h>\n#include \"phy-samsung-usb2.h\"\n\n \n#define EXYNOS_5250_REFCLKSEL_CRYSTAL\t0x0\n#define EXYNOS_5250_REFCLKSEL_XO\t0x1\n#define EXYNOS_5250_REFCLKSEL_CLKCORE\t0x2\n\n#define EXYNOS_5250_FSEL_9MHZ6\t\t0x0\n#define EXYNOS_5250_FSEL_10MHZ\t\t0x1\n#define EXYNOS_5250_FSEL_12MHZ\t\t0x2\n#define EXYNOS_5250_FSEL_19MHZ2\t\t0x3\n#define EXYNOS_5250_FSEL_20MHZ\t\t0x4\n#define EXYNOS_5250_FSEL_24MHZ\t\t0x5\n#define EXYNOS_5250_FSEL_50MHZ\t\t0x7\n\n \n#define EXYNOS_5250_HOSTPHYCTRL0\t\t\t0x0\n\n#define EXYNOS_5250_HOSTPHYCTRL0_PHYSWRSTALL\t\tBIT(31)\n#define EXYNOS_5250_HOSTPHYCTRL0_REFCLKSEL_SHIFT\t19\n#define EXYNOS_5250_HOSTPHYCTRL0_REFCLKSEL_MASK\t\\\n\t\t(0x3 << EXYNOS_5250_HOSTPHYCTRL0_REFCLKSEL_SHIFT)\n#define EXYNOS_5250_HOSTPHYCTRL0_FSEL_SHIFT\t\t16\n#define EXYNOS_5250_HOSTPHYCTRL0_FSEL_MASK \\\n\t\t(0x7 << EXYNOS_5250_HOSTPHYCTRL0_FSEL_SHIFT)\n#define EXYNOS_5250_HOSTPHYCTRL0_TESTBURNIN\t\tBIT(11)\n#define EXYNOS_5250_HOSTPHYCTRL0_RETENABLE\t\tBIT(10)\n#define EXYNOS_5250_HOSTPHYCTRL0_COMMON_ON_N\t\tBIT(9)\n#define EXYNOS_5250_HOSTPHYCTRL0_VATESTENB_MASK\t\t(0x3 << 7)\n#define EXYNOS_5250_HOSTPHYCTRL0_VATESTENB_DUAL\t\t(0x0 << 7)\n#define EXYNOS_5250_HOSTPHYCTRL0_VATESTENB_ID0\t\t(0x1 << 7)\n#define EXYNOS_5250_HOSTPHYCTRL0_VATESTENB_ANALOGTEST\t(0x2 << 7)\n#define EXYNOS_5250_HOSTPHYCTRL0_SIDDQ\t\t\tBIT(6)\n#define EXYNOS_5250_HOSTPHYCTRL0_FORCESLEEP\t\tBIT(5)\n#define EXYNOS_5250_HOSTPHYCTRL0_FORCESUSPEND\t\tBIT(4)\n#define EXYNOS_5250_HOSTPHYCTRL0_WORDINTERFACE\t\tBIT(3)\n#define EXYNOS_5250_HOSTPHYCTRL0_UTMISWRST\t\tBIT(2)\n#define EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST\t\tBIT(1)\n#define EXYNOS_5250_HOSTPHYCTRL0_PHYSWRST\t\tBIT(0)\n\n \n#define EXYNOS_5250_HSICPHYCTRL1\t\t\t0x10\n#define EXYNOS_5250_HSICPHYCTRL2\t\t\t0x20\n\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKSEL_MASK\t\t(0x3 << 23)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKSEL_DEFAULT\t(0x2 << 23)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_MASK\t\t(0x7f << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_12\t\t(0x24 << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_15\t\t(0x1c << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_16\t\t(0x1a << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_19_2\t\t(0x15 << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_20\t\t(0x14 << 16)\n#define EXYNOS_5250_HSICPHYCTRLX_SIDDQ\t\t\tBIT(6)\n#define EXYNOS_5250_HSICPHYCTRLX_FORCESLEEP\t\tBIT(5)\n#define EXYNOS_5250_HSICPHYCTRLX_FORCESUSPEND\t\tBIT(4)\n#define EXYNOS_5250_HSICPHYCTRLX_WORDINTERFACE\t\tBIT(3)\n#define EXYNOS_5250_HSICPHYCTRLX_UTMISWRST\t\tBIT(2)\n#define EXYNOS_5250_HSICPHYCTRLX_PHYSWRST\t\tBIT(0)\n\n \n#define EXYNOS_5250_HOSTEHCICTRL\t\t\t0x30\n#define EXYNOS_5250_HOSTEHCICTRL_ENAINCRXALIGN\t\tBIT(29)\n#define EXYNOS_5250_HOSTEHCICTRL_ENAINCR4\t\tBIT(28)\n#define EXYNOS_5250_HOSTEHCICTRL_ENAINCR8\t\tBIT(27)\n#define EXYNOS_5250_HOSTEHCICTRL_ENAINCR16\t\tBIT(26)\n#define EXYNOS_5250_HOSTEHCICTRL_AUTOPPDONOVRCUREN\tBIT(25)\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL0_SHIFT\t19\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL0_MASK\t\\\n\t\t(0x3f << EXYNOS_5250_HOSTEHCICTRL_FLADJVAL0_SHIFT)\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL1_SHIFT\t13\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL1_MASK\t\\\n\t\t(0x3f << EXYNOS_5250_HOSTEHCICTRL_FLADJVAL1_SHIFT)\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL2_SHIFT\t7\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVAL0_MASK\t\\\n\t\t(0x3f << EXYNOS_5250_HOSTEHCICTRL_FLADJVAL0_SHIFT)\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVALHOST_SHIFT\t1\n#define EXYNOS_5250_HOSTEHCICTRL_FLADJVALHOST_MASK \\\n\t\t(0x1 << EXYNOS_5250_HOSTEHCICTRL_FLADJVALHOST_SHIFT)\n#define EXYNOS_5250_HOSTEHCICTRL_SIMULATIONMODE\t\tBIT(0)\n\n \n#define EXYNOS_5250_HOSTOHCICTRL                        0x34\n#define EXYNOS_5250_HOSTOHCICTRL_FRAMELENVAL_SHIFT\t1\n#define EXYNOS_5250_HOSTOHCICTRL_FRAMELENVAL_MASK \\\n\t\t(0x3ff << EXYNOS_5250_HOSTOHCICTRL_FRAMELENVAL_SHIFT)\n#define EXYNOS_5250_HOSTOHCICTRL_FRAMELENVALEN\t\tBIT(0)\n\n \n#define EXYNOS_5250_USBOTGSYS\t\t\t\t0x38\n#define EXYNOS_5250_USBOTGSYS_PHYLINK_SW_RESET\t\tBIT(14)\n#define EXYNOS_5250_USBOTGSYS_LINK_SW_RST_UOTG\t\tBIT(13)\n#define EXYNOS_5250_USBOTGSYS_PHY_SW_RST\t\tBIT(12)\n#define EXYNOS_5250_USBOTGSYS_REFCLKSEL_SHIFT\t\t9\n#define EXYNOS_5250_USBOTGSYS_REFCLKSEL_MASK \\\n\t\t(0x3 << EXYNOS_5250_USBOTGSYS_REFCLKSEL_SHIFT)\n#define EXYNOS_5250_USBOTGSYS_ID_PULLUP\t\t\tBIT(8)\n#define EXYNOS_5250_USBOTGSYS_COMMON_ON\t\t\tBIT(7)\n#define EXYNOS_5250_USBOTGSYS_FSEL_SHIFT\t\t4\n#define EXYNOS_5250_USBOTGSYS_FSEL_MASK \\\n\t\t(0x3 << EXYNOS_5250_USBOTGSYS_FSEL_SHIFT)\n#define EXYNOS_5250_USBOTGSYS_FORCE_SLEEP\t\tBIT(3)\n#define EXYNOS_5250_USBOTGSYS_OTGDISABLE\t\tBIT(2)\n#define EXYNOS_5250_USBOTGSYS_SIDDQ_UOTG\t\tBIT(1)\n#define EXYNOS_5250_USBOTGSYS_FORCE_SUSPEND\t\tBIT(0)\n\n \n#define EXYNOS_5250_USB_ISOL_OTG_OFFSET\t\t0x704\n#define EXYNOS_5250_USB_ISOL_HOST_OFFSET\t0x708\n#define EXYNOS_5420_USB_ISOL_HOST_OFFSET\t0x70C\n#define EXYNOS_5250_USB_ISOL_ENABLE\t\tBIT(0)\n\n \n#define EXYNOS_5250_MODE_SWITCH_OFFSET\t\t0x230\n#define EXYNOS_5250_MODE_SWITCH_MASK\t\t1\n#define EXYNOS_5250_MODE_SWITCH_DEVICE\t\t0\n#define EXYNOS_5250_MODE_SWITCH_HOST\t\t1\n\nenum exynos4x12_phy_id {\n\tEXYNOS5250_DEVICE,\n\tEXYNOS5250_HOST,\n\tEXYNOS5250_HSIC0,\n\tEXYNOS5250_HSIC1,\n};\n\n \nstatic int exynos5250_rate_to_clk(unsigned long rate, u32 *reg)\n{\n\t \n\n\tswitch (rate) {\n\tcase 9600 * KHZ:\n\t\t*reg = EXYNOS_5250_FSEL_9MHZ6;\n\t\tbreak;\n\tcase 10 * MHZ:\n\t\t*reg = EXYNOS_5250_FSEL_10MHZ;\n\t\tbreak;\n\tcase 12 * MHZ:\n\t\t*reg = EXYNOS_5250_FSEL_12MHZ;\n\t\tbreak;\n\tcase 19200 * KHZ:\n\t\t*reg = EXYNOS_5250_FSEL_19MHZ2;\n\t\tbreak;\n\tcase 20 * MHZ:\n\t\t*reg = EXYNOS_5250_FSEL_20MHZ;\n\t\tbreak;\n\tcase 24 * MHZ:\n\t\t*reg = EXYNOS_5250_FSEL_24MHZ;\n\t\tbreak;\n\tcase 50 * MHZ:\n\t\t*reg = EXYNOS_5250_FSEL_50MHZ;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\treturn 0;\n}\n\nstatic void exynos5250_isol(struct samsung_usb2_phy_instance *inst, bool on)\n{\n\tstruct samsung_usb2_phy_driver *drv = inst->drv;\n\tu32 offset;\n\tu32 mask = EXYNOS_5250_USB_ISOL_ENABLE;\n\n\tif (drv->cfg == &exynos5250_usb2_phy_config &&\n\t    inst->cfg->id == EXYNOS5250_DEVICE)\n\t\toffset = EXYNOS_5250_USB_ISOL_OTG_OFFSET;\n\telse if (drv->cfg == &exynos5250_usb2_phy_config &&\n\t\t inst->cfg->id == EXYNOS5250_HOST)\n\t\toffset = EXYNOS_5250_USB_ISOL_HOST_OFFSET;\n\telse if (drv->cfg == &exynos5420_usb2_phy_config &&\n\t\t inst->cfg->id == EXYNOS5250_HOST)\n\t\toffset = EXYNOS_5420_USB_ISOL_HOST_OFFSET;\n\telse\n\t\treturn;\n\n\tregmap_update_bits(drv->reg_pmu, offset, mask, on ? 0 : mask);\n}\n\nstatic int exynos5250_power_on(struct samsung_usb2_phy_instance *inst)\n{\n\tstruct samsung_usb2_phy_driver *drv = inst->drv;\n\tu32 ctrl0;\n\tu32 otg;\n\tu32 ehci;\n\tu32 ohci;\n\tu32 hsic;\n\n\tswitch (inst->cfg->id) {\n\tcase EXYNOS5250_DEVICE:\n\t\tregmap_update_bits(drv->reg_sys,\n\t\t\t\t   EXYNOS_5250_MODE_SWITCH_OFFSET,\n\t\t\t\t   EXYNOS_5250_MODE_SWITCH_MASK,\n\t\t\t\t   EXYNOS_5250_MODE_SWITCH_DEVICE);\n\n\t\t \n\t\totg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\t \n\t\totg &= ~EXYNOS_5250_USBOTGSYS_FSEL_MASK;\n\t\totg |= drv->ref_reg_val << EXYNOS_5250_USBOTGSYS_FSEL_SHIFT;\n\t\t \n\t\totg &= ~(EXYNOS_5250_USBOTGSYS_FORCE_SUSPEND |\n\t\t\tEXYNOS_5250_USBOTGSYS_FORCE_SLEEP |\n\t\t\tEXYNOS_5250_USBOTGSYS_SIDDQ_UOTG);\n\t\totg |=\tEXYNOS_5250_USBOTGSYS_PHY_SW_RST |\n\t\t\tEXYNOS_5250_USBOTGSYS_PHYLINK_SW_RESET |\n\t\t\tEXYNOS_5250_USBOTGSYS_LINK_SW_RST_UOTG |\n\t\t\tEXYNOS_5250_USBOTGSYS_OTGDISABLE;\n\t\t \n\t\totg &=\t~EXYNOS_5250_USBOTGSYS_REFCLKSEL_MASK;\n\t\totg |=  EXYNOS_5250_REFCLKSEL_CLKCORE <<\n\t\t\t\t\tEXYNOS_5250_USBOTGSYS_REFCLKSEL_SHIFT;\n\t\twritel(otg, drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\tudelay(100);\n\t\totg &= ~(EXYNOS_5250_USBOTGSYS_PHY_SW_RST |\n\t\t\tEXYNOS_5250_USBOTGSYS_LINK_SW_RST_UOTG |\n\t\t\tEXYNOS_5250_USBOTGSYS_PHYLINK_SW_RESET |\n\t\t\tEXYNOS_5250_USBOTGSYS_OTGDISABLE);\n\t\twritel(otg, drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\n\n\t\tbreak;\n\tcase EXYNOS5250_HOST:\n\tcase EXYNOS5250_HSIC0:\n\tcase EXYNOS5250_HSIC1:\n\t\t \n\t\tctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);\n\t\t \n\t\tctrl0 &= ~EXYNOS_5250_HOSTPHYCTRL0_FSEL_MASK;\n\t\tctrl0 |= drv->ref_reg_val <<\n\t\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_FSEL_SHIFT;\n\n\t\t \n\t\tctrl0 &=\t~(EXYNOS_5250_HOSTPHYCTRL0_PHYSWRST |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_PHYSWRSTALL |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_SIDDQ |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_FORCESUSPEND |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_FORCESLEEP);\n\t\tctrl0 |=\tEXYNOS_5250_HOSTPHYCTRL0_LINKSWRST |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_UTMISWRST |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_COMMON_ON_N;\n\t\twritel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);\n\t\tudelay(10);\n\t\tctrl0 &=\t~(EXYNOS_5250_HOSTPHYCTRL0_LINKSWRST |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_UTMISWRST);\n\t\twritel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);\n\n\t\t \n\t\totg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\t \n\t\totg &= ~EXYNOS_5250_USBOTGSYS_FSEL_MASK;\n\t\totg |= drv->ref_reg_val << EXYNOS_5250_USBOTGSYS_FSEL_SHIFT;\n\t\t \n\t\totg &= ~(EXYNOS_5250_USBOTGSYS_FORCE_SUSPEND |\n\t\t\tEXYNOS_5250_USBOTGSYS_FORCE_SLEEP |\n\t\t\tEXYNOS_5250_USBOTGSYS_SIDDQ_UOTG);\n\t\totg |=\tEXYNOS_5250_USBOTGSYS_PHY_SW_RST |\n\t\t\tEXYNOS_5250_USBOTGSYS_PHYLINK_SW_RESET |\n\t\t\tEXYNOS_5250_USBOTGSYS_LINK_SW_RST_UOTG |\n\t\t\tEXYNOS_5250_USBOTGSYS_OTGDISABLE;\n\t\t \n\t\totg &=\t~EXYNOS_5250_USBOTGSYS_REFCLKSEL_MASK;\n\t\totg |=  EXYNOS_5250_REFCLKSEL_CLKCORE <<\n\t\t\t\t\tEXYNOS_5250_USBOTGSYS_REFCLKSEL_SHIFT;\n\t\twritel(otg, drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\tudelay(10);\n\t\totg &= ~(EXYNOS_5250_USBOTGSYS_PHY_SW_RST |\n\t\t\tEXYNOS_5250_USBOTGSYS_LINK_SW_RST_UOTG |\n\t\t\tEXYNOS_5250_USBOTGSYS_PHYLINK_SW_RESET);\n\n\t\t \n\t\thsic = (EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_12 |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_REFCLKSEL_DEFAULT |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_PHYSWRST);\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL1);\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL2);\n\t\tudelay(10);\n\t\thsic &= ~EXYNOS_5250_HSICPHYCTRLX_PHYSWRST;\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL1);\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL2);\n\t\t \n\t\tudelay(80);\n\n\t\t \n\t\tehci = readl(drv->reg_phy + EXYNOS_5250_HOSTEHCICTRL);\n\t\tehci |=\tEXYNOS_5250_HOSTEHCICTRL_ENAINCRXALIGN |\n\t\t\tEXYNOS_5250_HOSTEHCICTRL_ENAINCR4 |\n\t\t\tEXYNOS_5250_HOSTEHCICTRL_ENAINCR8 |\n\t\t\tEXYNOS_5250_HOSTEHCICTRL_ENAINCR16;\n\t\twritel(ehci, drv->reg_phy + EXYNOS_5250_HOSTEHCICTRL);\n\n\t\t \n\t\tohci = readl(drv->reg_phy + EXYNOS_5250_HOSTOHCICTRL);\n\t\t \n\t\tohci |=\t0x1 << 3;\n\t\twritel(ohci, drv->reg_phy + EXYNOS_5250_HOSTOHCICTRL);\n\n\t\tbreak;\n\t}\n\texynos5250_isol(inst, 0);\n\n\treturn 0;\n}\n\nstatic int exynos5250_power_off(struct samsung_usb2_phy_instance *inst)\n{\n\tstruct samsung_usb2_phy_driver *drv = inst->drv;\n\tu32 ctrl0;\n\tu32 otg;\n\tu32 hsic;\n\n\texynos5250_isol(inst, 1);\n\n\tswitch (inst->cfg->id) {\n\tcase EXYNOS5250_DEVICE:\n\t\totg = readl(drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\totg |= (EXYNOS_5250_USBOTGSYS_FORCE_SUSPEND |\n\t\t\tEXYNOS_5250_USBOTGSYS_SIDDQ_UOTG |\n\t\t\tEXYNOS_5250_USBOTGSYS_FORCE_SLEEP);\n\t\twritel(otg, drv->reg_phy + EXYNOS_5250_USBOTGSYS);\n\t\tbreak;\n\tcase EXYNOS5250_HOST:\n\t\tctrl0 = readl(drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);\n\t\tctrl0 |= (EXYNOS_5250_HOSTPHYCTRL0_SIDDQ |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_FORCESUSPEND |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_FORCESLEEP |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_PHYSWRST |\n\t\t\t\tEXYNOS_5250_HOSTPHYCTRL0_PHYSWRSTALL);\n\t\twritel(ctrl0, drv->reg_phy + EXYNOS_5250_HOSTPHYCTRL0);\n\t\tbreak;\n\tcase EXYNOS5250_HSIC0:\n\tcase EXYNOS5250_HSIC1:\n\t\thsic = (EXYNOS_5250_HSICPHYCTRLX_REFCLKDIV_12 |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_REFCLKSEL_DEFAULT |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_SIDDQ |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_FORCESLEEP |\n\t\t\t\tEXYNOS_5250_HSICPHYCTRLX_FORCESUSPEND\n\t\t\t\t);\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL1);\n\t\twritel(hsic, drv->reg_phy + EXYNOS_5250_HSICPHYCTRL2);\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\n\nstatic const struct samsung_usb2_common_phy exynos5250_phys[] = {\n\t{\n\t\t.label\t\t= \"device\",\n\t\t.id\t\t= EXYNOS5250_DEVICE,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n\t{\n\t\t.label\t\t= \"host\",\n\t\t.id\t\t= EXYNOS5250_HOST,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n\t{\n\t\t.label\t\t= \"hsic0\",\n\t\t.id\t\t= EXYNOS5250_HSIC0,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n\t{\n\t\t.label\t\t= \"hsic1\",\n\t\t.id\t\t= EXYNOS5250_HSIC1,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n};\n\nstatic const struct samsung_usb2_common_phy exynos5420_phys[] = {\n\t{\n\t\t.label\t\t= \"host\",\n\t\t.id\t\t= EXYNOS5250_HOST,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n\t{\n\t\t.label\t\t= \"hsic\",\n\t\t.id\t\t= EXYNOS5250_HSIC0,\n\t\t.power_on\t= exynos5250_power_on,\n\t\t.power_off\t= exynos5250_power_off,\n\t},\n};\n\nconst struct samsung_usb2_phy_config exynos5250_usb2_phy_config = {\n\t.has_mode_switch\t= 1,\n\t.num_phys\t\t= ARRAY_SIZE(exynos5250_phys),\n\t.phys\t\t\t= exynos5250_phys,\n\t.rate_to_clk\t\t= exynos5250_rate_to_clk,\n};\n\nconst struct samsung_usb2_phy_config exynos5420_usb2_phy_config = {\n\t.has_mode_switch\t= 1,\n\t.num_phys\t\t= ARRAY_SIZE(exynos5420_phys),\n\t.phys\t\t\t= exynos5420_phys,\n\t.rate_to_clk\t\t= exynos5250_rate_to_clk,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}