From 926e96cc560e0532a795b912478fa21bd974f572 Mon Sep 17 00:00:00 2001
From: Zorro Liu <lyx@rock-chips.com>
Date: Mon, 8 Oct 2018 11:17:09 +0800
Subject: [PATCH] arm64: dts: rockchip: update some configs for rk3399pro-npu

- psci
- usbdrd3
- qos
- cru
- pd
...

Change-Id: I9a5292d0082b165960a97bdaa19bf947cc330e25
Signed-off-by: Zorro Liu <lyx@rock-chips.com>
---
 .../dts/rockchip/rk3399pro-npu-evb-v10.dts    | 34 ----------
 .../boot/dts/rockchip/rk3399pro-npu.dtsi      | 67 +++++++++++--------
 2 files changed, 38 insertions(+), 63 deletions(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399pro-npu-evb-v10.dts b/arch/arm64/boot/dts/rockchip/rk3399pro-npu-evb-v10.dts
index b2e2f12a3006..94939e2edaba 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399pro-npu-evb-v10.dts
+++ b/arch/arm64/boot/dts/rockchip/rk3399pro-npu-evb-v10.dts
@@ -51,24 +51,6 @@
 		regulator-max-microvolt = <1000000>;
 	};
 
-	vcc_1v8: vcc-1v8 {
-		compatible = "regulator-fixed";
-		regulator-name = "vcc_1v8";
-		regulator-always-on;
-		regulator-boot-on;
-		regulator-min-microvolt = <1800000>;
-		regulator-max-microvolt = <1800000>;
-	};
-
-	vcc_3v3: vcc-3v3 {
-		compatible = "regulator-fixed";
-		regulator-name = "vcc_3v3";
-		regulator-always-on;
-		regulator-boot-on;
-		regulator-min-microvolt = <3300000>;
-		regulator-max-microvolt = <3300000>;
-	};
-
 	vcc5v0_sys: vcc5v0-sys {
 		compatible = "regulator-fixed";
 		regulator-name = "vcc5v0_sys";
@@ -109,22 +91,6 @@
 	};
 };
 
-&io_domains {
-	status = "okay";
-
-	vccio0-supply = <&vcc_1v8>;
-	vccio2-supply = <&vcc_1v8>;
-	vccio5-supply = <&vcc_1v8>;
-	vccio6-supply = <&vcc_3v3>;
-};
-
-&pmu_io_domains {
-	status = "okay";
-
-	pmuio1-supply = <&vcc_1v8>;
-	pmuio2-supply = <&vcc_1v8>;
-};
-
 &pinctrl {
 	vsel_gpio: vsel-gpio {
 		rockchip,pins =
diff --git a/arch/arm64/boot/dts/rockchip/rk3399pro-npu.dtsi b/arch/arm64/boot/dts/rockchip/rk3399pro-npu.dtsi
index f8964c6c47ef..b031ba59cc87 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399pro-npu.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399pro-npu.dtsi
@@ -27,6 +27,7 @@
 			device_type = "cpu";
 			compatible = "arm,cortex-a35", "arm,armv8";
 			reg = <0x0 0x0>;
+			enable-method = "psci";
 			clocks = <&cru ARMCLK>;
 		};
 
@@ -34,6 +35,7 @@
 			device_type = "cpu";
 			compatible = "arm,cortex-a35", "arm,armv8";
 			reg = <0x0 0x1>;
+			enable-method = "psci";
 			clocks = <&cru ARMCLK>;
 		};
 	};
@@ -45,6 +47,11 @@
 		interrupt-affinity = <&cpu0>, <&cpu1>;
 	};
 
+	psci {
+		compatible = "arm,psci-1.0";
+		method = "smc";
+	};
+
 	timer {
 		compatible = "arm,armv8-timer";
 		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_LOW>,
@@ -61,7 +68,7 @@
 		#clock-cells = <0>;
 	};
 
-	usbdrd3: usb@fd000000 {
+	usbdrd3: usb {
 		compatible = "rockchip,rk1808-dwc3";
 		clocks = <&cru SCLK_USB3_OTG0_REF>, <&cru ACLK_USB3OTG>,
 			 <&cru SCLK_USB3_OTG0_SUSPEND>;
@@ -76,7 +83,7 @@
 			compatible = "snps,dwc3";
 			reg = <0x0 0xfd000000 0x0 0x200000>;
 			interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
-			dr_mode = "otg";
+			dr_mode = "peripheral";
 			phys = <&u2phy_otg>;
 			phy-names = "usb2-phy";
 			phy_type = "utmi_wide";
@@ -85,6 +92,7 @@
 			snps,dis_u2_susphy_quirk;
 			snps,dis-del-phy-power-chg-quirk;
 			snps,tx-ipgap-linecheck-dis-quirk;
+			power-domains = <&power RK1808_PD_PCIE>;
 			status = "disabled";
 		};
 	};
@@ -94,11 +102,6 @@
 		reg = <0x0 0xfe000000 0x0 0x1000>;
 		#address-cells = <1>;
 		#size-cells = <1>;
-
-		io_domains: io-domains {
-			compatible = "rockchip,rk1808-io-voltage-domain";
-			status = "disabled";
-		};
 	};
 
 	usb2phy_grf: syscon@fe010000 {
@@ -143,11 +146,6 @@
 		reg = <0x0 0xfe020000 0x0 0x1000>;
 		#address-cells = <1>;
 		#size-cells = <1>;
-
-		pmu_io_domains: io-domains {
-			compatible = "rockchip,rk1808-pmu-io-voltage-domain";
-			status = "disabled";
-		};
 	};
 
 	qos_npu: qos@fe850000 {
@@ -175,12 +173,12 @@
 		reg = <0x0 0xfe8a0100 0x0 0x20>;
 	};
 
-	qos_vip: qos@fe8a0180 {
+	qos_cif: qos@fe8a0180 {
 		compatible = "syscon";
 		reg = <0x0 0xfe8a0180 0x0 0x20>;
 	};
 
-	qos_vop_dma: qos@fe8b0000 {
+	qos_vop_raw: qos@fe8b0000 {
 		compatible = "syscon";
 		reg = <0x0 0xfe8b0000 0x0 0x20>;
 	};
@@ -190,9 +188,9 @@
 		reg = <0x0 0xfe8b0080 0x0 0x20>;
 	};
 
-	qos_vpu: qos@fe8cc000 {
+	qos_vpu: qos@fe8c0000 {
 		compatible = "syscon";
-		reg = <0x0 0xfe8c000 0x0 0x20>;
+		reg = <0x0 0xfe8c0000 0x0 0x20>;
 	};
 
 	gic: interrupt-controller@ff100000 {
@@ -230,8 +228,8 @@
 			<&cru HSCLK_BUS_PRE>, <&cru MSCLK_BUS_PRE>,
 			<&cru LSCLK_BUS_PRE>;
 		assigned-clock-rates =
-			<1200000000>, <1000000000>,
-			<416000000>, <816000000>,
+			<1188000000>, <1000000000>,
+			<200000000>, <816000000>,
 			<200000000>, <100000000>,
 			<300000000>, <200000000>,
 			<100000000>;
@@ -262,7 +260,7 @@
 			#power-domain-cells = <1>;
 			#address-cells = <1>;
 			#size-cells = <0>;
-			status = "disabled";
+			status = "okay";
 
 			/* These power domains are grouped by VD_NPU */
 			pd_npu@RK1808_VD_NPU {
@@ -282,7 +280,13 @@
 					 <&cru ACLK_PCIE_MST>,
 					 <&cru ACLK_PCIE_SLV>,
 					 <&cru PCLK_PCIE>,
-					 <&cru SCLK_PCIE_AUX>;
+					 <&cru SCLK_PCIE_AUX>,
+					 <&cru SCLK_PCIE_AUX>,
+					 <&cru ACLK_USB3OTG>,
+					 <&cru HCLK_HOST>,
+					 <&cru HCLK_HOST_ARB>,
+					 <&cru SCLK_USB3_OTG0_REF>,
+					 <&cru SCLK_USB3_OTG0_SUSPEND>;
 				pm_qos = <&qos_pcie>;
 			};
 			pd_vpu@RK1808_PD_VPU {
@@ -311,8 +315,8 @@
 					 <&cru DCLK_VOPRAW>,
 					 <&cru DCLK_VOPLITE>;
 				pm_qos = <&qos_rga_rd>, <&qos_rga_wr>,
-					 <&qos_isp>, <&qos_vip>,
-					 <&qos_vop_dma>, <&qos_vop_lite>;
+					 <&qos_isp>, <&qos_cif>,
+					 <&qos_vop_raw>, <&qos_vop_lite>;
 			};
 		};
 	};
@@ -349,7 +353,6 @@
 		reg-shift = <2>;
 		reg-io-width = <4>;
 		dmas = <&dmac 4>, <&dmac 5>;
-		dma-names = "tx", "rx";
 		pinctrl-names = "default";
 		pinctrl-0 = <&uart2m0_xfer>;
 		status = "disabled";
@@ -369,6 +372,7 @@
 		clocks =  <&cru SCLK_NPU>, <&cru HCLK_NPU>;
 		clock-names = "sclk_npu", "hclk_npu";
 		interrupts = <GIC_SPI 43 IRQ_TYPE_LEVEL_HIGH>;
+		power-domains = <&power RK1808_VD_NPU>;
 		status = "disabled";
 	};
 
@@ -448,6 +452,11 @@
 			bias-disable;
 		};
 
+		pcfg_pull_up_2ma: pcfg-pull-up-2ma {
+			bias-pull-up;
+			drive-strength = <2>;
+		};
+
 		pcfg_pull_none_smt: pcfg-pull-none-smt {
 			bias-disable;
 			input-schmitt-enable;
@@ -489,25 +498,25 @@
 			uart2m0_xfer: uart2m0-xfer {
 				rockchip,pins =
 					/* uart2_rxm0 */
-					<4 RK_PA3 2 &pcfg_pull_none>,
+					<4 RK_PA3 2 &pcfg_pull_up_2ma>,
 					/* uart2_txm0 */
-					<4 RK_PA2 2 &pcfg_pull_none>;
+					<4 RK_PA2 2 &pcfg_pull_up_2ma>;
 			};
 
 			uart2m1_xfer: uart2m1-xfer {
 				rockchip,pins =
 					/* uart2_rxm1 */
-					<2 RK_PD1 2 &pcfg_pull_none>,
+					<2 RK_PD1 2 &pcfg_pull_up_2ma>,
 					/* uart2_txm1 */
-					<2 RK_PD0 2 &pcfg_pull_none>;
+					<2 RK_PD0 2 &pcfg_pull_up_2ma>;
 			};
 
 			uart2m2_xfer: uart2m2-xfer {
 				rockchip,pins =
 					/* uart2_rxm2 */
-					<3 RK_PA4 2 &pcfg_pull_none>,
+					<3 RK_PA4 2 &pcfg_pull_up_2ma>,
 					/* uart2_txm2 */
-					<3 RK_PA3 2 &pcfg_pull_none>;
+					<3 RK_PA3 2 &pcfg_pull_up_2ma>;
 			};
 		};
 
-- 
2.35.3

