// Seed: 1449498555
module module_0;
  tri0 id_2, id_3, id_4, id_5;
  assign id_3 = 1 !=? !id_2;
  reg id_6;
  assign module_1.id_1 = 0;
  always @(posedge 1'h0) id_6 = #1 id_1;
  reg  id_7 = id_6;
  wire id_8;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wire id_2,
    output tri0 id_3
);
  assign id_1 = id_2;
  always @(id_0, id_0 or posedge 1'b0 or posedge 1) id_1 = ~id_0;
  module_0 modCall_1 ();
  wire id_5;
endmodule
