<stg><name>max_pool1_layer</name>


<trans_list>

<trans id="71" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="2" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="87" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="88" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="90" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="91" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="21" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_features, void @empty_22, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 2, i32 2, i32 16, i32 16, void @empty_26, void @empty_26, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:3 %readreq_ln9 = readreq void @_ssdm_op_ReadReq, i32 %in_features, i32 2

]]></Node>
<StgValue><ssdm name="readreq_ln9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:4 %writereq_ln10 = writereq void @_ssdm_op_WriteReq, i32 %out_features, i32 2

]]></Node>
<StgValue><ssdm name="writereq_ln10"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln12 = store i5 0, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:6 %br_ln12 = br void %loop_over_rows

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
loop_over_rows:0 %f_2 = load i5 %f

]]></Node>
<StgValue><ssdm name="f_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows:1 %icmp_ln12 = icmp_ult  i5 %f_2, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
loop_over_rows:2 %br_ln12 = br i1 %icmp_ln12, void %for.end57, void %loop_over_rows.split

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
loop_over_rows.split:3 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows, i5 %f_2, i32 %in_features, i5 %f_2, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows.split:22 %add_ln12_8 = add i5 %f_2, i5 10

]]></Node>
<StgValue><ssdm name="add_ln12_8"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
loop_over_rows.split:23 %store_ln12 = store i5 %add_ln12_8, i5 %f

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="36" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
loop_over_rows.split:3 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows, i5 %f_2, i32 %in_features, i5 %f_2, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="5">
<![CDATA[
loop_over_rows.split:0 %trunc_ln12 = trunc i5 %f_2

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_over_rows.split:4 %or_ln12 = or i4 %trunc_ln12, i4 1

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:5 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows20, i4 %or_ln12, i32 %in_features, i4 %or_ln12, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:5 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows20, i4 %or_ln12, i32 %in_features, i4 %or_ln12, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="41" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_over_rows.split:6 %add_ln12 = add i4 %trunc_ln12, i4 2

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:7 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows21, i4 %add_ln12, i32 %in_features, i4 %add_ln12, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:7 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows21, i4 %add_ln12, i32 %in_features, i4 %add_ln12, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_over_rows.split:8 %add_ln12_1 = add i4 %trunc_ln12, i4 3

]]></Node>
<StgValue><ssdm name="add_ln12_1"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:9 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows22, i4 %add_ln12_1, i32 %in_features, i4 %add_ln12_1, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="46" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:9 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows22, i4 %add_ln12_1, i32 %in_features, i4 %add_ln12_1, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="47" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_over_rows.split:10 %add_ln12_2 = add i4 %trunc_ln12, i4 4

]]></Node>
<StgValue><ssdm name="add_ln12_2"/></StgValue>
</operation>

<operation id="48" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:11 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows23, i4 %add_ln12_2, i32 %in_features, i4 %add_ln12_2, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="49" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:11 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows23, i4 %add_ln12_2, i32 %in_features, i4 %add_ln12_2, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="50" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
loop_over_rows.split:12 %add_ln12_3 = add i4 %trunc_ln12, i4 5

]]></Node>
<StgValue><ssdm name="add_ln12_3"/></StgValue>
</operation>

<operation id="51" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:13 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows24, i4 %add_ln12_3, i32 %in_features, i4 %add_ln12_3, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="52" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32" op_3_bw="4" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:13 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows24, i4 %add_ln12_3, i32 %in_features, i4 %add_ln12_3, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="53" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows.split:14 %add_ln12_4 = add i5 %f_2, i5 6

]]></Node>
<StgValue><ssdm name="add_ln12_4"/></StgValue>
</operation>

<operation id="54" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:15 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows25, i5 %add_ln12_4, i32 %in_features, i5 %add_ln12_4, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="55" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:15 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows25, i5 %add_ln12_4, i32 %in_features, i5 %add_ln12_4, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="56" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows.split:16 %add_ln12_5 = add i5 %f_2, i5 7

]]></Node>
<StgValue><ssdm name="add_ln12_5"/></StgValue>
</operation>

<operation id="57" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:17 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows26, i5 %add_ln12_5, i32 %in_features, i5 %add_ln12_5, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="58" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:17 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows26, i5 %add_ln12_5, i32 %in_features, i5 %add_ln12_5, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="59" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows.split:18 %add_ln12_6 = add i5 %f_2, i5 8

]]></Node>
<StgValue><ssdm name="add_ln12_6"/></StgValue>
</operation>

<operation id="60" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:19 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows27, i5 %add_ln12_6, i32 %in_features, i5 %add_ln12_6, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="61" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:19 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows27, i5 %add_ln12_6, i32 %in_features, i5 %add_ln12_6, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="62" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
loop_over_rows.split:20 %add_ln12_7 = add i5 %f_2, i5 9

]]></Node>
<StgValue><ssdm name="add_ln12_7"/></StgValue>
</operation>

<operation id="63" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:21 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows28, i5 %add_ln12_7, i32 %in_features, i5 %add_ln12_7, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="64" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
loop_over_rows.split:1 %speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln12"/></StgValue>
</operation>

<operation id="65" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
loop_over_rows.split:2 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="66" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="5" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0">
<![CDATA[
loop_over_rows.split:21 %call_ln12 = call void @max_pool1_layer_Pipeline_loop_over_rows28, i5 %add_ln12_7, i32 %in_features, i5 %add_ln12_7, i32 %out_features

]]></Node>
<StgValue><ssdm name="call_ln12"/></StgValue>
</operation>

<operation id="67" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
loop_over_rows.split:24 %br_ln12 = br void %loop_over_rows

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="68" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end57:0 %write_ln35 = write void @_ssdm_op_Write, i32 %out_features, i32 2

]]></Node>
<StgValue><ssdm name="write_ln35"/></StgValue>
</operation>

<operation id="69" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
for.end57:1 %read_ln35 = read void @_ssdm_op_Read, i32 %in_features, i32 2

]]></Node>
<StgValue><ssdm name="read_ln35"/></StgValue>
</operation>

<operation id="70" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0">
<![CDATA[
for.end57:2 %ret_ln35 = ret

]]></Node>
<StgValue><ssdm name="ret_ln35"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
