#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Dec 21 18:32:01 2022
# Process ID: 25840
# Current directory: C:/Users/cheny/Desktop/CS207/project_wm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10008 C:\Users\cheny\Desktop\CS207\project_wm\project_wm.xpr
# Log file: C:/Users/cheny/Desktop/CS207/project_wm/vivado.log
# Journal file: C:/Users/cheny/Desktop/CS207/project_wm\vivado.jou
#-----------------------------------------------------------sstart_guiopen_project C:/Users/cheny/Desktop/CS207/project_wm/project_wm.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/full_add1.v'.
CCRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg'.SScanning sources...FFinished scanning sourcesINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 755.164 ; gain = 41.344
eupdaINFO: [Common 17-206] Exiting Vivadoupdate_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim/xsim.dir/step_fsm_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 23 07:51:57 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 97
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 830.477 ; gain = 18.703
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 842.391 ; gain = 0.082
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 844.383 ; gain = 1.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 98
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 849.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 926.969 ; gain = 2.559
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'step_fsm_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_fsm_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/mode_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_light
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/setting.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/Washing_machine/Washing_machine.srcs/sources_1/new/step_fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/subn.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subn
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_fsm_sim
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto bead60d96be4494c8b5c8f32bbf8b6a6 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot step_fsm_sim_behav xil_defaultlib.step_fsm_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mode_light
Compiling module xil_defaultlib.subn
Compiling module xil_defaultlib.setting
Compiling module xil_defaultlib.step_fsm
Compiling module xil_defaultlib.step_fsm_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_fsm_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:C:/Users/cheny/Desktop/CS207/project_wm/step_fsm_sim_behav_1215.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_fsm_sim_behav -key {Behavioral:sim_1:Functional:step_fsm_sim} -tclbatch {step_fsm_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source step_fsm_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 2000ns
$finish called at time : 1210 ns : File "C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sim_1/new/step_fsm_sim.v" Line 99
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_fsm_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 2000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 928.777 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 08:56:29 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 08:57:52 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 08:59:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 09:06:14 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 09:11:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 09:13:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 09:15:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 09:19:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 09:30:47 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 09:32:27 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 09:34:45 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 09:56:46 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 09:59:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 10:00:36 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_run impl_1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
open_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1615.277 ; gain = 65.043
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 10:03:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 10:04:37 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 10:06:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 10:09:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 10:10:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 10:12:28 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 10:16:17 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 10:17:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 10:19:11 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 10:30:37 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 10:31:47 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 10:33:58 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_hw: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1616.273 ; gain = 0.000
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Administrator.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Administrator.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 14:23:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 14:24:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 14:25:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/set_light.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/set_light.v
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


update_compile_order -fileset sources_1
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 14:32:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 14:32:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 14:33:33 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 14:40:16 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 14:40:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 14:41:56 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Parsing XDC File [C:/Users/cheny/Desktop/CS207/project_wm/.Xil/Vivado-25840-DESKTOP-G2ORSD1/dcp23/step_fsm.xdc]
Finished Parsing XDC File [C:/Users/cheny/Desktop/CS207/project_wm/.Xil/Vivado-25840-DESKTOP-G2ORSD1/dcp23/step_fsm.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1875.301 ; gain = 0.891
INFO: [Common 17-344] 'open_run' was cancelled
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/bin_dec.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/bin_dec.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:08:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:10:09 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:10:41 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:15:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:16:07 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 15:16:48 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:19:12 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 15:19:50 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:20:39 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 15:21:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 15:22:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:43:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 15:43:42 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 15:44:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 15:56:01 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 15:56:51 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 15:57:54 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 16:00:52 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 16:03:12 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 16:04:40 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

close_hw
launch_runs synth_1 -jobs 4
[Fri Dec 23 16:08:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 16:09:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 16:10:08 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 16:12:56 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 16:13:35 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 16:18:22 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 16:27:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 16:28:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 16:29:05 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 16:41:20 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 16:42:10 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 16:43:09 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/user.v] -no_script -reset -force -quiet
remove_files  C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/user.v
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/ahead_adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/ahead_adder.v
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Score1.v] -no_script -reset -force -quiet
remove_files  C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Score1.v
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v] -no_script -reset -force -quiet
remove_files  C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/counter.v
add_files -fileset constrs_1 -norecurse C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/constrs_1/new/WM.xdc
add_files -norecurse C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Main.v
update_compile_order -fileset sources_1
add_files -norecurse {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/display_time.v C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/timer.v C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/get_time.v C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/alert.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/constrs_1/new/WM.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/constrs_1/new/WM.xdc
add_files -norecurse {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/display_time.v C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Main.v}
WARNING: [filemgmt 56-12] File 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/display_time.v' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [filemgmt 56-12] File 'C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/Main.v' cannot be added to the project because it already exists in the project, skipping this file
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 19:48:03 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 19:49:35 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 19:50:11 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 19:51:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 19:55:42 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 19:56:30 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Dec 23 20:02:13 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
[Fri Dec 23 20:02:13 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 20:29:48 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 20:33:30 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 20:35:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 20:36:49 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 20:38:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Dec 23 20:39:38 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
[Fri Dec 23 20:39:38 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 20:41:32 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close [ open C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/divide.v w ]
add_files C:/Users/cheny/Desktop/CS207/project_wm/project_wm.srcs/sources_1/new/divide.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Dec 23 21:15:24 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
[Fri Dec 23 21:15:24 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs synth_1 -jobs 4
[Fri Dec 23 21:16:21 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Dec 23 21:17:17 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 21:18:31 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.4
  **** Build date : Dec 15 2017-21:08:27
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Dec 23 21:25:59 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
[Fri Dec 23 21:25:59 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 21:28:19 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1

launch_runs impl_1 -jobs 4
[Fri Dec 23 21:34:02 2022] Launched synth_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/synth_1/runme.log
[Fri Dec 23 21:34:02 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Dec 23 21:35:41 2022] Launched impl_1...
Run output will be captured here: C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/cheny/Desktop/CS207/project_wm/project_wm.runs/impl_1/step_fsm.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 23 21:44:31 2022...
