{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542997397522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542997397523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 12:23:17 2018 " "Processing started: Fri Nov 23 12:23:17 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542997397523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997397523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997397524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542997397762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542997397762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_2_to_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_2_to_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_2_to_4-function_table " "Found design unit 1: decoder_2_to_4-function_table" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/decoder_2_to_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413469 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_2_to_4 " "Found entity 1: decoder_2_to_4" {  } { { "decoder_2_to_4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/decoder_2_to_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont2-Behavioral " "Found design unit 1: cont2-Behavioral" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/cont2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413470 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont2 " "Found entity 1: cont2" {  } { { "cont2.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/cont2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_freq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_freq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_freq-Behavioral " "Found design unit 1: div_freq-Behavioral" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/div_freq.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413471 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_freq " "Found entity 1: div_freq" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/div_freq.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica2 " "Found entity 1: practica2" {  } { { "practica2.bdf" "" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4_to_1-function_table " "Found design unit 1: mux_4_to_1-function_table" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_4_to_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413472 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4_to_1 " "Found entity 1: mux_4_to_1" {  } { { "mux_4_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_4_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_7_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_to_7_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7_segment-led_table " "Found design unit 1: bcd_to_7_segment-led_table" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/bcd_to_7_segment.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413473 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7_segment " "Found entity 1: bcd_to_7_segment" {  } { { "bcd_to_7_segment.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/bcd_to_7_segment.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica3-bdf_type " "Found design unit 1: practica3-bdf_type" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica3.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413474 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica3 " "Found entity 1: practica3" {  } { { "practica3.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica3.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arithmetic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arithmetic_circuit-table " "Found design unit 1: arithmetic_circuit-table" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/arithmetic_circuit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413474 ""} { "Info" "ISGN_ENTITY_NAME" "1 arithmetic_circuit " "Found entity 1: arithmetic_circuit" {  } { { "arithmetic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/arithmetic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd-logic " "Found design unit 1: binary_to_bcd-logic" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413475 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binary_to_bcd_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_bcd_digit-logic " "Found design unit 1: binary_to_bcd_digit-logic" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd_digit.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413476 ""} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd_digit " "Found entity 1: binary_to_bcd_digit" {  } { { "binary_to_bcd_digit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/binary_to_bcd_digit.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logic_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_circuit-table " "Found design unit 1: logic_circuit-table" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/logic_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413476 ""} { "Info" "ISGN_ENTITY_NAME" "1 logic_circuit " "Found entity 1: logic_circuit" {  } { { "logic_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/logic_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shifter_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter_circuit-table " "Found design unit 1: shifter_circuit-table" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/shifter_circuit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413477 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter_circuit " "Found entity 1: shifter_circuit" {  } { { "shifter_circuit.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/shifter_circuit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1-function_table " "Found design unit 1: mux_2_to_1-function_table" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_2_to_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413478 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1 " "Found entity 1: mux_2_to_1" {  } { { "mux_2_to_1.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/mux_2_to_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-function_table " "Found design unit 1: zero_detect-function_table" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_detect.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413478 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "zero_detect.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_detect.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica4-bdf_type " "Found design unit 1: practica4-bdf_type" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413479 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registry_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registry_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registry_file-table " "Found design unit 1: registry_file-table" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413480 ""} { "Info" "ISGN_ENTITY_NAME" "1 registry_file " "Found entity 1: registry_file" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica5-bdf_type " "Found design unit 1: practica5-bdf_type" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica5.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413481 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica5 " "Found entity 1: practica5" {  } { { "practica5.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-table " "Found design unit 1: ram-table" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/ram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413481 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica6-bdf_type " "Found design unit 1: practica6-bdf_type" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica6.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413482 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica6 " "Found entity 1: practica6" {  } { { "practica6.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica6.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file branch_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 branch_control-function_table " "Found design unit 1: branch_control-function_table" {  } { { "branch_control.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/branch_control.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413483 ""} { "Info" "ISGN_ENTITY_NAME" "1 branch_control " "Found entity 1: branch_control" {  } { { "branch_control.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/branch_control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_fill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_fill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_fill-function_table " "Found design unit 1: zero_fill-function_table" {  } { { "zero_fill.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_fill.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413483 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_fill " "Found entity 1: zero_fill" {  } { { "zero_fill.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/zero_fill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend-function_table " "Found design unit 1: extend-function_table" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/extend.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413484 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/extend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-table " "Found design unit 1: program_counter-table" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/program_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413485 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/program_counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_decoder-function_table " "Found design unit 1: instruction_decoder-function_table" {  } { { "instruction_decoder.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_decoder.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413486 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-flujo1 " "Found design unit 1: instruction_memory-flujo1" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413486 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_final.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica_final.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 practica_final-bdf_type " "Found design unit 1: practica_final-bdf_type" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413488 ""} { "Info" "ISGN_ENTITY_NAME" "1 practica_final " "Found entity 1: practica_final" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542997413488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997413488 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica_final " "Elaborating entity \"practica_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542997413560 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BTW practica_final.vhd(159) " "VHDL Signal Declaration warning at practica_final.vhd(159): used explicit default value for signal \"BTW\" because signal was never assigned a value" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 159 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542997413562 "|practica_final"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BTR practica_final.vhd(160) " "VHDL Signal Declaration warning at practica_final.vhd(160): used explicit default value for signal \"BTR\" because signal was never assigned a value" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 160 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542997413562 "|practica_final"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADO practica_final.vhd(169) " "VHDL Signal Declaration warning at practica_final.vhd(169): used implicit default value for signal \"ADO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542997413562 "|practica_final"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "COUT practica_final.vhd(189) " "Verilog HDL or VHDL warning at practica_final.vhd(189): object \"COUT\" assigned a value but never read" {  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413562 "|practica_final"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:b2v_inst_instruction_decoder " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:b2v_inst_instruction_decoder\"" {  } { { "practica_final.vhd" "b2v_inst_instruction_decoder" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_control branch_control:b2v_inst_branch_control " "Elaborating entity \"branch_control\" for hierarchy \"branch_control:b2v_inst_branch_control\"" {  } { { "practica_final.vhd" "b2v_inst_branch_control" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:b2v_inst_program_counter " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:b2v_inst_program_counter\"" {  } { { "practica_final.vhd" "b2v_inst_program_counter" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413566 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count program_counter.vhd(41) " "VHDL Process Statement warning at program_counter.vhd(41): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "program_counter.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/program_counter.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413567 "|program_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:b2v_inst_instruction_memory " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:b2v_inst_instruction_memory\"" {  } { { "practica_final.vhd" "b2v_inst_instruction_memory" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413567 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 instruction_memory.vhd(16) " "Verilog HDL or VHDL warning at instruction_memory.vhd(16): object \"R0\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 instruction_memory.vhd(17) " "Verilog HDL or VHDL warning at instruction_memory.vhd(17): object \"R1\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 instruction_memory.vhd(18) " "Verilog HDL or VHDL warning at instruction_memory.vhd(18): object \"R2\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 instruction_memory.vhd(19) " "Verilog HDL or VHDL warning at instruction_memory.vhd(19): object \"R3\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 instruction_memory.vhd(20) " "Verilog HDL or VHDL warning at instruction_memory.vhd(20): object \"R4\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 instruction_memory.vhd(21) " "Verilog HDL or VHDL warning at instruction_memory.vhd(21): object \"R5\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 instruction_memory.vhd(22) " "Verilog HDL or VHDL warning at instruction_memory.vhd(22): object \"R6\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 instruction_memory.vhd(23) " "Verilog HDL or VHDL warning at instruction_memory.vhd(23): object \"R7\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVA instruction_memory.vhd(24) " "Verilog HDL or VHDL warning at instruction_memory.vhd(24): object \"MOVA\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INC instruction_memory.vhd(25) " "Verilog HDL or VHDL warning at instruction_memory.vhd(25): object \"INC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SUB instruction_memory.vhd(27) " "Verilog HDL or VHDL warning at instruction_memory.vhd(27): object \"SUB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413568 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DEC instruction_memory.vhd(28) " "Verilog HDL or VHDL warning at instruction_memory.vhd(28): object \"DEC\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ANDD instruction_memory.vhd(29) " "Verilog HDL or VHDL warning at instruction_memory.vhd(29): object \"ANDD\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MOVB instruction_memory.vhd(33) " "Verilog HDL or VHDL warning at instruction_memory.vhd(33): object \"MOVB\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SHR instruction_memory.vhd(34) " "Verilog HDL or VHDL warning at instruction_memory.vhd(34): object \"SHR\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADI instruction_memory.vhd(37) " "Verilog HDL or VHDL warning at instruction_memory.vhd(37): object \"ADI\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ST instruction_memory.vhd(39) " "Verilog HDL or VHDL warning at instruction_memory.vhd(39): object \"ST\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRZ instruction_memory.vhd(40) " "Verilog HDL or VHDL warning at instruction_memory.vhd(40): object \"BRZ\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "BRN instruction_memory.vhd(41) " "Verilog HDL or VHDL warning at instruction_memory.vhd(41): object \"BRN\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "JMP instruction_memory.vhd(42) " "Verilog HDL or VHDL warning at instruction_memory.vhd(42): object \"JMP\" assigned a value but never read" {  } { { "instruction_memory.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/instruction_memory.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 "|instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_fill zero_fill:b2v_inst_zero_fill " "Elaborating entity \"zero_fill\" for hierarchy \"zero_fill:b2v_inst_zero_fill\"" {  } { { "practica_final.vhd" "b2v_inst_zero_fill" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_inst_extend " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_inst_extend\"" {  } { { "practica_final.vhd" "b2v_inst_extend" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registry_file registry_file:b2v_inst_registry_file " "Elaborating entity \"registry_file\" for hierarchy \"registry_file:b2v_inst_registry_file\"" {  } { { "practica_final.vhd" "b2v_inst_registry_file" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413571 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(39) " "VHDL Process Statement warning at registry_file.vhd(39): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AA registry_file.vhd(39) " "VHDL Process Statement warning at registry_file.vhd(39): signal \"AA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(40) " "VHDL Process Statement warning at registry_file.vhd(40): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BA registry_file.vhd(40) " "VHDL Process Statement warning at registry_file.vhd(40): signal \"BA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers registry_file.vhd(41) " "VHDL Process Statement warning at registry_file.vhd(41): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DIPA registry_file.vhd(41) " "VHDL Process Statement warning at registry_file.vhd(41): signal \"DIPA\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "registry_file.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/registry_file.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413573 "|practica_final|registry_file:b2v_inst_registry_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica2 practica2:b2v_inst_practica2 " "Elaborating entity \"practica2\" for hierarchy \"practica2:b2v_inst_practica2\"" {  } { { "practica_final.vhd" "b2v_inst_practica2" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2_to_4 practica2:b2v_inst_practica2\|decoder_2_to_4:inst4 " "Elaborating entity \"decoder_2_to_4\" for hierarchy \"practica2:b2v_inst_practica2\|decoder_2_to_4:inst4\"" {  } { { "practica2.bdf" "inst4" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { { 360 312 448 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont2 practica2:b2v_inst_practica2\|cont2:inst3 " "Elaborating entity \"cont2\" for hierarchy \"practica2:b2v_inst_practica2\|cont2:inst3\"" {  } { { "practica2.bdf" "inst3" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { { 216 128 280 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_freq practica2:b2v_inst_practica2\|div_freq:inst2 " "Elaborating entity \"div_freq\" for hierarchy \"practica2:b2v_inst_practica2\|div_freq:inst2\"" {  } { { "practica2.bdf" "inst2" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { { 216 -96 56 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7_segment practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5 " "Elaborating entity \"bcd_to_7_segment\" for hierarchy \"practica2:b2v_inst_practica2\|bcd_to_7_segment:inst5\"" {  } { { "practica2.bdf" "inst5" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { { 176 592 736 352 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4_to_1 practica2:b2v_inst_practica2\|mux_4_to_1:inst " "Elaborating entity \"mux_4_to_1\" for hierarchy \"practica2:b2v_inst_practica2\|mux_4_to_1:inst\"" {  } { { "practica2.bdf" "inst" { Schematic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica2.bdf" { { 176 392 552 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1 mux_2_to_1:b2v_inst_muxb " "Elaborating entity \"mux_2_to_1\" for hierarchy \"mux_2_to_1:b2v_inst_muxb\"" {  } { { "practica_final.vhd" "b2v_inst_muxb" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "practica4 practica4:b2v_inst_practica4 " "Elaborating entity \"practica4\" for hierarchy \"practica4:b2v_inst_practica4\"" {  } { { "practica_final.vhd" "b2v_inst_practica4" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arithmetic_circuit practica4:b2v_inst_practica4\|arithmetic_circuit:b2v_instac_a " "Elaborating entity \"arithmetic_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|arithmetic_circuit:b2v_instac_a\"" {  } { { "practica4.vhd" "b2v_instac_a" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_circuit practica4:b2v_inst_practica4\|logic_circuit:b2v_instac_l " "Elaborating entity \"logic_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|logic_circuit:b2v_instac_l\"" {  } { { "practica4.vhd" "b2v_instac_l" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter_circuit practica4:b2v_inst_practica4\|shifter_circuit:b2v_instac_s " "Elaborating entity \"shifter_circuit\" for hierarchy \"practica4:b2v_inst_practica4\|shifter_circuit:b2v_instac_s\"" {  } { { "practica4.vhd" "b2v_instac_s" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_detect practica4:b2v_inst_practica4\|zero_detect:b2v_instac_zero " "Elaborating entity \"zero_detect\" for hierarchy \"practica4:b2v_inst_practica4\|zero_detect:b2v_instac_zero\"" {  } { { "practica4.vhd" "b2v_instac_zero" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica4.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:b2v_inst_ram " "Elaborating entity \"ram\" for hierarchy \"ram:b2v_inst_ram\"" {  } { { "practica_final.vhd" "b2v_inst_ram" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997413588 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "registers ram.vhd(45) " "VHDL Process Statement warning at ram.vhd(45): signal \"registers\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/ram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413641 "|practica_final|ram:b2v_inst_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADDRESS ram.vhd(45) " "VHDL Process Statement warning at ram.vhd(45): signal \"ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ram.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/ram.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542997413641 "|practica_final|ram:b2v_inst_ram"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542997418591 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2048 " "2048 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542997420194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542997420415 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542997420415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "700 " "Implemented 700 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542997420605 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542997420605 ""} { "Info" "ICUT_CUT_TM_LCELLS" "667 " "Implemented 667 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542997420605 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542997420605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542997420631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 12:23:40 2018 " "Processing ended: Fri Nov 23 12:23:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542997420631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542997420631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542997420631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542997420631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1542997421792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542997421793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 12:23:41 2018 " "Processing started: Fri Nov 23 12:23:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542997421793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1542997421793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1542997421793 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1542997421843 ""}
{ "Info" "0" "" "Project  = practica2" {  } {  } 0 0 "Project  = practica2" 0 0 "Fitter" 0 0 1542997421844 ""}
{ "Info" "0" "" "Revision = practica2" {  } {  } 0 0 "Revision = practica2" 0 0 "Fitter" 0 0 1542997421844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1542997421922 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1542997421922 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "practica2 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"practica2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1542997421931 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542997422000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1542997422000 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1542997422189 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1542997422195 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542997422278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542997422278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1542997422278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1542997422278 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 992 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542997422285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 994 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542997422285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 996 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542997422285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 998 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542997422285 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/opt/altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 1000 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1542997422285 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1542997422285 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1542997422288 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica2.sdc " "Synopsys Design Constraints File file not found: 'practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1542997422993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1542997422994 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1542997423003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1542997423004 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1542997423004 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clk~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542997423142 ""}  } { { "practica_final.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/practica_final.vhd" 9 0 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542997423142 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "Automatically promoted node practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1542997423142 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "practica2:b2v_inst_practica2\|div_freq:inst2\|temporal~0 " "Destination node practica2:b2v_inst_practica2\|div_freq:inst2\|temporal~0" {  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/div_freq.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1542997423142 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1542997423142 ""}  } { { "div_freq.vhd" "" { Text "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/div_freq.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1542997423142 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1542997423415 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542997423416 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1542997423417 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542997423419 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1542997423421 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1542997423423 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1542997423423 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1542997423424 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1542997423425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1542997423426 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1542997423426 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542997423497 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1542997423503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1542997424544 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542997424710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1542997424733 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1542997426746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542997426746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1542997427076 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1542997428674 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1542997428674 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1542997431607 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1542997431607 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542997431609 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1542997431766 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542997431778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542997432100 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1542997432101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1542997432385 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1542997432893 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/output_files/practica2.fit.smsg " "Generated suppressed messages file /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/output_files/practica2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1542997433287 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1190 " "Peak virtual memory: 1190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542997433689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 12:23:53 2018 " "Processing ended: Fri Nov 23 12:23:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542997433689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542997433689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542997433689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1542997433689 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1542997435010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542997435011 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 12:23:54 2018 " "Processing started: Fri Nov 23 12:23:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542997435011 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1542997435011 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1542997435011 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1542997435274 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1542997436070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1542997436103 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "825 " "Peak virtual memory: 825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542997436219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 12:23:56 2018 " "Processing ended: Fri Nov 23 12:23:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542997436219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542997436219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542997436219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1542997436219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1542997436370 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1542997437305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542997437306 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 12:23:56 2018 " "Processing started: Fri Nov 23 12:23:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542997437306 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437306 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta practica2 -c practica2 " "Command: quartus_sta practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1542997437360 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437494 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437494 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437572 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437572 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "practica2.sdc " "Synopsys Design Constraints File file not found: 'practica2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437861 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437861 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542997437865 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name practica2:b2v_inst_practica2\|div_freq:inst2\|temporal practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " "create_clock -period 1.000 -name practica2:b2v_inst_practica2\|div_freq:inst2\|temporal practica2:b2v_inst_practica2\|div_freq:inst2\|temporal" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1542997437865 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437865 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437869 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1542997437870 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542997437878 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542997437944 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.396 " "Worst-case setup slack is -10.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.396           -1339.681 clk  " "  -10.396           -1339.681 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437945 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437945 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.358               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.555               0.000 clk  " "    0.555               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437948 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437949 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.000 clk  " "   -3.000            -173.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997437951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997437951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542997438008 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438040 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438576 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542997438660 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438660 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.323 " "Worst-case setup slack is -9.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.323           -1194.286 clk  " "   -9.323           -1194.286 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.267               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.267               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.311               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499               0.000 clk  " "    0.499               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438666 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438667 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -173.000 clk  " "   -3.000            -173.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438668 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438668 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438668 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1542997438735 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1542997438839 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.506 " "Worst-case setup slack is -5.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.506            -691.396 clk  " "   -5.506            -691.396 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.546               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "    0.188               0.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.296               0.000 clk  " "    0.296               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438846 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438848 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -185.104 clk  " "   -3.000            -185.104 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal  " "   -1.000              -2.000 practica2:b2v_inst_practica2\|div_freq:inst2\|temporal " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1542997438852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997438852 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997439321 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997439326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "843 " "Peak virtual memory: 843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542997439381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 12:23:59 2018 " "Processing ended: Fri Nov 23 12:23:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542997439381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542997439381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542997439381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997439381 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1542997440657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542997440659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 12:24:00 2018 " "Processing started: Fri Nov 23 12:24:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542997440659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542997440659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off practica2 -c practica2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off practica2 -c practica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1542997440659 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1542997440962 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_85c_slow.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_85c_slow.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441262 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_0c_slow.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_0c_slow.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441399 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_min_1200mv_0c_fast.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_min_1200mv_0c_fast.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441532 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2.vo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2.vo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_85c_v_slow.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_85c_v_slow.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441762 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_6_1200mv_0c_v_slow.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_6_1200mv_0c_v_slow.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441845 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_min_1200mv_0c_v_fast.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_min_1200mv_0c_v_fast.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997441928 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "practica2_v.sdo /home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/ simulation " "Generated file practica2_v.sdo in folder \"/home/local/ITAM/esotomayg/Documents/Logic_Circuits/practica7/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1542997442012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1069 " "Peak virtual memory: 1069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542997442054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 12:24:02 2018 " "Processing ended: Fri Nov 23 12:24:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542997442054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542997442054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542997442054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542997442054 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 45 s " "Quartus Prime Full Compilation was successful. 0 errors, 45 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1542997442217 ""}
