/* Generated by Yosys 0.16+65 (git sha1 051517d61, gcc 9.1.0 -fPIC -Os) */

module atahost_top(wb_clk_i, arst_i, wb_rst_i, wb_cyc_i, wb_stb_i, wb_ack_o, wb_err_o, wb_we_i, wb_inta_o, resetn_pad_o, dd_padoe_o, cs0n_pad_o, cs1n_pad_o, diorn_pad_o, diown_pad_o, iordy_pad_i, intrq_pad_i, wb_dat_i, wb_dat_o, wb_sel_i, dd_pad_i
, dd_pad_o, da_pad_o, wb_adr_i);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire [9:0] _0380_;
  wire [8:0] _0381_;
  wire [9:0] _0382_;
  wire [8:0] _0383_;
  wire [9:0] _0384_;
  wire [8:0] _0385_;
  wire [9:0] _0386_;
  wire [8:0] _0387_;
  input arst_i;
  wire arst_i;
  output cs0n_pad_o;
  wire cs0n_pad_o;
  output cs1n_pad_o;
  wire cs1n_pad_o;
  output [2:0] da_pad_o;
  wire [2:0] da_pad_o;
  input [15:0] dd_pad_i;
  wire [15:0] dd_pad_i;
  output [15:0] dd_pad_o;
  wire [15:0] dd_pad_o;
  output dd_padoe_o;
  wire dd_padoe_o;
  output diorn_pad_o;
  wire diorn_pad_o;
  output diown_pad_o;
  wire diown_pad_o;
  input intrq_pad_i;
  wire intrq_pad_i;
  input iordy_pad_i;
  wire iordy_pad_i;
  output resetn_pad_o;
  wire resetn_pad_o;
  wire [7:0] \u0.DMA_dev0_Tm ;
  wire [7:0] \u0.DMA_dev1_Td ;
  wire [7:0] \u0.DMA_dev1_Teoc ;
  wire \u0.IDEctrl_FATR1 ;
  wire \u0.PIO_cmdport_IORDYen ;
  wire [7:0] \u0.PIO_cmdport_T1 ;
  wire [7:0] \u0.PIO_cmdport_T2 ;
  wire [7:0] \u0.PIO_cmdport_T4 ;
  wire [7:0] \u0.PIO_cmdport_Teoc ;
  wire [7:0] \u0.PIO_dport0_T1 ;
  wire [7:0] \u0.PIO_dport0_T2 ;
  wire [7:0] \u0.PIO_dport0_T4 ;
  wire [7:0] \u0.PIO_dport0_Teoc ;
  wire [7:0] \u0.PIO_dport1_T1 ;
  wire [7:0] \u0.PIO_dport1_T2 ;
  wire [7:0] \u0.PIO_dport1_T4 ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val ;
  wire \u1.PIO_access_control.PIO_timing_controller.dstrb ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val ;
  wire [7:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi ;
  wire [8:0] \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val ;
  output wb_ack_o;
  wire wb_ack_o;
  input [6:2] wb_adr_i;
  wire [6:2] wb_adr_i;
  input wb_clk_i;
  wire wb_clk_i;
  input wb_cyc_i;
  wire wb_cyc_i;
  input [31:0] wb_dat_i;
  wire [31:0] wb_dat_i;
  output [31:0] wb_dat_o;
  wire [31:0] wb_dat_o;
  output wb_err_o;
  wire wb_err_o;
  output wb_inta_o;
  wire wb_inta_o;
  input wb_rst_i;
  wire wb_rst_i;
  input [3:0] wb_sel_i;
  wire [3:0] wb_sel_i;
  input wb_stb_i;
  wire wb_stb_i;
  input wb_we_i;
  wire wb_we_i;
  assign _0307_ = 8'b00001110 >> { _0164_, _0165_, _0163_ };
  assign _0110_ = 16'b0000110000001010 >> { _0307_, wb_rst_i, _0044_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [4] };
  assign _0111_ = 16'b0000110000001010 >> { _0307_, wb_rst_i, _0045_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [5] };
  assign _0112_ = 16'b0000110000001010 >> { _0307_, wb_rst_i, _0046_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [6] };
  assign _0113_ = 32'd11141315 >> { _0307_, wb_rst_i, _0153_, _0002_, _0047_ };
  assign _0037_ = 16'b0000000011110001 >> { _0075_, _0159_, _0151_, _0003_ };
  assign _0114_ = 32'd65264 >> { wb_rst_i, _0154_, _0037_, _0155_, _0000_ };
  assign _0115_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0056_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [0] };
  assign _0116_ = 16'b0000001100000101 >> { _0037_, wb_rst_i, _0057_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [1] };
  assign _0117_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0058_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [2] };
  assign _0118_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0059_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [3] };
  assign _0119_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0060_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [4] };
  assign _0120_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0061_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [5] };
  assign _0121_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0062_, \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [6] };
  assign _0122_ = 32'd11141315 >> { _0037_, wb_rst_i, _0155_, _0000_, _0063_ };
  assign _0123_ = 32'd65264 >> { wb_rst_i, _0156_, _0037_, _0158_, _0001_ };
  assign _0124_ = 16'b0000001100000101 >> { _0037_, wb_rst_i, _0064_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [0] };
  assign _0125_ = 16'b0000001100000101 >> { _0037_, wb_rst_i, _0065_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [1] };
  assign _0126_ = 16'b0000001100000101 >> { _0037_, wb_rst_i, _0066_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [2] };
  assign _0127_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0067_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [3] };
  assign _0091_ = 4'b0100 >> { wb_dat_i[13], wb_rst_i };
  assign _0308_ = 16'b0001000000000000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[5], wb_adr_i[3] };
  assign _0309_ = 16'b0001000000000000 >> { wb_adr_i[4:2], wb_adr_i[5] };
  assign _0310_ = 32'd458760 >> { wb_adr_i[4], wb_adr_i[5], wb_adr_i[6], wb_adr_i[2], wb_adr_i[3] };
  assign _0311_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [4], _0308_, _0309_, _0287_ };
  assign _0312_ = 16'b0000000100000000 >> { wb_adr_i[4], wb_adr_i[5], wb_adr_i[2], wb_adr_i[3] };
  assign _0313_ = 4'b0001 >> { _0309_, _0308_ };
  assign _0314_ = 16'b0000000000000001 >> { wb_adr_i[2], wb_adr_i[3], wb_adr_i[5:4] };
  assign _0315_ = 16'b0000000100000000 >> { wb_adr_i[3], wb_adr_i[5], wb_adr_i[2], wb_adr_i[4] };
  assign _0316_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0295_, _0238_, _0314_, _0315_, \u0.PIO_cmdport_T1 [4] };
  assign wb_dat_o[4] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0316_, _0313_, _0312_, _0311_, \u0.PIO_dport1_T1 [4], \u0.PIO_dport0_T1 [4] };
  assign _0317_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [3], _0308_, _0309_, _0286_ };
  assign _0318_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0294_, _0314_, _0237_, \u0.PIO_cmdport_T1 [3], _0315_ };
  assign wb_dat_o[3] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0318_, _0313_, _0312_, _0317_, \u0.PIO_dport1_T1 [3], \u0.PIO_dport0_T1 [3] };
  assign _0319_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [2], _0308_, _0309_, _0285_ };
  assign _0320_ = 64'b0000000000000000111111111111111101110111000001110111011100000111 >> { wb_adr_i[6], _0293_, _0202_, _0315_, _0314_, _0236_ };
  assign wb_dat_o[2] = 64'b0011000001010000111100001111000011111111111111111111111111111111 >> { _0320_, _0313_, _0312_, _0319_, _0220_, _0213_ };
  assign _0321_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [1], _0308_, _0309_, _0284_ };
  assign _0322_ = 64'b0000000000000000111111111111111101110111000001110111011100000111 >> { wb_adr_i[6], _0292_, _0201_, _0315_, _0314_, \u0.PIO_cmdport_IORDYen  };
  assign wb_dat_o[1] = 64'b0011000001010000111100001111000011111111111111111111111111111111 >> { _0322_, _0313_, _0312_, _0321_, _0219_, _0212_ };
  assign _0323_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [0], _0308_, _0309_, _0283_ };
  assign _0324_ = 32'd4281536426 >> { wb_adr_i[3:2], wb_inta_o, \u0.PIO_cmdport_T1 [0], _0094_ };
  assign _0325_ = 32'd16776958 >> { wb_adr_i[6], _0291_, _0324_, wb_adr_i[4], wb_adr_i[5] };
  assign wb_dat_o[0] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0325_, _0313_, _0312_, _0323_, \u0.PIO_dport1_T1 [0], \u0.PIO_dport0_T1 [0] };
  assign _0176_ = 4'b0100 >> { wb_dat_i[16], wb_rst_i };
  assign _0326_ = 32'd3138060288 >> { _0310_, _0266_, _0308_, _0309_, \u0.DMA_dev1_Td [0] };
  assign _0327_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0299_, _0241_, _0314_, \u0.PIO_cmdport_T2 [0], _0315_ };
  assign wb_dat_o[8] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0327_, _0313_, _0312_, _0326_, \u0.PIO_dport1_T2 [0], \u0.PIO_dport0_T2 [0] };
  assign _0136_ = 16'b0000111000000000 >> { _0164_, wb_rst_i, _0165_, _0163_ };
  assign _0328_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [6], _0308_, _0309_, _0289_ };
  assign _0329_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0297_, \u0.IDEctrl_FATR1 , _0314_, \u0.PIO_cmdport_T1 [6], _0315_ };
  assign wb_dat_o[6] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0329_, _0313_, _0312_, _0328_, \u0.PIO_dport1_T1 [6], \u0.PIO_dport0_T1 [6] };
  assign _0330_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [5], _0308_, _0309_, _0288_ };
  assign _0331_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0296_, _0239_, _0314_, \u0.PIO_cmdport_T1 [5], _0315_ };
  assign wb_dat_o[5] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0331_, _0313_, _0312_, _0330_, \u0.PIO_dport1_T1 [5], \u0.PIO_dport0_T1 [5] };
  assign _0332_ = 32'd3138060288 >> { _0310_, \u0.DMA_dev0_Tm [7], _0308_, _0309_, _0290_ };
  assign _0333_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0298_, _0314_, _0240_, \u0.PIO_cmdport_T1 [7], _0315_ };
  assign wb_dat_o[7] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0333_, _0313_, _0312_, _0332_, \u0.PIO_dport1_T1 [7], \u0.PIO_dport0_T1 [7] };
  assign _0334_ = 32'd3138060288 >> { _0310_, _0271_, _0308_, _0309_, \u0.DMA_dev1_Td [5] };
  assign _0335_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0304_, _0246_, _0314_, \u0.PIO_cmdport_T2 [5], _0315_ };
  assign wb_dat_o[13] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0335_, _0313_, _0312_, _0334_, \u0.PIO_dport1_T2 [5], \u0.PIO_dport0_T2 [5] };
  assign _0336_ = 32'd3138060288 >> { _0310_, _0270_, _0308_, _0309_, \u0.DMA_dev1_Td [4] };
  assign _0337_ = 64'b0000000000000000111111111111111101110111000001110111011100000111 >> { wb_adr_i[6], _0303_, _0200_, _0315_, _0314_, _0245_ };
  assign wb_dat_o[12] = 64'b0011000001010000111100001111000011111111111111111111111111111111 >> { _0337_, _0313_, _0312_, _0336_, _0218_, _0211_ };
  assign _0338_ = 32'd3138060288 >> { _0310_, _0269_, _0308_, _0309_, \u0.DMA_dev1_Td [3] };
  assign _0339_ = 64'b0000000000000000111111111111111101110111000001110111011100000111 >> { wb_adr_i[6], _0302_, _0199_, _0315_, _0314_, _0244_ };
  assign wb_dat_o[11] = 64'b0011000001010000111100001111000011111111111111111111111111111111 >> { _0339_, _0313_, _0312_, _0338_, _0217_, _0210_ };
  assign _0340_ = 32'd3138060288 >> { _0310_, _0268_, _0308_, _0309_, \u0.DMA_dev1_Td [2] };
  assign _0341_ = 64'b0000000000000000111111111111111101110111000001110111011100000111 >> { wb_adr_i[6], _0301_, _0198_, _0315_, _0314_, _0243_ };
  assign wb_dat_o[10] = 64'b0011000001010000111100001111000011111111111111111111111111111111 >> { _0341_, _0313_, _0312_, _0340_, _0216_, _0209_ };
  assign _0137_ = 64'b0000000000000000000000000000000011111110111111101111111000000000 >> { wb_rst_i, _0158_, _0001_, _0164_, _0165_, _0163_ };
  assign _0342_ = 32'd3138060288 >> { _0310_, _0273_, _0308_, _0309_, \u0.DMA_dev1_Td [7] };
  assign _0343_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0306_, _0248_, _0314_, \u0.PIO_cmdport_T2 [7], _0315_ };
  assign wb_dat_o[15] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0343_, _0313_, _0312_, _0342_, \u0.PIO_dport1_T2 [7], \u0.PIO_dport0_T2 [7] };
  assign _0344_ = 32'd3138060288 >> { _0310_, _0272_, _0308_, _0309_, \u0.DMA_dev1_Td [6] };
  assign _0345_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0305_, _0247_, _0314_, \u0.PIO_cmdport_T2 [6], _0315_ };
  assign wb_dat_o[14] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0345_, _0313_, _0312_, _0344_, \u0.PIO_dport1_T2 [6], \u0.PIO_dport0_T2 [6] };
  assign _0346_ = 4'b1000 >> { wb_stb_i, wb_cyc_i };
  assign _0347_ = 16'b1000000000000000 >> { wb_sel_i[0], wb_sel_i[1], wb_sel_i[3:2] };
  assign _0348_ = 16'b0100000000000000 >> { _0346_, wb_we_i, _0347_, wb_adr_i[6] };
  assign _0203_ = 64'b1111111111111111111111111111111100010000000000000000000000000000 >> { wb_rst_i, wb_adr_i[3], _0348_, wb_adr_i[2], wb_adr_i[4], wb_adr_i[5] };
  assign _0173_ = 4'b0100 >> { wb_dat_i[29], wb_rst_i };
  assign _0174_ = 4'b0100 >> { wb_dat_i[30], wb_rst_i };
  assign _0171_ = 8'b11111000 >> { wb_rst_i, _0348_, _0315_ };
  assign _0230_ = 4'b0100 >> { wb_dat_i[24], wb_rst_i };
  assign _0232_ = 4'b0100 >> { wb_dat_i[26], wb_rst_i };
  assign _0235_ = 4'b0100 >> { wb_dat_i[17], wb_rst_i };
  assign _0231_ = 4'b0100 >> { wb_dat_i[25], wb_rst_i };
  assign _0233_ = 4'b0100 >> { wb_dat_i[28], wb_rst_i };
  assign _0234_ = 4'b0001 >> { wb_dat_i[0], wb_rst_i };
  assign _0092_ = 4'b0100 >> { wb_dat_i[14], wb_rst_i };
  assign _0093_ = 4'b0100 >> { wb_dat_i[15], wb_rst_i };
  assign _0383_[0] = 4'b0110 >> { _0157_, _0156_ };
  assign _0381_[0] = 4'b1001 >> { \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0], _0154_ };
  assign _0385_[0] = 4'b1001 >> { \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0], _0152_ };
  assign _0387_[0] = 4'b1001 >> { \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0], _0150_ };
  assign _0349_ = 64'b0000000000000001000000000000000000000000000000000000000000000000 >> { wb_adr_i[2], _0348_, wb_adr_i[5], wb_adr_i[3], wb_adr_i[4], wb_dat_i[0] };
  assign _0095_ = 32'd244 >> { wb_rst_i, _0349_, wb_inta_o, _0073_, _0149_ };
  assign _0096_ = 64'b0000000000000000000000000000000011111111111100010001000100010001 >> { wb_rst_i, _0150_, _0003_, _0151_, _0002_, _0153_ };
  assign _0090_ = 4'b0100 >> { wb_dat_i[12], wb_rst_i };
  assign _0265_ = 8'b11111000 >> { wb_rst_i, _0308_, _0348_ };
  assign _0229_ = 8'b11111000 >> { wb_rst_i, _0348_, _0314_ };
  assign _0082_ = 4'b0100 >> { wb_dat_i[4], wb_rst_i };
  assign _0083_ = 4'b0100 >> { wb_dat_i[5], wb_rst_i };
  assign _0084_ = 4'b0100 >> { wb_dat_i[6], wb_rst_i };
  assign _0076_ = 16'b0001000000000000 >> { _0309_, wb_we_i, _0155_, _0000_ };
  assign _0004_ = 4'b0100 >> { _0073_, wb_rst_i };
  assign wb_ack_o = 16'b1111111101000000 >> { _0072_, _0347_, _0346_, wb_adr_i[6] };
  assign _0191_ = 4'b0001 >> { wb_dat_i[1], wb_rst_i };
  assign _0350_ = 8'b01000000 >> { _0239_, _0314_, _0077_ };
  assign _0351_ = 8'b10000000 >> { \u0.IDEctrl_FATR1 , _0314_, _0077_ };
  assign _0015_ = 32'd1060310869 >> { _0350_, _0351_, _0216_, _0209_, _0198_ };
  assign _0017_ = 32'd1060310869 >> { _0350_, _0351_, _0218_, _0211_, _0200_ };
  assign _0019_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T2 [6], \u0.PIO_dport0_T2 [6], \u0.PIO_cmdport_T2 [6] };
  assign _0080_ = 4'b0100 >> { wb_dat_i[2], wb_rst_i };
  assign _0011_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [6], \u0.PIO_dport0_T1 [6], \u0.PIO_cmdport_T1 [6] };
  assign _0009_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [4], \u0.PIO_dport0_T1 [4], \u0.PIO_cmdport_T1 [4] };
  assign _0006_ = 32'd1060310869 >> { _0350_, _0351_, _0219_, _0212_, _0201_ };
  assign _0352_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [0], \u0.PIO_cmdport_T4 [0], _0249_ };
  assign wb_dat_o[16] = 32'd36744 >> { wb_adr_i[6], _0352_, wb_adr_i[4], \u0.PIO_dport1_T4 [0], _0312_ };
  assign _0353_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [4], \u0.PIO_cmdport_T4 [4], _0253_ };
  assign wb_dat_o[20] = 32'd36744 >> { wb_adr_i[6], _0353_, wb_adr_i[4], \u0.PIO_dport1_T4 [4], _0312_ };
  assign _0354_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [7], \u0.PIO_cmdport_T4 [7], _0256_ };
  assign wb_dat_o[23] = 32'd36744 >> { wb_adr_i[6], _0354_, wb_adr_i[4], \u0.PIO_dport1_T4 [7], _0312_ };
  assign _0355_ = 16'b0101111111110011 >> { wb_adr_i[2], wb_adr_i[3], _0222_, _0205_ };
  assign _0356_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0355_, _0310_, \u0.DMA_dev1_Teoc [1], _0275_, _0308_, _0309_ };
  assign wb_dat_o[25] = 64'b1111111111111111000000000000000011111111111111111000100011111000 >> { wb_adr_i[6], _0356_, _0194_, _0315_, _0314_, _0258_ };
  assign _0016_ = 32'd1060310869 >> { _0350_, _0351_, _0217_, _0210_, _0199_ };
  assign _0129_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0069_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [5] };
  assign _0128_ = 16'b0000001100000101 >> { _0037_, wb_rst_i, _0068_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [4] };
  assign _0133_ = 64'b0000000000000000000000000000000011111100101010001010100010101000 >> { wb_rst_i, _0307_, wb_we_i, _0155_, _0000_, _0160_ };
  assign _0132_ = 32'd15794176 >> { _0075_, wb_rst_i, _0159_, _0003_, _0151_ };
  assign _0131_ = 32'd11141315 >> { _0037_, wb_rst_i, _0158_, _0001_, _0071_ };
  assign _0130_ = 16'b0000110000001010 >> { _0037_, wb_rst_i, _0070_, \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [6] };
  assign _0177_ = 4'b0100 >> { wb_dat_i[18], wb_rst_i };
  assign _0357_ = 8'b10000000 >> { wb_sel_i[1], wb_adr_i[6], wb_sel_i[0] };
  assign _0138_ = 32'd268435456 >> { _0357_, _0240_, _0346_, _0166_, wb_rst_i };
  assign _0039_ = 64'b0000000000000000000000000000000011111100110011001111000010101010 >> { _0074_, _0351_, _0350_, _0236_, _0237_, \u0.PIO_cmdport_IORDYen  };
  assign _0135_ = 64'b0000000000000000000000000000000000000001000000011111111100000001 >> { wb_rst_i, _0037_, _0162_, wb_we_i, _0153_, _0002_ };
  assign _0147_ = 4'b0100 >> { _0162_, wb_rst_i };
  assign _0134_ = 64'b0000000000000000000000000000000000010000000100001111111100010000 >> { wb_rst_i, _0037_, _0161_, wb_we_i, _0153_, _0002_ };
  assign _0146_ = 4'b0100 >> { _0161_, wb_rst_i };
  assign _0358_ = 32'd3138060288 >> { _0310_, _0267_, _0308_, _0309_, \u0.DMA_dev1_Td [1] };
  assign _0359_ = 64'b0000000000000000111111111111111100000111011101110000011101110111 >> { wb_adr_i[6], _0300_, _0242_, _0314_, \u0.PIO_cmdport_T2 [1], _0315_ };
  assign wb_dat_o[9] = 64'b1100000010100000111100001111000011111111111111111111111111111111 >> { _0359_, _0313_, _0312_, _0358_, \u0.PIO_dport1_T2 [1], \u0.PIO_dport0_T2 [1] };
  assign _0360_ = 16'b0101111111110011 >> { wb_adr_i[2], wb_adr_i[3], _0223_, _0206_ };
  assign _0361_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0360_, _0310_, \u0.DMA_dev1_Teoc [2], _0276_, _0308_, _0309_ };
  assign wb_dat_o[26] = 64'b1111111111111111000000000000000011111111111111111000100011111000 >> { wb_adr_i[6], _0361_, _0195_, _0315_, _0314_, _0259_ };
  assign _0034_ = 32'd3234656426 >> { _0350_, _0351_, _0226_, \u0.PIO_dport0_Teoc [5], \u0.PIO_cmdport_Teoc [5] };
  assign _0014_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T2 [1], \u0.PIO_dport0_T2 [1], \u0.PIO_cmdport_T2 [1] };
  assign _0362_ = 64'b0000000000000101000000000000001100000000000000000000000000000000 >> { wb_adr_i[3:2], wb_adr_i[4], wb_adr_i[5], _0197_, _0208_ };
  assign wb_dat_o[17] = 64'b0000000000000000000000000000000011111111111111111111010001000100 >> { wb_adr_i[6], _0362_, _0250_, _0314_, _0312_, _0215_ };
  assign _0038_ = 32'd1077952767 >> { _0155_, _0000_, _0346_, _0357_, _0240_ };
  assign _0036_ = 32'd3234656426 >> { _0350_, _0351_, _0228_, \u0.PIO_dport0_Teoc [7], \u0.PIO_cmdport_Teoc [7] };
  assign _0033_ = 32'd1060310869 >> { _0350_, _0351_, _0225_, _0207_, _0196_ };
  assign _0030_ = 32'd1060310869 >> { _0350_, _0351_, _0222_, _0205_, _0194_ };
  assign _0028_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [7], \u0.PIO_dport0_T4 [7], \u0.PIO_cmdport_T4 [7] };
  assign _0026_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [5], \u0.PIO_dport0_T4 [5], \u0.PIO_cmdport_T4 [5] };
  assign _0024_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [3], \u0.PIO_dport0_T4 [3], \u0.PIO_cmdport_T4 [3] };
  assign _0022_ = 32'd1060310869 >> { _0350_, _0351_, _0215_, _0208_, _0197_ };
  assign _0020_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T2 [7], \u0.PIO_dport0_T2 [7], \u0.PIO_cmdport_T2 [7] };
  assign _0018_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T2 [5], \u0.PIO_dport0_T2 [5], \u0.PIO_cmdport_T2 [5] };
  assign _0363_ = 16'b0101111111110011 >> { wb_adr_i[2], wb_adr_i[3], _0221_, _0204_ };
  assign _0364_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0363_, _0310_, \u0.DMA_dev1_Teoc [0], _0274_, _0308_, _0309_ };
  assign wb_dat_o[24] = 64'b1111111111111111000000000000000011111111111111111000100011111000 >> { wb_adr_i[6], _0364_, _0193_, _0315_, _0314_, _0257_ };
  assign _0008_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [3], \u0.PIO_dport0_T1 [3], \u0.PIO_cmdport_T1 [3] };
  assign _0005_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [0], \u0.PIO_dport0_T1 [0], \u0.PIO_cmdport_T1 [0] };
  assign _0032_ = 32'd3234656426 >> { _0350_, _0351_, _0224_, \u0.PIO_dport0_Teoc [3], \u0.PIO_cmdport_Teoc [3] };
  assign _0031_ = 32'd1060310869 >> { _0350_, _0351_, _0223_, _0206_, _0195_ };
  assign _0012_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [7], \u0.PIO_dport0_T1 [7], \u0.PIO_cmdport_T1 [7] };
  assign _0010_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T1 [5], \u0.PIO_dport0_T1 [5], \u0.PIO_cmdport_T1 [5] };
  assign _0007_ = 32'd1060310869 >> { _0350_, _0351_, _0220_, _0213_, _0202_ };
  assign wb_err_o = 8'b00010000 >> { _0346_, _0357_, _0347_ };
  assign _0365_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [5], \u0.PIO_cmdport_T4 [5], _0254_ };
  assign wb_dat_o[21] = 32'd36744 >> { wb_adr_i[6], _0365_, wb_adr_i[4], \u0.PIO_dport1_T4 [5], _0312_ };
  assign _0366_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [6], \u0.PIO_cmdport_T4 [6], _0255_ };
  assign wb_dat_o[22] = 32'd36744 >> { wb_adr_i[6], _0366_, wb_adr_i[4], \u0.PIO_dport1_T4 [6], _0312_ };
  assign _0367_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [2], \u0.PIO_cmdport_T4 [2], _0251_ };
  assign wb_dat_o[18] = 32'd36744 >> { wb_adr_i[6], _0367_, wb_adr_i[4], \u0.PIO_dport1_T4 [2], _0312_ };
  assign _0368_ = 64'b0000000011110000000000001100110000000000000000000000000010101010 >> { wb_adr_i[3:2], wb_adr_i[5], \u0.PIO_dport0_T4 [3], \u0.PIO_cmdport_T4 [3], _0252_ };
  assign wb_dat_o[19] = 32'd36744 >> { wb_adr_i[6], _0368_, wb_adr_i[4], \u0.PIO_dport1_T4 [3], _0312_ };
  assign _0029_ = 32'd1060310869 >> { _0350_, _0351_, _0221_, _0204_, _0193_ };
  assign _0013_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T2 [0], \u0.PIO_dport0_T2 [0], \u0.PIO_cmdport_T2 [0] };
  assign _0021_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [0], \u0.PIO_dport0_T4 [0], \u0.PIO_cmdport_T4 [0] };
  assign _0023_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [2], \u0.PIO_dport0_T4 [2], \u0.PIO_cmdport_T4 [2] };
  assign _0025_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [4], \u0.PIO_dport0_T4 [4], \u0.PIO_cmdport_T4 [4] };
  assign _0027_ = 32'd3234656426 >> { _0350_, _0351_, \u0.PIO_dport1_T4 [6], \u0.PIO_dport0_T4 [6], \u0.PIO_cmdport_T4 [6] };
  assign _0035_ = 32'd3234656426 >> { _0350_, _0351_, _0227_, \u0.PIO_dport0_Teoc [6], \u0.PIO_cmdport_Teoc [6] };
  assign _0183_ = 4'b0001 >> { wb_dat_i[24], wb_rst_i };
  assign _0190_ = 4'b0001 >> { wb_dat_i[12], wb_rst_i };
  assign _0188_ = 4'b0001 >> { wb_dat_i[10], wb_rst_i };
  assign _0192_ = 4'b0001 >> { wb_dat_i[2], wb_rst_i };
  assign _0139_ = 16'b0001000000000000 >> { _0346_, _0357_, _0072_, wb_rst_i };
  assign _0140_ = 4'b0100 >> { _0160_, wb_rst_i };
  assign _0141_ = 16'b0100000000000000 >> { _0357_, wb_adr_i[5], _0346_, wb_rst_i };
  assign _0142_ = 16'b0001000000000000 >> { _0346_, _0357_, wb_adr_i[5], wb_rst_i };
  assign _0143_ = 4'b0100 >> { wb_adr_i[2], wb_rst_i };
  assign _0144_ = 4'b0100 >> { wb_adr_i[3], wb_rst_i };
  assign _0145_ = 4'b0100 >> { wb_adr_i[4], wb_rst_i };
  assign _0148_ = 4'b0100 >> { _0094_, wb_rst_i };
  assign _0078_ = 4'b0100 >> { wb_dat_i[0], wb_rst_i };
  assign _0079_ = 4'b0100 >> { wb_dat_i[1], wb_rst_i };
  assign _0187_ = 4'b0001 >> { wb_dat_i[17], wb_rst_i };
  assign _0189_ = 4'b0001 >> { wb_dat_i[11], wb_rst_i };
  assign _0214_ = 8'b11111000 >> { wb_rst_i, _0312_, _0348_ };
  assign _0175_ = 4'b0100 >> { wb_dat_i[31], wb_rst_i };
  assign _0186_ = 4'b0001 >> { wb_dat_i[28], wb_rst_i };
  assign _0172_ = 4'b0100 >> { wb_dat_i[27], wb_rst_i };
  assign _0185_ = 4'b0001 >> { wb_dat_i[26], wb_rst_i };
  assign _0184_ = 4'b0001 >> { wb_dat_i[25], wb_rst_i };
  assign _0369_ = 16'b1010111111111100 >> { wb_adr_i[2], wb_adr_i[3], _0224_, \u0.PIO_dport0_Teoc [3] };
  assign _0370_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0369_, _0310_, \u0.DMA_dev1_Teoc [3], _0277_, _0308_, _0309_ };
  assign wb_dat_o[27] = 64'b1111111111111111000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0370_, _0314_, _0260_, _0315_, \u0.PIO_cmdport_Teoc [3] };
  assign _0371_ = 16'b0101111111110011 >> { wb_adr_i[2], wb_adr_i[3], _0225_, _0207_ };
  assign _0372_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0371_, _0310_, \u0.DMA_dev1_Teoc [4], _0278_, _0308_, _0309_ };
  assign wb_dat_o[28] = 64'b1111111111111111000000000000000011111111111111111000100011111000 >> { wb_adr_i[6], _0372_, _0196_, _0315_, _0261_, _0314_ };
  assign _0373_ = 64'b0000000000000000000000000000101000000000000000000000000011111100 >> { wb_adr_i[3], wb_adr_i[6:5], wb_adr_i[2], _0262_, \u0.PIO_cmdport_Teoc [5] };
  assign _0374_ = 32'd4037738444 >> { wb_adr_i[3:2], \u0.PIO_dport0_Teoc [5], _0226_, \u0.DMA_dev1_Teoc [5] };
  assign wb_dat_o[29] = 32'd2936015884 >> { _0310_, _0374_, _0308_, _0373_, _0279_ };
  assign _0375_ = 16'b1010111111111100 >> { wb_adr_i[2], wb_adr_i[3], _0227_, \u0.PIO_dport0_Teoc [6] };
  assign _0376_ = 64'b1111001101010001000000000000000000000000000000000000000000000000 >> { _0375_, _0310_, \u0.DMA_dev1_Teoc [6], _0280_, _0308_, _0309_ };
  assign wb_dat_o[30] = 64'b1111111111111111000000000000000011111111111111111111100010001000 >> { wb_adr_i[6], _0376_, _0314_, _0263_, _0315_, \u0.PIO_cmdport_Teoc [6] };
  assign _0377_ = 64'b1111111100110011000011110101010100000000000000000000000000000000 >> { wb_adr_i[4], wb_adr_i[2], wb_adr_i[3], \u0.DMA_dev1_Teoc [7], _0281_, _0228_ };
  assign _0378_ = 64'b1111000011111111111100001010101011111111111111110000000011001100 >> { wb_adr_i[3], wb_adr_i[4], wb_adr_i[2], \u0.PIO_dport0_Teoc [7], _0264_, \u0.PIO_cmdport_Teoc [7] };
  assign wb_dat_o[31] = 16'b0000000100000000 >> { _0378_, wb_adr_i[6], _0377_, wb_adr_i[5] };
  assign _0282_ = 8'b11111000 >> { wb_rst_i, _0309_, _0348_ };
  assign _0081_ = 4'b0100 >> { wb_dat_i[3], wb_rst_i };
  assign _0097_ = 32'd52426 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [0], _0048_ };
  assign _0098_ = 32'd52426 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [1], _0049_ };
  assign _0099_ = 32'd13109 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [2], _0050_ };
  assign _0100_ = 32'd13109 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [3], _0051_ };
  assign _0101_ = 32'd13109 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [4], _0052_ };
  assign _0102_ = 32'd52426 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [5], _0053_ };
  assign _0103_ = 32'd52426 >> { wb_rst_i, _0153_, _0002_, \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [6], _0054_ };
  assign _0104_ = 64'b0000000000000000000000000000000011111110000000100000001011111110 >> { wb_rst_i, _0003_, _0151_, _0153_, _0002_, _0055_ };
  assign _0178_ = 4'b0100 >> { wb_dat_i[19], wb_rst_i };
  assign _0179_ = 4'b0100 >> { wb_dat_i[20], wb_rst_i };
  assign _0180_ = 4'b0100 >> { wb_dat_i[21], wb_rst_i };
  assign _0181_ = 4'b0100 >> { wb_dat_i[22], wb_rst_i };
  assign _0182_ = 4'b0100 >> { wb_dat_i[23], wb_rst_i };
  assign _0085_ = 4'b0100 >> { wb_dat_i[7], wb_rst_i };
  assign _0086_ = 4'b0100 >> { wb_dat_i[8], wb_rst_i };
  assign _0087_ = 4'b0100 >> { wb_dat_i[9], wb_rst_i };
  assign _0088_ = 4'b0100 >> { wb_dat_i[10], wb_rst_i };
  assign _0089_ = 4'b0100 >> { wb_dat_i[11], wb_rst_i };
  assign _0105_ = 32'd65264 >> { wb_rst_i, _0152_, _0307_, _0153_, _0002_ };
  assign _0106_ = 16'b0000110000001010 >> { _0307_, wb_rst_i, _0040_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [0] };
  assign _0107_ = 16'b0000001100000101 >> { _0307_, wb_rst_i, _0041_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [1] };
  assign _0108_ = 16'b0000001100000101 >> { _0307_, wb_rst_i, _0042_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [2] };
  assign _0109_ = 16'b0000110000001010 >> { _0307_, wb_rst_i, _0043_, \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [3] };
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [4] = 2'b01 >> _0383_[4];
  assign _0383_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6];
  assign cs1n_pad_o = 2'b01 >> _0167_;
  assign diown_pad_o = 2'b01 >> _0169_;
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [2] = 2'b01 >> _0387_[2];
  assign _0387_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5];
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [1] = 2'b01 >> _0385_[1];
  assign _0385_[4] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4];
  assign _0381_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3];
  assign _0381_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [2] = 2'b01 >> _0383_[2];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [0] = 2'b01 >> _0157_;
  assign _0381_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5];
  assign _0381_[2] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2];
  assign _0385_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6];
  assign _0385_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3];
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [4] = 2'b01 >> _0387_[4];
  assign _0387_[1] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1];
  assign diorn_pad_o = 2'b01 >> _0170_;
  assign cs0n_pad_o = 2'b01 >> _0168_;
  assign _0383_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5];
  assign _0383_[3] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3];
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [1] = 2'b01 >> _0383_[1];
  assign _0381_[4] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4];
  assign \u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [1] = 2'b01 >> _0381_[1];
  assign _0385_[5] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5];
  assign \u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [2] = 2'b01 >> _0385_[2];
  assign _0387_[6] = 2'b01 >> \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6];
  assign \u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [3] = 2'b01 >> _0387_[3];
  dffsre _0667_ (
    .C(wb_clk_i),
    .D(_0005_),
    .E(1'b1),
    .Q(_0040_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0668_ (
    .C(wb_clk_i),
    .D(_0006_),
    .E(1'b1),
    .Q(_0041_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0669_ (
    .C(wb_clk_i),
    .D(_0007_),
    .E(1'b1),
    .Q(_0042_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0670_ (
    .C(wb_clk_i),
    .D(_0008_),
    .E(1'b1),
    .Q(_0043_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0671_ (
    .C(wb_clk_i),
    .D(_0009_),
    .E(1'b1),
    .Q(_0044_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0672_ (
    .C(wb_clk_i),
    .D(_0010_),
    .E(1'b1),
    .Q(_0045_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0673_ (
    .C(wb_clk_i),
    .D(_0011_),
    .E(1'b1),
    .Q(_0046_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0674_ (
    .C(wb_clk_i),
    .D(_0012_),
    .E(1'b1),
    .Q(_0047_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0675_ (
    .C(wb_clk_i),
    .D(_0013_),
    .E(1'b1),
    .Q(_0048_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0676_ (
    .C(wb_clk_i),
    .D(_0014_),
    .E(1'b1),
    .Q(_0049_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0677_ (
    .C(wb_clk_i),
    .D(_0015_),
    .E(1'b1),
    .Q(_0050_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0678_ (
    .C(wb_clk_i),
    .D(_0016_),
    .E(1'b1),
    .Q(_0051_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0679_ (
    .C(wb_clk_i),
    .D(_0017_),
    .E(1'b1),
    .Q(_0052_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0680_ (
    .C(wb_clk_i),
    .D(_0018_),
    .E(1'b1),
    .Q(_0053_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0681_ (
    .C(wb_clk_i),
    .D(_0019_),
    .E(1'b1),
    .Q(_0054_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0682_ (
    .C(wb_clk_i),
    .D(_0020_),
    .E(1'b1),
    .Q(_0055_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0683_ (
    .C(wb_clk_i),
    .D(_0021_),
    .E(1'b1),
    .Q(_0056_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0684_ (
    .C(wb_clk_i),
    .D(_0022_),
    .E(1'b1),
    .Q(_0057_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0685_ (
    .C(wb_clk_i),
    .D(_0023_),
    .E(1'b1),
    .Q(_0058_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0686_ (
    .C(wb_clk_i),
    .D(_0024_),
    .E(1'b1),
    .Q(_0059_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0687_ (
    .C(wb_clk_i),
    .D(_0025_),
    .E(1'b1),
    .Q(_0060_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0688_ (
    .C(wb_clk_i),
    .D(_0026_),
    .E(1'b1),
    .Q(_0061_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0689_ (
    .C(wb_clk_i),
    .D(_0027_),
    .E(1'b1),
    .Q(_0062_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0690_ (
    .C(wb_clk_i),
    .D(_0028_),
    .E(1'b1),
    .Q(_0063_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0691_ (
    .C(wb_clk_i),
    .D(_0029_),
    .E(1'b1),
    .Q(_0064_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0692_ (
    .C(wb_clk_i),
    .D(_0030_),
    .E(1'b1),
    .Q(_0065_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0693_ (
    .C(wb_clk_i),
    .D(_0031_),
    .E(1'b1),
    .Q(_0066_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0694_ (
    .C(wb_clk_i),
    .D(_0032_),
    .E(1'b1),
    .Q(_0067_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0695_ (
    .C(wb_clk_i),
    .D(_0033_),
    .E(1'b1),
    .Q(_0068_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0696_ (
    .C(wb_clk_i),
    .D(_0034_),
    .E(1'b1),
    .Q(_0069_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0697_ (
    .C(wb_clk_i),
    .D(_0035_),
    .E(1'b1),
    .Q(_0070_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0698_ (
    .C(wb_clk_i),
    .D(_0036_),
    .E(1'b1),
    .Q(_0071_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0699_ (
    .C(wb_clk_i),
    .D(_0037_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0700_ (
    .C(wb_clk_i),
    .D(_0038_),
    .E(1'b1),
    .Q(_0072_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0701_ (
    .C(wb_clk_i),
    .D(intrq_pad_i),
    .E(1'b1),
    .Q(_0379_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0702_ (
    .C(wb_clk_i),
    .D(_0379_),
    .E(1'b1),
    .Q(_0073_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0703_ (
    .C(wb_clk_i),
    .D(iordy_pad_i),
    .E(1'b1),
    .Q(_0074_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0704_ (
    .C(wb_clk_i),
    .D(_0039_),
    .E(1'b1),
    .Q(_0075_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0705_ (
    .C(wb_clk_i),
    .D(wb_dat_i[4]),
    .E(_0076_),
    .Q(_0077_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0706_ (
    .C(wb_clk_i),
    .D(_0004_),
    .E(1'b1),
    .Q(_0149_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0707_ (
    .C(wb_clk_i),
    .D(_0095_),
    .E(1'b1),
    .Q(wb_inta_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0708_ (
    .C(wb_clk_i),
    .D(_0096_),
    .E(1'b1),
    .Q(_0150_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0709_ (
    .C(wb_clk_i),
    .D(_0097_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0710_ (
    .C(wb_clk_i),
    .D(_0098_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0711_ (
    .C(wb_clk_i),
    .D(_0099_),
    .E(1'b1),
    .Q(_0387_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0712_ (
    .C(wb_clk_i),
    .D(_0100_),
    .E(1'b1),
    .Q(_0387_[3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0713_ (
    .C(wb_clk_i),
    .D(_0101_),
    .E(1'b1),
    .Q(_0387_[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0714_ (
    .C(wb_clk_i),
    .D(_0102_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0715_ (
    .C(wb_clk_i),
    .D(_0103_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0716_ (
    .C(wb_clk_i),
    .D(_0104_),
    .E(1'b1),
    .Q(_0151_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0717_ (
    .C(wb_clk_i),
    .D(_0105_),
    .E(1'b1),
    .Q(_0152_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0718_ (
    .C(wb_clk_i),
    .D(_0106_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0719_ (
    .C(wb_clk_i),
    .D(_0107_),
    .E(1'b1),
    .Q(_0385_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0720_ (
    .C(wb_clk_i),
    .D(_0108_),
    .E(1'b1),
    .Q(_0385_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0721_ (
    .C(wb_clk_i),
    .D(_0109_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0722_ (
    .C(wb_clk_i),
    .D(_0110_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0723_ (
    .C(wb_clk_i),
    .D(_0111_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0724_ (
    .C(wb_clk_i),
    .D(_0112_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0725_ (
    .C(wb_clk_i),
    .D(_0113_),
    .E(1'b1),
    .Q(_0153_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0726_ (
    .C(wb_clk_i),
    .D(_0114_),
    .E(1'b1),
    .Q(_0154_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0727_ (
    .C(wb_clk_i),
    .D(_0115_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0728_ (
    .C(wb_clk_i),
    .D(_0116_),
    .E(1'b1),
    .Q(_0381_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0729_ (
    .C(wb_clk_i),
    .D(_0117_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0730_ (
    .C(wb_clk_i),
    .D(_0118_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0731_ (
    .C(wb_clk_i),
    .D(_0119_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0732_ (
    .C(wb_clk_i),
    .D(_0120_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0733_ (
    .C(wb_clk_i),
    .D(_0121_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0734_ (
    .C(wb_clk_i),
    .D(_0122_),
    .E(1'b1),
    .Q(_0155_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0735_ (
    .C(wb_clk_i),
    .D(_0123_),
    .E(1'b1),
    .Q(_0156_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0736_ (
    .C(wb_clk_i),
    .D(_0124_),
    .E(1'b1),
    .Q(_0157_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0737_ (
    .C(wb_clk_i),
    .D(_0125_),
    .E(1'b1),
    .Q(_0383_[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0738_ (
    .C(wb_clk_i),
    .D(_0126_),
    .E(1'b1),
    .Q(_0383_[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0739_ (
    .C(wb_clk_i),
    .D(_0127_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0740_ (
    .C(wb_clk_i),
    .D(_0128_),
    .E(1'b1),
    .Q(_0383_[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0741_ (
    .C(wb_clk_i),
    .D(_0129_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0742_ (
    .C(wb_clk_i),
    .D(_0130_),
    .E(1'b1),
    .Q(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0743_ (
    .C(wb_clk_i),
    .D(_0131_),
    .E(1'b1),
    .Q(_0158_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0744_ (
    .C(wb_clk_i),
    .D(_0132_),
    .E(1'b1),
    .Q(_0159_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0745_ (
    .C(wb_clk_i),
    .D(_0133_),
    .E(1'b1),
    .Q(_0160_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0746_ (
    .C(wb_clk_i),
    .D(_0134_),
    .E(1'b1),
    .Q(_0161_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0747_ (
    .C(wb_clk_i),
    .D(_0135_),
    .E(1'b1),
    .Q(_0162_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0748_ (
    .C(wb_clk_i),
    .D(_0136_),
    .E(1'b1),
    .Q(_0163_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0749_ (
    .C(wb_clk_i),
    .D(_0137_),
    .E(1'b1),
    .Q(_0164_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0750_ (
    .C(wb_clk_i),
    .D(_0138_),
    .E(1'b1),
    .Q(_0165_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0751_ (
    .C(wb_clk_i),
    .D(_0139_),
    .E(1'b1),
    .Q(_0166_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0752_ (
    .C(wb_clk_i),
    .D(_0140_),
    .E(1'b1),
    .Q(dd_padoe_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0753_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(1'b1),
    .Q(dd_pad_o[0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0754_ (
    .C(wb_clk_i),
    .D(_0079_),
    .E(1'b1),
    .Q(dd_pad_o[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0755_ (
    .C(wb_clk_i),
    .D(_0080_),
    .E(1'b1),
    .Q(dd_pad_o[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0756_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(1'b1),
    .Q(dd_pad_o[3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0757_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(1'b1),
    .Q(dd_pad_o[4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0758_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(1'b1),
    .Q(dd_pad_o[5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0759_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(1'b1),
    .Q(dd_pad_o[6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0760_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(1'b1),
    .Q(dd_pad_o[7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0761_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(1'b1),
    .Q(dd_pad_o[8]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0762_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(1'b1),
    .Q(dd_pad_o[9]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0763_ (
    .C(wb_clk_i),
    .D(_0088_),
    .E(1'b1),
    .Q(dd_pad_o[10]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0764_ (
    .C(wb_clk_i),
    .D(_0089_),
    .E(1'b1),
    .Q(dd_pad_o[11]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0765_ (
    .C(wb_clk_i),
    .D(_0090_),
    .E(1'b1),
    .Q(dd_pad_o[12]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0766_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(1'b1),
    .Q(dd_pad_o[13]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0767_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(1'b1),
    .Q(dd_pad_o[14]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0768_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(1'b1),
    .Q(dd_pad_o[15]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0769_ (
    .C(wb_clk_i),
    .D(_0141_),
    .E(1'b1),
    .Q(_0167_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0770_ (
    .C(wb_clk_i),
    .D(_0142_),
    .E(1'b1),
    .Q(_0168_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0771_ (
    .C(wb_clk_i),
    .D(_0143_),
    .E(1'b1),
    .Q(da_pad_o[0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0772_ (
    .C(wb_clk_i),
    .D(_0144_),
    .E(1'b1),
    .Q(da_pad_o[1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0773_ (
    .C(wb_clk_i),
    .D(_0145_),
    .E(1'b1),
    .Q(da_pad_o[2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0774_ (
    .C(wb_clk_i),
    .D(_0146_),
    .E(1'b1),
    .Q(_0169_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0775_ (
    .C(wb_clk_i),
    .D(_0147_),
    .E(1'b1),
    .Q(_0170_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0776_ (
    .C(wb_clk_i),
    .D(_0148_),
    .E(1'b1),
    .Q(resetn_pad_o),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0777_ (
    .C(wb_clk_i),
    .D(_0183_),
    .E(_0171_),
    .Q(_0193_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0778_ (
    .C(wb_clk_i),
    .D(_0184_),
    .E(_0171_),
    .Q(_0194_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0779_ (
    .C(wb_clk_i),
    .D(_0185_),
    .E(_0171_),
    .Q(_0195_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0780_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_Teoc [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0781_ (
    .C(wb_clk_i),
    .D(_0186_),
    .E(_0171_),
    .Q(_0196_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0782_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_Teoc [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0783_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_Teoc [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0784_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_Teoc [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0785_ (
    .C(wb_clk_i),
    .D(_0176_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0786_ (
    .C(wb_clk_i),
    .D(_0187_),
    .E(_0171_),
    .Q(_0197_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0787_ (
    .C(wb_clk_i),
    .D(_0177_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0788_ (
    .C(wb_clk_i),
    .D(_0178_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0789_ (
    .C(wb_clk_i),
    .D(_0179_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0790_ (
    .C(wb_clk_i),
    .D(_0180_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0791_ (
    .C(wb_clk_i),
    .D(_0181_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0792_ (
    .C(wb_clk_i),
    .D(_0182_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T4 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0793_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T2 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0794_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T2 [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0795_ (
    .C(wb_clk_i),
    .D(_0188_),
    .E(_0171_),
    .Q(_0198_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0796_ (
    .C(wb_clk_i),
    .D(_0189_),
    .E(_0171_),
    .Q(_0199_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0797_ (
    .C(wb_clk_i),
    .D(_0190_),
    .E(_0171_),
    .Q(_0200_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0798_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T2 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0799_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T2 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0800_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T2 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0801_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0802_ (
    .C(wb_clk_i),
    .D(_0191_),
    .E(_0171_),
    .Q(_0201_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0803_ (
    .C(wb_clk_i),
    .D(_0192_),
    .E(_0171_),
    .Q(_0202_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0804_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0805_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0806_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0807_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0808_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0171_),
    .Q(\u0.PIO_cmdport_T1 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0809_ (
    .C(wb_clk_i),
    .D(_0183_),
    .E(_0203_),
    .Q(_0204_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0810_ (
    .C(wb_clk_i),
    .D(_0184_),
    .E(_0203_),
    .Q(_0205_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0811_ (
    .C(wb_clk_i),
    .D(_0185_),
    .E(_0203_),
    .Q(_0206_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0812_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_Teoc [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0813_ (
    .C(wb_clk_i),
    .D(_0186_),
    .E(_0203_),
    .Q(_0207_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0814_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_Teoc [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0815_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_Teoc [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0816_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_Teoc [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0817_ (
    .C(wb_clk_i),
    .D(_0176_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0818_ (
    .C(wb_clk_i),
    .D(_0187_),
    .E(_0203_),
    .Q(_0208_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0819_ (
    .C(wb_clk_i),
    .D(_0177_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0820_ (
    .C(wb_clk_i),
    .D(_0178_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0821_ (
    .C(wb_clk_i),
    .D(_0179_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0822_ (
    .C(wb_clk_i),
    .D(_0180_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0823_ (
    .C(wb_clk_i),
    .D(_0181_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0824_ (
    .C(wb_clk_i),
    .D(_0182_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T4 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0825_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T2 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0826_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T2 [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0827_ (
    .C(wb_clk_i),
    .D(_0188_),
    .E(_0203_),
    .Q(_0209_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0828_ (
    .C(wb_clk_i),
    .D(_0189_),
    .E(_0203_),
    .Q(_0210_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0829_ (
    .C(wb_clk_i),
    .D(_0190_),
    .E(_0203_),
    .Q(_0211_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0830_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T2 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0831_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T2 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0832_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T2 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0833_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0834_ (
    .C(wb_clk_i),
    .D(_0191_),
    .E(_0203_),
    .Q(_0212_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0835_ (
    .C(wb_clk_i),
    .D(_0192_),
    .E(_0203_),
    .Q(_0213_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0836_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0837_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0838_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0839_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0840_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0203_),
    .Q(\u0.PIO_dport0_T1 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0841_ (
    .C(wb_clk_i),
    .D(_0176_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0842_ (
    .C(wb_clk_i),
    .D(_0187_),
    .E(_0214_),
    .Q(_0215_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0843_ (
    .C(wb_clk_i),
    .D(_0177_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0844_ (
    .C(wb_clk_i),
    .D(_0178_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0845_ (
    .C(wb_clk_i),
    .D(_0179_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0846_ (
    .C(wb_clk_i),
    .D(_0180_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0847_ (
    .C(wb_clk_i),
    .D(_0181_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0848_ (
    .C(wb_clk_i),
    .D(_0182_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T4 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0849_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T2 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0850_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T2 [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0851_ (
    .C(wb_clk_i),
    .D(_0188_),
    .E(_0214_),
    .Q(_0216_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0852_ (
    .C(wb_clk_i),
    .D(_0189_),
    .E(_0214_),
    .Q(_0217_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0853_ (
    .C(wb_clk_i),
    .D(_0190_),
    .E(_0214_),
    .Q(_0218_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0854_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T2 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0855_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T2 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0856_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T2 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0857_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0858_ (
    .C(wb_clk_i),
    .D(_0191_),
    .E(_0214_),
    .Q(_0219_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0859_ (
    .C(wb_clk_i),
    .D(_0192_),
    .E(_0214_),
    .Q(_0220_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0860_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0861_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0862_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0863_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0864_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0214_),
    .Q(\u0.PIO_dport1_T1 [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0865_ (
    .C(wb_clk_i),
    .D(_0183_),
    .E(_0214_),
    .Q(_0221_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0866_ (
    .C(wb_clk_i),
    .D(_0184_),
    .E(_0214_),
    .Q(_0222_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0867_ (
    .C(wb_clk_i),
    .D(_0185_),
    .E(_0214_),
    .Q(_0223_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0868_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0214_),
    .Q(_0224_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0869_ (
    .C(wb_clk_i),
    .D(_0186_),
    .E(_0214_),
    .Q(_0225_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0870_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0214_),
    .Q(_0226_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0871_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0214_),
    .Q(_0227_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0872_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0214_),
    .Q(_0228_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0873_ (
    .C(wb_clk_i),
    .D(_0234_),
    .E(_0229_),
    .Q(_0094_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0874_ (
    .C(wb_clk_i),
    .D(_0079_),
    .E(_0229_),
    .Q(\u0.PIO_cmdport_IORDYen ),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0875_ (
    .C(wb_clk_i),
    .D(_0080_),
    .E(_0229_),
    .Q(_0236_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0876_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0229_),
    .Q(_0237_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0877_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0229_),
    .Q(_0238_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0878_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0229_),
    .Q(_0239_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0879_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0229_),
    .Q(\u0.IDEctrl_FATR1 ),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0880_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0229_),
    .Q(_0240_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0881_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0229_),
    .Q(_0241_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0882_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0229_),
    .Q(_0242_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0883_ (
    .C(wb_clk_i),
    .D(_0088_),
    .E(_0229_),
    .Q(_0243_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0884_ (
    .C(wb_clk_i),
    .D(_0089_),
    .E(_0229_),
    .Q(_0244_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0885_ (
    .C(wb_clk_i),
    .D(_0090_),
    .E(_0229_),
    .Q(_0245_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0886_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0229_),
    .Q(_0246_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0887_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0229_),
    .Q(_0247_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0888_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0229_),
    .Q(_0248_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0889_ (
    .C(wb_clk_i),
    .D(_0176_),
    .E(_0229_),
    .Q(_0249_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0890_ (
    .C(wb_clk_i),
    .D(_0235_),
    .E(_0229_),
    .Q(_0250_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0891_ (
    .C(wb_clk_i),
    .D(_0177_),
    .E(_0229_),
    .Q(_0251_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0892_ (
    .C(wb_clk_i),
    .D(_0178_),
    .E(_0229_),
    .Q(_0252_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0893_ (
    .C(wb_clk_i),
    .D(_0179_),
    .E(_0229_),
    .Q(_0253_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0894_ (
    .C(wb_clk_i),
    .D(_0180_),
    .E(_0229_),
    .Q(_0254_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0895_ (
    .C(wb_clk_i),
    .D(_0181_),
    .E(_0229_),
    .Q(_0255_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0896_ (
    .C(wb_clk_i),
    .D(_0182_),
    .E(_0229_),
    .Q(_0256_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0897_ (
    .C(wb_clk_i),
    .D(_0230_),
    .E(_0229_),
    .Q(_0257_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0898_ (
    .C(wb_clk_i),
    .D(_0231_),
    .E(_0229_),
    .Q(_0258_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0899_ (
    .C(wb_clk_i),
    .D(_0232_),
    .E(_0229_),
    .Q(_0259_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0900_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0229_),
    .Q(_0260_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0901_ (
    .C(wb_clk_i),
    .D(_0233_),
    .E(_0229_),
    .Q(_0261_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0902_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0229_),
    .Q(_0262_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0903_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0229_),
    .Q(_0263_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0904_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0229_),
    .Q(_0264_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0905_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0906_ (
    .C(wb_clk_i),
    .D(_0079_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0907_ (
    .C(wb_clk_i),
    .D(_0080_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0908_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0909_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0910_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0911_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0912_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0265_),
    .Q(\u0.DMA_dev0_Tm [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0913_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0265_),
    .Q(_0266_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0914_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0265_),
    .Q(_0267_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0915_ (
    .C(wb_clk_i),
    .D(_0088_),
    .E(_0265_),
    .Q(_0268_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0916_ (
    .C(wb_clk_i),
    .D(_0089_),
    .E(_0265_),
    .Q(_0269_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0917_ (
    .C(wb_clk_i),
    .D(_0090_),
    .E(_0265_),
    .Q(_0270_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0918_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0265_),
    .Q(_0271_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0919_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0265_),
    .Q(_0272_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0920_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0265_),
    .Q(_0273_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0921_ (
    .C(wb_clk_i),
    .D(_0230_),
    .E(_0265_),
    .Q(_0274_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0922_ (
    .C(wb_clk_i),
    .D(_0231_),
    .E(_0265_),
    .Q(_0275_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0923_ (
    .C(wb_clk_i),
    .D(_0232_),
    .E(_0265_),
    .Q(_0276_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0924_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0265_),
    .Q(_0277_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0925_ (
    .C(wb_clk_i),
    .D(_0233_),
    .E(_0265_),
    .Q(_0278_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0926_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0265_),
    .Q(_0279_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0927_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0265_),
    .Q(_0280_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0928_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0265_),
    .Q(_0281_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0929_ (
    .C(wb_clk_i),
    .D(_0086_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0930_ (
    .C(wb_clk_i),
    .D(_0087_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0931_ (
    .C(wb_clk_i),
    .D(_0088_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0932_ (
    .C(wb_clk_i),
    .D(_0089_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0933_ (
    .C(wb_clk_i),
    .D(_0090_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0934_ (
    .C(wb_clk_i),
    .D(_0091_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0935_ (
    .C(wb_clk_i),
    .D(_0092_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0936_ (
    .C(wb_clk_i),
    .D(_0093_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Td [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0937_ (
    .C(wb_clk_i),
    .D(_0230_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [0]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0938_ (
    .C(wb_clk_i),
    .D(_0231_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [1]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0939_ (
    .C(wb_clk_i),
    .D(_0232_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [2]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0940_ (
    .C(wb_clk_i),
    .D(_0172_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [3]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0941_ (
    .C(wb_clk_i),
    .D(_0233_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [4]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0942_ (
    .C(wb_clk_i),
    .D(_0173_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [5]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0943_ (
    .C(wb_clk_i),
    .D(_0174_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [6]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0944_ (
    .C(wb_clk_i),
    .D(_0175_),
    .E(_0282_),
    .Q(\u0.DMA_dev1_Teoc [7]),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0945_ (
    .C(wb_clk_i),
    .D(_0078_),
    .E(_0282_),
    .Q(_0283_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0946_ (
    .C(wb_clk_i),
    .D(_0079_),
    .E(_0282_),
    .Q(_0284_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0947_ (
    .C(wb_clk_i),
    .D(_0080_),
    .E(_0282_),
    .Q(_0285_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0948_ (
    .C(wb_clk_i),
    .D(_0081_),
    .E(_0282_),
    .Q(_0286_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0949_ (
    .C(wb_clk_i),
    .D(_0082_),
    .E(_0282_),
    .Q(_0287_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0950_ (
    .C(wb_clk_i),
    .D(_0083_),
    .E(_0282_),
    .Q(_0288_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0951_ (
    .C(wb_clk_i),
    .D(_0084_),
    .E(_0282_),
    .Q(_0289_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0952_ (
    .C(wb_clk_i),
    .D(_0085_),
    .E(_0282_),
    .Q(_0290_),
    .R(arst_i),
    .S(1'b1)
  );
  dffsre _0953_ (
    .C(wb_clk_i),
    .D(dd_pad_i[0]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0291_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0954_ (
    .C(wb_clk_i),
    .D(dd_pad_i[1]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0292_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0955_ (
    .C(wb_clk_i),
    .D(dd_pad_i[2]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0293_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0956_ (
    .C(wb_clk_i),
    .D(dd_pad_i[3]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0294_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0957_ (
    .C(wb_clk_i),
    .D(dd_pad_i[4]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0295_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0958_ (
    .C(wb_clk_i),
    .D(dd_pad_i[5]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0296_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0959_ (
    .C(wb_clk_i),
    .D(dd_pad_i[6]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0297_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0960_ (
    .C(wb_clk_i),
    .D(dd_pad_i[7]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0298_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0961_ (
    .C(wb_clk_i),
    .D(dd_pad_i[8]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0299_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0962_ (
    .C(wb_clk_i),
    .D(dd_pad_i[9]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0300_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0963_ (
    .C(wb_clk_i),
    .D(dd_pad_i[10]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0301_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0964_ (
    .C(wb_clk_i),
    .D(dd_pad_i[11]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0302_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0965_ (
    .C(wb_clk_i),
    .D(dd_pad_i[12]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0303_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0966_ (
    .C(wb_clk_i),
    .D(dd_pad_i[13]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0304_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0967_ (
    .C(wb_clk_i),
    .D(dd_pad_i[14]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0305_),
    .R(1'b1),
    .S(1'b1)
  );
  dffsre _0968_ (
    .C(wb_clk_i),
    .D(dd_pad_i[15]),
    .E(\u1.PIO_access_control.PIO_timing_controller.dstrb ),
    .Q(_0306_),
    .R(1'b1),
    .S(1'b1)
  );
  adder_carry _0969_ (
    .cin(_0380_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0000_)
  );
  adder_carry _0970_ (
    .cin(_0380_[0]),
    .cout(_0380_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [0]),
    .p(_0381_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [0])
  );
  adder_carry _0971_ (
    .cin(_0380_[1]),
    .cout(_0380_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [1]),
    .p(_0381_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [1])
  );
  adder_carry _0972_ (
    .cin(_0380_[2]),
    .cout(_0380_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [2]),
    .p(_0381_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [2])
  );
  adder_carry _0973_ (
    .cin(_0380_[3]),
    .cout(_0380_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [3]),
    .p(_0381_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [3])
  );
  adder_carry _0974_ (
    .cin(_0380_[4]),
    .cout(_0380_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [4]),
    .p(_0381_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [4])
  );
  adder_carry _0975_ (
    .cin(_0380_[5]),
    .cout(_0380_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [5]),
    .p(_0381_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [5])
  );
  adder_carry _0976_ (
    .cin(_0380_[6]),
    .cout(_0380_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.Qi [6]),
    .p(_0381_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.dhold_cnt.cnt.val [6])
  );
  adder_carry _0977_ (
    .cout(_0380_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _0978_ (
    .cin(_0382_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0001_)
  );
  adder_carry _0979_ (
    .cin(_0382_[0]),
    .cout(_0382_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [0]),
    .p(_0383_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [0])
  );
  adder_carry _0980_ (
    .cin(_0382_[1]),
    .cout(_0382_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [1]),
    .p(_0383_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [1])
  );
  adder_carry _0981_ (
    .cin(_0382_[2]),
    .cout(_0382_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [2]),
    .p(_0383_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [2])
  );
  adder_carry _0982_ (
    .cin(_0382_[3]),
    .cout(_0382_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [3]),
    .p(_0383_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [3])
  );
  adder_carry _0983_ (
    .cin(_0382_[4]),
    .cout(_0382_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [4]),
    .p(_0383_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [4])
  );
  adder_carry _0984_ (
    .cin(_0382_[5]),
    .cout(_0382_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [5]),
    .p(_0383_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [5])
  );
  adder_carry _0985_ (
    .cin(_0382_[6]),
    .cout(_0382_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.Qi [6]),
    .p(_0383_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [6])
  );
  adder_carry _0986_ (
    .cout(_0382_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _0987_ (
    .cin(_0384_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0002_)
  );
  adder_carry _0988_ (
    .cin(_0384_[0]),
    .cout(_0384_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [0]),
    .p(_0385_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [0])
  );
  adder_carry _0989_ (
    .cin(_0384_[1]),
    .cout(_0384_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [1]),
    .p(_0385_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [1])
  );
  adder_carry _0990_ (
    .cin(_0384_[2]),
    .cout(_0384_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [2]),
    .p(_0385_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [2])
  );
  adder_carry _0991_ (
    .cin(_0384_[3]),
    .cout(_0384_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [3]),
    .p(_0385_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [3])
  );
  adder_carry _0992_ (
    .cin(_0384_[4]),
    .cout(_0384_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [4]),
    .p(_0385_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [4])
  );
  adder_carry _0993_ (
    .cin(_0384_[5]),
    .cout(_0384_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [5]),
    .p(_0385_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [5])
  );
  adder_carry _0994_ (
    .cin(_0384_[6]),
    .cout(_0384_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.Qi [6]),
    .p(_0385_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t1_cnt.cnt.val [6])
  );
  adder_carry _0995_ (
    .cout(_0384_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  adder_carry _0996_ (
    .cin(_0386_[7]),
    .g(1'b0),
    .p(1'b0),
    .sumout(_0003_)
  );
  adder_carry _0997_ (
    .cin(_0386_[0]),
    .cout(_0386_[1]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [0]),
    .p(_0387_[0]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [0])
  );
  adder_carry _0998_ (
    .cin(_0386_[1]),
    .cout(_0386_[2]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [1]),
    .p(_0387_[1]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [1])
  );
  adder_carry _0999_ (
    .cin(_0386_[2]),
    .cout(_0386_[3]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [2]),
    .p(_0387_[2]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [2])
  );
  adder_carry _1000_ (
    .cin(_0386_[3]),
    .cout(_0386_[4]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [3]),
    .p(_0387_[3]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [3])
  );
  adder_carry _1001_ (
    .cin(_0386_[4]),
    .cout(_0386_[5]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [4]),
    .p(_0387_[4]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [4])
  );
  adder_carry _1002_ (
    .cin(_0386_[5]),
    .cout(_0386_[6]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [5]),
    .p(_0387_[5]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [5])
  );
  adder_carry _1003_ (
    .cin(_0386_[6]),
    .cout(_0386_[7]),
    .g(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.Qi [6]),
    .p(_0387_[6]),
    .sumout(\u1.PIO_access_control.PIO_timing_controller.t2_cnt.cnt.val [6])
  );
  adder_carry _1004_ (
    .cout(_0386_[0]),
    .g(1'b1),
    .p(1'b0)
  );
  assign _0380_[8] = _0380_[9];
  assign _0381_[8] = 1'b1;
  assign _0382_[8] = _0382_[9];
  assign _0383_[8] = 1'b1;
  assign _0385_[8] = 1'b1;
  assign _0386_[8] = _0386_[9];
  assign _0387_[8] = 1'b1;
  assign \u1.PIO_access_control.PIO_timing_controller.eoc_cnt.cnt.val [8] = 1'bx;
endmodule
